-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "05/14/2018 22:47:54"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	HostSystem IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	reset_reset_n : IN std_logic;
	serial_rxd : IN std_logic;
	serial_txd : OUT std_logic
	);
END HostSystem;

-- Design Ports Information
-- serial_txd	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk_clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- serial_rxd	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF HostSystem IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_serial_rxd : std_logic;
SIGNAL ww_serial_txd : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_reset_n~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|Add2~2_combout\ : std_logic;
SIGNAL \cpu|Add2~4_combout\ : std_logic;
SIGNAL \cpu|Add1~2_combout\ : std_logic;
SIGNAL \cpu|Add1~26_combout\ : std_logic;
SIGNAL \cpu|Add2~12_combout\ : std_logic;
SIGNAL \cpu|Add2~14_combout\ : std_logic;
SIGNAL \cpu|Add2~16_combout\ : std_logic;
SIGNAL \cpu|Add2~20_combout\ : std_logic;
SIGNAL \cpu|Add2~22_combout\ : std_logic;
SIGNAL \cpu|Add2~24_combout\ : std_logic;
SIGNAL \cpu|Add2~26_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[1]~12_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \cpu|Add1~30_combout\ : std_logic;
SIGNAL \cpu|Add1~36_combout\ : std_logic;
SIGNAL \cpu|Add1~40_combout\ : std_logic;
SIGNAL \cpu|Add1~44_combout\ : std_logic;
SIGNAL \cpu|Add1~48_combout\ : std_logic;
SIGNAL \cpu|Add1~50_combout\ : std_logic;
SIGNAL \cpu|Add1~52_combout\ : std_logic;
SIGNAL \cpu|Add1~56_combout\ : std_logic;
SIGNAL \cpu|Add1~62_combout\ : std_logic;
SIGNAL \cpu|Add2~30_combout\ : std_logic;
SIGNAL \cpu|Add2~34_combout\ : std_logic;
SIGNAL \cpu|Add2~36_combout\ : std_logic;
SIGNAL \cpu|Add2~40_combout\ : std_logic;
SIGNAL \cpu|Add2~44_combout\ : std_logic;
SIGNAL \cpu|Add2~46_combout\ : std_logic;
SIGNAL \cpu|Add2~48_combout\ : std_logic;
SIGNAL \cpu|Add2~50_combout\ : std_logic;
SIGNAL \cpu|Add2~52_combout\ : std_logic;
SIGNAL \cpu|Add2~54_combout\ : std_logic;
SIGNAL \cpu|Add2~56_combout\ : std_logic;
SIGNAL \cpu|Add2~58_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \cpu|E_src2[29]~2_combout\ : std_logic;
SIGNAL \cpu|E_src2[22]~8_combout\ : std_logic;
SIGNAL \cpu|E_src2[21]~9_combout\ : std_logic;
SIGNAL \cpu|E_src2[16]~14_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~11\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~13\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~12_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~14_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|baud_clk_en~regout\ : std_logic;
SIGNAL \cpu|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[13]~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[11]~6_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[7]~10_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|Equal0~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|Equal0~2_combout\ : std_logic;
SIGNAL \cpu|R_wr_dst_reg~regout\ : std_logic;
SIGNAL \cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \cpu|i_read~regout\ : std_logic;
SIGNAL \cpu|Equal2~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_retaddr~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[8]~12_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|always4~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \cpu|Equal2~9_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \cpu|E_stall~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[1]~16_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[1]~13_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[1]~3_combout\ : std_logic;
SIGNAL \cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \memory|wren~0_combout\ : std_logic;
SIGNAL \cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[1]~13_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[11]~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[0]~14_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[2]~18_combout\ : std_logic;
SIGNAL \cpu|Equal122~3_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[24]~16_combout\ : std_logic;
SIGNAL \cpu|Equal122~5_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[28]~20_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[26]~22_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[25]~23_combout\ : std_logic;
SIGNAL \cpu|Equal122~6_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[22]~25_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \cpu|Equal122~7_combout\ : std_logic;
SIGNAL \cpu|Equal122~8_combout\ : std_logic;
SIGNAL \cpu|Equal122~9_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg~regout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg~regout\ : std_logic;
SIGNAL \cpu|R_ctrl_rot_right~regout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[5]~23_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[15]~0_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[17]~18_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|framing_error~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\ : std_logic;
SIGNAL \cpu|Equal101~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_overrun~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_shift_empty~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~37_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~38_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~39_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~40_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~41_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~44_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~45_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~46_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~47_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~48_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~49_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~58_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~59_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~62_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~64_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~68_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[28]~28_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\ : std_logic;
SIGNAL \cpu|R_src1[1]~42_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[2]~26_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[5]~31_combout\ : std_logic;
SIGNAL \cpu|R_src1[28]~49_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_rot_right~2_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~73_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~75_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~76_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~77_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~82_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|txd~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \reset_reset_n~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \clk_clk~combout\ : std_logic;
SIGNAL \clk_clk~clkctrl_outclk\ : std_logic;
SIGNAL \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~clk_delay_ctrl_clkout\ : std_logic;
SIGNAL \reset_reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ : std_logic;
SIGNAL \cmd_xbar_demux|src1_valid~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|update_grant~2_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \memory_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ : std_logic;
SIGNAL \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \cpu_instruction_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld~regout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \uart_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \uart_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[4]~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~8_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[5]~12_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_hi_imm16~regout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \cpu|E_new_inst~regout\ : std_logic;
SIGNAL \cpu|d_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu|d_read~regout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ : std_logic;
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\ : std_logic;
SIGNAL \cpu|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\ : std_logic;
SIGNAL \serial_rxd~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rxd_edge~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~3\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~5\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~7\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~9\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~1\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Add0~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|Equal0~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|baud_clk_en~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|always4~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|do_start_rx~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|got_new_char~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[4]~21_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[4]~29_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data[1]~0_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \cpu|Equal2~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[5]~12_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[5]~11_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[5]~16_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[6]~14_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \cpu|av_fill_bit~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[7]~17_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[7]~25_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[7]~14_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_reg[8]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[1]~0_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[9]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[10]~12_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[11]~5_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[9]~8_combout\ : std_logic;
SIGNAL \cpu|E_src1[9]~7_combout\ : std_logic;
SIGNAL \cpu|Equal101~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br_cmp~regout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[13]~4_combout\ : std_logic;
SIGNAL \cpu|D_iw[31]~feeder_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[15]~17_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[15]~14_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[20]~15_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[19]~22_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_st~regout\ : std_logic;
SIGNAL \cpu|d_write_nxt~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data~regout\ : std_logic;
SIGNAL \cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \cpu|E_stall~3_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[4]~5_combout\ : std_logic;
SIGNAL \cpu|E_stall~1_combout\ : std_logic;
SIGNAL \cpu|E_stall~2_combout\ : std_logic;
SIGNAL \cpu|E_stall~4_combout\ : std_logic;
SIGNAL \cpu|E_valid~0_combout\ : std_logic;
SIGNAL \cpu|E_valid~regout\ : std_logic;
SIGNAL \cpu|R_src1[19]~58_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[18]~20_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \cpu|R_src1[21]~56_combout\ : std_logic;
SIGNAL \cpu|R_src1[20]~57_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[22]~18_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[24]~20_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[25]~21_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[26]~22_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[20]~14_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \cpu|E_st_data[21]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \cpu|E_src2[27]~4_combout\ : std_logic;
SIGNAL \cpu|Equal2~12_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_unsigned_lo_imm16~regout\ : std_logic;
SIGNAL \cpu|R_src2_hi~2_combout\ : std_logic;
SIGNAL \cpu|E_src2[26]~5_combout\ : std_logic;
SIGNAL \cpu|E_src2[25]~6_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[28]~27_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[0]~15_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_shift_logical~regout\ : std_logic;
SIGNAL \cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[31]~17_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[31]~17_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~52_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~3_combout\ : std_logic;
SIGNAL \cpu|E_invert_arith_src_msb~regout\ : std_logic;
SIGNAL \cpu|R_src1[29]~48_combout\ : std_logic;
SIGNAL \cpu|E_src2[28]~3_combout\ : std_logic;
SIGNAL \cpu|R_src1[27]~50_combout\ : std_logic;
SIGNAL \cpu|R_src1[26]~51_combout\ : std_logic;
SIGNAL \cpu|E_src2[24]~0_combout\ : std_logic;
SIGNAL \cpu|R_src1[22]~55_combout\ : std_logic;
SIGNAL \cpu|Add2~43\ : std_logic;
SIGNAL \cpu|Add2~45\ : std_logic;
SIGNAL \cpu|Add2~47\ : std_logic;
SIGNAL \cpu|Add2~49\ : std_logic;
SIGNAL \cpu|Add2~51\ : std_logic;
SIGNAL \cpu|Add2~53\ : std_logic;
SIGNAL \cpu|Add2~55\ : std_logic;
SIGNAL \cpu|Add2~57\ : std_logic;
SIGNAL \cpu|Add2~59\ : std_logic;
SIGNAL \cpu|Add2~61\ : std_logic;
SIGNAL \cpu|Add2~62_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~53_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~79_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[31]~24_combout\ : std_logic;
SIGNAL \cpu|R_src1[30]~47_combout\ : std_logic;
SIGNAL \cpu|Add2~60_combout\ : std_logic;
SIGNAL \cpu|E_src2[30]~1_combout\ : std_logic;
SIGNAL \cpu|E_st_data[20]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[30]~18_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~54_combout\ : std_logic;
SIGNAL \cpu|Add1~55\ : std_logic;
SIGNAL \cpu|Add1~57\ : std_logic;
SIGNAL \cpu|Add1~59\ : std_logic;
SIGNAL \cpu|Add1~60_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~55_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~80_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[30]~25_combout\ : std_logic;
SIGNAL \cpu|R_src1[31]~46_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[30]~19_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[29]~21_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[29]~19_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~56_combout\ : std_logic;
SIGNAL \cpu|Add1~58_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~57_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~81_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[29]~26_combout\ : std_logic;
SIGNAL \cpu|R_src1[24]~53_combout\ : std_logic;
SIGNAL \cpu|R_src1[14]~44_combout\ : std_logic;
SIGNAL \cpu|Add1~1\ : std_logic;
SIGNAL \cpu|Add1~3\ : std_logic;
SIGNAL \cpu|Add1~5\ : std_logic;
SIGNAL \cpu|Add1~7\ : std_logic;
SIGNAL \cpu|Add1~9\ : std_logic;
SIGNAL \cpu|Add1~11\ : std_logic;
SIGNAL \cpu|Add1~13\ : std_logic;
SIGNAL \cpu|Add1~15\ : std_logic;
SIGNAL \cpu|Add1~17\ : std_logic;
SIGNAL \cpu|Add1~19\ : std_logic;
SIGNAL \cpu|Add1~21\ : std_logic;
SIGNAL \cpu|Add1~23\ : std_logic;
SIGNAL \cpu|Add1~25\ : std_logic;
SIGNAL \cpu|Add1~27\ : std_logic;
SIGNAL \cpu|Add1~29\ : std_logic;
SIGNAL \cpu|Add1~31\ : std_logic;
SIGNAL \cpu|Add1~33\ : std_logic;
SIGNAL \cpu|Add1~35\ : std_logic;
SIGNAL \cpu|Add1~37\ : std_logic;
SIGNAL \cpu|Add1~39\ : std_logic;
SIGNAL \cpu|Add1~41\ : std_logic;
SIGNAL \cpu|Add1~43\ : std_logic;
SIGNAL \cpu|Add1~45\ : std_logic;
SIGNAL \cpu|Add1~47\ : std_logic;
SIGNAL \cpu|Add1~49\ : std_logic;
SIGNAL \cpu|Add1~51\ : std_logic;
SIGNAL \cpu|Add1~53\ : std_logic;
SIGNAL \cpu|Add1~54_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[22]~23_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[23]~24_combout\ : std_logic;
SIGNAL \cpu|R_src1[23]~54_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[24]~25_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[25]~26_combout\ : std_logic;
SIGNAL \cpu|R_src1[25]~52_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[26]~27_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[27]~29_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[27]~21_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~60_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~61_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~83_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[27]~28_combout\ : std_logic;
SIGNAL \cpu|E_src2[23]~7_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[23]~24_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~42_combout\ : std_logic;
SIGNAL \cpu|Add1~46_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~43_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~74_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[23]~19_combout\ : std_logic;
SIGNAL \cpu|R_src1[16]~61_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[14]~6_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[10]~10_combout\ : std_logic;
SIGNAL \cpu|E_src1[7]~9_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_br~regout\ : std_logic;
SIGNAL \cpu|Equal101~1_combout\ : std_logic;
SIGNAL \cpu|Equal101~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_uncond_cti_non_br~2_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_uncond_cti_non_br~regout\ : std_logic;
SIGNAL \cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \cpu|W_valid~0_combout\ : std_logic;
SIGNAL \cpu|W_valid~regout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \cpu|Add2~1\ : std_logic;
SIGNAL \cpu|Add2~3\ : std_logic;
SIGNAL \cpu|Add2~5\ : std_logic;
SIGNAL \cpu|Add2~7\ : std_logic;
SIGNAL \cpu|Add2~9\ : std_logic;
SIGNAL \cpu|Add2~11\ : std_logic;
SIGNAL \cpu|Add2~13\ : std_logic;
SIGNAL \cpu|Add2~15\ : std_logic;
SIGNAL \cpu|Add2~17\ : std_logic;
SIGNAL \cpu|Add2~19\ : std_logic;
SIGNAL \cpu|Add2~21\ : std_logic;
SIGNAL \cpu|Add2~23\ : std_logic;
SIGNAL \cpu|Add2~25\ : std_logic;
SIGNAL \cpu|Add2~27\ : std_logic;
SIGNAL \cpu|Add2~29\ : std_logic;
SIGNAL \cpu|Add2~31\ : std_logic;
SIGNAL \cpu|Add2~33\ : std_logic;
SIGNAL \cpu|Add2~35\ : std_logic;
SIGNAL \cpu|Add2~37\ : std_logic;
SIGNAL \cpu|Add2~39\ : std_logic;
SIGNAL \cpu|Add2~41\ : std_logic;
SIGNAL \cpu|Add2~42_combout\ : std_logic;
SIGNAL \cpu|Add1~42_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~63_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~84_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[21]~29_combout\ : std_logic;
SIGNAL \cpu|E_src2[20]~10_combout\ : std_logic;
SIGNAL \cpu|D_iw[10]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[20]~27_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[21]~30_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[20]~31_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~65_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~85_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[20]~30_combout\ : std_logic;
SIGNAL \cpu|E_src2[19]~11_combout\ : std_logic;
SIGNAL \cpu|Add2~38_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[19]~28_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~66_combout\ : std_logic;
SIGNAL \cpu|Add1~38_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~67_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~86_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[19]~31_combout\ : std_logic;
SIGNAL \cpu|R_src1[18]~59_combout\ : std_logic;
SIGNAL \cpu|E_src2[18]~12_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[18]~29_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~69_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~87_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[18]~32_combout\ : std_logic;
SIGNAL \cpu|R_src1[17]~60_combout\ : std_logic;
SIGNAL \cpu|E_src2[17]~13_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[17]~30_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~70_combout\ : std_logic;
SIGNAL \cpu|Add1~34_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~71_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~88_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[17]~33_combout\ : std_logic;
SIGNAL \cpu|R_src1[15]~45_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[16]~16_combout\ : std_logic;
SIGNAL \cpu|Add2~32_combout\ : std_logic;
SIGNAL \cpu|Add1~32_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~50_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[16]~31_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~51_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[16]~78_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[16]~23_combout\ : std_logic;
SIGNAL \cpu|E_src1[13]~3_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[14]~3_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[14]~3_combout\ : std_logic;
SIGNAL \cpu|Add2~28_combout\ : std_logic;
SIGNAL \cpu|Add1~28_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~35_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~36_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~72_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[14]~8_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[13]~7_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[13]~4_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[13]~3_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[13]~9_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[12]~8_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[12]~5_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[12]~4_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[12]~5_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[12]~10_combout\ : std_logic;
SIGNAL \cpu|E_st_data[16]~2_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \cpu|R_ctrl_exception~regout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_break~regout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[10]~7_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[11]~6_combout\ : std_logic;
SIGNAL \cpu|E_src1[11]~5_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[11]~11_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \cpu|E_src1[3]~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[3]~1_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \cpu|E_src1[2]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[3]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|break_detect~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|break_detect~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_char_ready~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_overrun~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|framing_error~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|framing_error~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \rsp_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[8]~13_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \cpu|D_iw[30]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src1[6]~10_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[6]~11_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[6]~10_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[7]~10_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[6]~11_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|tx_data[5]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|WideOr0~combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|do_load_shifter~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_ready~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[6]~22_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[6]~30_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[6]~15_combout\ : std_logic;
SIGNAL \cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \cpu|Equal101~5_combout\ : std_logic;
SIGNAL \cpu|Equal101~6_combout\ : std_logic;
SIGNAL \cpu|Equal2~10_combout\ : std_logic;
SIGNAL \cpu|Equal2~11_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_force_src2_zero~regout\ : std_logic;
SIGNAL \cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[0]~3_combout\ : std_logic;
SIGNAL \cpu|Add1~0_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[0]~4_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \cpu|D_iw[29]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src1[5]~11_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|Equal2~0_combout\ : std_logic;
SIGNAL \uart_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[3]~20_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[3]~28_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \cpu|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \cpu|E_src1[12]~4_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \cpu|Add1~24_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[12]~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[10]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \cpu|Equal2~4_combout\ : std_logic;
SIGNAL \cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[2]~2_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[11]~9_combout\ : std_logic;
SIGNAL \cpu|Add1~22_combout\ : std_logic;
SIGNAL \cpu|F_pc[9]~8_combout\ : std_logic;
SIGNAL \cpu|Equal133~0_combout\ : std_logic;
SIGNAL \cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \cpu|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \cpu|D_iw[27]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src1[10]~6_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \cpu|Add1~20_combout\ : std_logic;
SIGNAL \cpu|F_pc[8]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \cpu|R_src2_use_imm~regout\ : std_logic;
SIGNAL \cpu|R_src2_lo[9]~11_combout\ : std_logic;
SIGNAL \cpu|Add1~18_combout\ : std_logic;
SIGNAL \cpu|Add2~18_combout\ : std_logic;
SIGNAL \cpu|F_pc[7]~6_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[9]~7_combout\ : std_logic;
SIGNAL \cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \cpu|E_src1[8]~8_combout\ : std_logic;
SIGNAL \cpu|Add1~16_combout\ : std_logic;
SIGNAL \cpu|F_pc[6]~5_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[8]~8_combout\ : std_logic;
SIGNAL \cpu|E_shift_rot_result_nxt[8]~9_combout\ : std_logic;
SIGNAL \cpu|Equal101~2_combout\ : std_logic;
SIGNAL \cpu|Equal101~3_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \cpu|E_alu_result~34_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[1]~24_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[1]~0_combout\ : std_logic;
SIGNAL \cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \cpu|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[7]~13_combout\ : std_logic;
SIGNAL \cpu|Add1~14_combout\ : std_logic;
SIGNAL \cpu|F_pc[5]~4_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[7]~9_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \cpu|Equal2~5_combout\ : std_logic;
SIGNAL \cpu|Equal2~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \cpu|E_alu_sub~regout\ : std_logic;
SIGNAL \cpu|Add1~12_combout\ : std_logic;
SIGNAL \cpu|F_pc[4]~3_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[5]~15_combout\ : std_logic;
SIGNAL \cpu|Add2~10_combout\ : std_logic;
SIGNAL \cpu|Add1~10_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[5]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_no_crst_nxt[3]~2_combout\ : std_logic;
SIGNAL \cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \cpu|R_src1~40_combout\ : std_logic;
SIGNAL \cpu|E_src1[4]~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \cpu|Add1~8_combout\ : std_logic;
SIGNAL \cpu|Add2~8_combout\ : std_logic;
SIGNAL \cpu|F_pc[2]~2_combout\ : std_logic;
SIGNAL \cpu|D_iw[9]~feeder_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[3]~4_combout\ : std_logic;
SIGNAL \cpu|Add2~6_combout\ : std_logic;
SIGNAL \cpu|Add1~6_combout\ : std_logic;
SIGNAL \cpu|F_pc[1]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[3]~2_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[3]~3_combout\ : std_logic;
SIGNAL \cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[2]~1_combout\ : std_logic;
SIGNAL \cpu|Add1~4_combout\ : std_logic;
SIGNAL \cpu|F_pc[0]~0_combout\ : std_logic;
SIGNAL \cpu|E_st_data[19]~4_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \cpu|D_iw[19]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[2]~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \cpu|E_st_data[18]~6_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \cpu|D_iw[18]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~8_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~9_combout\ : std_logic;
SIGNAL \cpu|E_st_data[17]~5_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \cpu|D_iw[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~7_combout\ : std_logic;
SIGNAL \cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \cpu|Equal2~6_combout\ : std_logic;
SIGNAL \cpu|Equal2~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_logic~regout\ : std_logic;
SIGNAL \cpu|W_alu_result[10]~6_combout\ : std_logic;
SIGNAL \addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_wr_strobe~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|end_begintransfer~regout\ : std_logic;
SIGNAL \cpu|d_write_nxt~3_combout\ : std_logic;
SIGNAL \cpu|d_write_nxt~4_combout\ : std_logic;
SIGNAL \cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \cpu|the_HostSystem_cpu_test_bench|d_write~regout\ : std_logic;
SIGNAL \cpu_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|write_accepted~2_combout\ : std_logic;
SIGNAL \cpu_data_master_translator|write_accepted~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\ : std_logic;
SIGNAL \cpu|F_valid~0_combout\ : std_logic;
SIGNAL \cpu|D_valid~regout\ : std_logic;
SIGNAL \cpu|R_valid~regout\ : std_logic;
SIGNAL \cpu|R_src1~41_combout\ : std_logic;
SIGNAL \cpu|R_src1[0]~43_combout\ : std_logic;
SIGNAL \cpu|Add2~0_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[0]~15_combout\ : std_logic;
SIGNAL \cpu|W_alu_result[0]~13_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \cpu|R_ctrl_crst~regout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \cpu|W_status_reg_pie~regout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~4_combout\ : std_logic;
SIGNAL \cpu|Add2~63\ : std_logic;
SIGNAL \cpu|Add2~64_combout\ : std_logic;
SIGNAL \cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \cpu|Add1~61\ : std_logic;
SIGNAL \cpu|Add1~63\ : std_logic;
SIGNAL \cpu|Add1~64_combout\ : std_logic;
SIGNAL \cpu|E_arith_result[32]~5_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[8]~9_combout\ : std_logic;
SIGNAL \cpu|Equal122~2_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[9]~8_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[10]~7_combout\ : std_logic;
SIGNAL \cpu|Equal122~0_combout\ : std_logic;
SIGNAL \cpu|Equal122~1_combout\ : std_logic;
SIGNAL \cpu|Equal122~4_combout\ : std_logic;
SIGNAL \cpu|R_src2_lo[15]~16_combout\ : std_logic;
SIGNAL \cpu|E_logic_result[15]~32_combout\ : std_logic;
SIGNAL \cpu|Equal122~10_combout\ : std_logic;
SIGNAL \cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \cpu|W_cmp_result~regout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[0]~19_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte0_data_nxt[0]~27_combout\ : std_logic;
SIGNAL \cpu|W_rf_wr_data[0]~5_combout\ : std_logic;
SIGNAL \cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|pre_txd~regout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|txd~0_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|txd~regout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode887w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode877w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode867w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode847w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode837w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode826w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode797w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode787w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode777w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode757w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode747w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode730w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_tx|baud_rate_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|baud_rate_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart|the_HostSystem_uart_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \uart_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memory_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|src_data\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rsp_xbar_mux|src_data\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \uart|the_HostSystem_uart_tx|ALT_INV_txd~regout\ : std_logic;
SIGNAL \ALT_INV_reset_reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_reset_reset_n <= reset_reset_n;
ww_serial_rxd <= serial_rxd;
serial_txd <= ww_serial_txd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~0_combout\ & \cmd_xbar_mux_001|src_payload~1_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|q_a\(3) <= \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(4) <= \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu|W_rf_wr_data[31]~24_combout\ & \cpu|W_rf_wr_data[30]~25_combout\ & \cpu|W_rf_wr_data[29]~26_combout\ & \cpu|W_rf_wr_data[28]~27_combout\ & 
\cpu|W_rf_wr_data[27]~28_combout\ & \cpu|W_rf_wr_data[26]~22_combout\ & \cpu|W_rf_wr_data[25]~21_combout\ & \cpu|W_rf_wr_data[24]~20_combout\ & \cpu|W_rf_wr_data[23]~19_combout\ & \cpu|W_rf_wr_data[22]~18_combout\ & \cpu|W_rf_wr_data[21]~29_combout\ & 
\cpu|W_rf_wr_data[20]~30_combout\ & \cpu|W_rf_wr_data[19]~31_combout\ & \cpu|W_rf_wr_data[18]~32_combout\ & \cpu|W_rf_wr_data[17]~33_combout\ & \cpu|W_rf_wr_data[16]~23_combout\ & \cpu|W_rf_wr_data[15]~17_combout\ & \cpu|W_rf_wr_data[14]~8_combout\ & 
\cpu|W_rf_wr_data[13]~9_combout\ & \cpu|W_rf_wr_data[12]~10_combout\ & \cpu|W_rf_wr_data[11]~11_combout\ & \cpu|W_rf_wr_data[10]~12_combout\ & \cpu|W_rf_wr_data[9]~1_combout\ & \cpu|W_rf_wr_data[8]~13_combout\ & \cpu|W_rf_wr_data[7]~14_combout\ & 
\cpu|W_rf_wr_data[6]~15_combout\ & \cpu|W_rf_wr_data[5]~16_combout\ & \cpu|W_rf_wr_data[4]~7_combout\ & \cpu|W_rf_wr_data[3]~6_combout\ & \cpu|W_rf_wr_data[2]~2_combout\ & \cpu|W_rf_wr_data[1]~0_combout\ & \cpu|W_rf_wr_data[0]~5_combout\);

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|R_dst_regnum\(4) & \cpu|R_dst_regnum\(3) & \cpu|R_dst_regnum\(2) & \cpu|R_dst_regnum\(1) & \cpu|R_dst_regnum\(0));

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|D_iw\(26) & \cpu|D_iw\(25) & \cpu|D_iw\(24) & \cpu|D_iw\(23) & \cpu|D_iw\(22));

\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu|W_rf_wr_data[31]~24_combout\ & \cpu|W_rf_wr_data[30]~25_combout\ & \cpu|W_rf_wr_data[29]~26_combout\ & \cpu|W_rf_wr_data[28]~27_combout\ & 
\cpu|W_rf_wr_data[27]~28_combout\ & \cpu|W_rf_wr_data[26]~22_combout\ & \cpu|W_rf_wr_data[25]~21_combout\ & \cpu|W_rf_wr_data[24]~20_combout\ & \cpu|W_rf_wr_data[23]~19_combout\ & \cpu|W_rf_wr_data[22]~18_combout\ & \cpu|W_rf_wr_data[21]~29_combout\ & 
\cpu|W_rf_wr_data[20]~30_combout\ & \cpu|W_rf_wr_data[19]~31_combout\ & \cpu|W_rf_wr_data[18]~32_combout\ & \cpu|W_rf_wr_data[17]~33_combout\ & \cpu|W_rf_wr_data[16]~23_combout\ & \cpu|W_rf_wr_data[15]~17_combout\ & \cpu|W_rf_wr_data[14]~8_combout\ & 
\cpu|W_rf_wr_data[13]~9_combout\ & \cpu|W_rf_wr_data[12]~10_combout\ & \cpu|W_rf_wr_data[11]~11_combout\ & \cpu|W_rf_wr_data[10]~12_combout\ & \cpu|W_rf_wr_data[9]~1_combout\ & \cpu|W_rf_wr_data[8]~13_combout\ & \cpu|W_rf_wr_data[7]~14_combout\ & 
\cpu|W_rf_wr_data[6]~15_combout\ & \cpu|W_rf_wr_data[5]~16_combout\ & \cpu|W_rf_wr_data[4]~7_combout\ & \cpu|W_rf_wr_data[3]~6_combout\ & \cpu|W_rf_wr_data[2]~2_combout\ & \cpu|W_rf_wr_data[1]~0_combout\ & \cpu|W_rf_wr_data[0]~5_combout\);

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|R_dst_regnum\(4) & \cpu|R_dst_regnum\(3) & \cpu|R_dst_regnum\(2) & \cpu|R_dst_regnum\(1) & \cpu|R_dst_regnum\(0));

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|D_iw\(31) & \cpu|D_iw\(30) & \cpu|D_iw\(29) & \cpu|D_iw\(28) & \cpu|D_iw\(27));

\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~4_combout\ & \cmd_xbar_mux_001|src_payload~3_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|q_a\(22) <= \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(23) <= \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~6_combout\ & \cmd_xbar_mux_001|src_payload~5_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|q_a\(24) <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(25) <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~27_combout\ & \cmd_xbar_mux_001|src_payload~7_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|q_a\(26) <= \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(27) <= \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~12_combout\ & \cmd_xbar_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|q_a\(9) <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(11) <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~2_combout\ & \cmd_xbar_mux_001|src_payload~9_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|q_a\(0) <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(1) <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~10_combout\ & \cmd_xbar_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|q_a\(2) <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(5) <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~13_combout\ & \cmd_xbar_mux_001|src_payload~14_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|q_a\(12) <= \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(13) <= \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~17_combout\ & \cmd_xbar_mux_001|src_payload~15_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|q_a\(14) <= \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(15) <= \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~22_combout\ & \cmd_xbar_mux_001|src_payload~16_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|q_a\(16) <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(20) <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~21_combout\ & \cmd_xbar_mux_001|src_payload~18_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|q_a\(8) <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(10) <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~20_combout\ & \cmd_xbar_mux_001|src_payload~19_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|q_a\(6) <= \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(7) <= \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~23_combout\ & \cmd_xbar_mux_001|src_payload~24_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|q_a\(17) <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(19) <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~26_combout\ & \cmd_xbar_mux_001|src_payload~25_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|q_a\(18) <= \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(21) <= \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~29_combout\ & \cmd_xbar_mux_001|src_payload~28_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|q_a\(28) <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(29) <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (\cmd_xbar_mux_001|src_payload~31_combout\ & \cmd_xbar_mux_001|src_payload~30_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\cmd_xbar_mux_001|src_data\(48) & \cmd_xbar_mux_001|src_data\(47) & \cmd_xbar_mux_001|src_data\(46) & \cmd_xbar_mux_001|src_data\(45) & \cmd_xbar_mux_001|src_data\(44) & 
\cmd_xbar_mux_001|src_data\(43) & \cmd_xbar_mux_001|src_data\(42) & \cmd_xbar_mux_001|src_data\(41) & \cmd_xbar_mux_001|src_data\(40) & \cmd_xbar_mux_001|src_data\(39) & \cmd_xbar_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \cmd_xbar_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|q_a\(30) <= \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|q_a\(31) <= \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAIN_bus\(0) <= vcc;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTBDATAIN_bus\(0) <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTAADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTBADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus\(0);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\);

\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\clk_clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_clk~combout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

\reset_reset_n~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \reset_reset_n~clk_delay_ctrl_clkout\);
\cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \cpu|av_ld_rshift8~1_combout\;
\uart|the_HostSystem_uart_tx|ALT_INV_txd~regout\ <= NOT \uart|the_HostSystem_uart_tx|txd~regout\;
\ALT_INV_reset_reset_n~clkctrl_outclk\ <= NOT \reset_reset_n~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~8_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: LCCOMB_X41_Y29_N18
\cpu|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~2_combout\ = (\cpu|E_src1\(1) & ((\cpu|E_src2\(1) & (\cpu|Add2~1\ & VCC)) # (!\cpu|E_src2\(1) & (!\cpu|Add2~1\)))) # (!\cpu|E_src1\(1) & ((\cpu|E_src2\(1) & (!\cpu|Add2~1\)) # (!\cpu|E_src2\(1) & ((\cpu|Add2~1\) # (GND)))))
-- \cpu|Add2~3\ = CARRY((\cpu|E_src1\(1) & (!\cpu|E_src2\(1) & !\cpu|Add2~1\)) # (!\cpu|E_src1\(1) & ((!\cpu|Add2~1\) # (!\cpu|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(1),
	datab => \cpu|E_src2\(1),
	datad => VCC,
	cin => \cpu|Add2~1\,
	combout => \cpu|Add2~2_combout\,
	cout => \cpu|Add2~3\);

-- Location: LCCOMB_X41_Y29_N20
\cpu|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~4_combout\ = ((\cpu|E_src1\(2) $ (\cpu|E_src2\(2) $ (!\cpu|Add2~3\)))) # (GND)
-- \cpu|Add2~5\ = CARRY((\cpu|E_src1\(2) & ((\cpu|E_src2\(2)) # (!\cpu|Add2~3\))) # (!\cpu|E_src1\(2) & (\cpu|E_src2\(2) & !\cpu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(2),
	datab => \cpu|E_src2\(2),
	datad => VCC,
	cin => \cpu|Add2~3\,
	combout => \cpu|Add2~4_combout\,
	cout => \cpu|Add2~5\);

-- Location: LCCOMB_X42_Y29_N18
\cpu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~2_combout\ = (\cpu|E_src1\(1) & ((\cpu|E_src2\(1) & (!\cpu|Add1~1\)) # (!\cpu|E_src2\(1) & (\cpu|Add1~1\ & VCC)))) # (!\cpu|E_src1\(1) & ((\cpu|E_src2\(1) & ((\cpu|Add1~1\) # (GND))) # (!\cpu|E_src2\(1) & (!\cpu|Add1~1\))))
-- \cpu|Add1~3\ = CARRY((\cpu|E_src1\(1) & (\cpu|E_src2\(1) & !\cpu|Add1~1\)) # (!\cpu|E_src1\(1) & ((\cpu|E_src2\(1)) # (!\cpu|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(1),
	datab => \cpu|E_src2\(1),
	datad => VCC,
	cin => \cpu|Add1~1\,
	combout => \cpu|Add1~2_combout\,
	cout => \cpu|Add1~3\);

-- Location: LCCOMB_X42_Y28_N10
\cpu|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~26_combout\ = (\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & (!\cpu|Add1~25\)) # (!\cpu|E_src2\(13) & (\cpu|Add1~25\ & VCC)))) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & ((\cpu|Add1~25\) # (GND))) # (!\cpu|E_src2\(13) & (!\cpu|Add1~25\))))
-- \cpu|Add1~27\ = CARRY((\cpu|E_src1\(13) & (\cpu|E_src2\(13) & !\cpu|Add1~25\)) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13)) # (!\cpu|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(13),
	datab => \cpu|E_src2\(13),
	datad => VCC,
	cin => \cpu|Add1~25\,
	combout => \cpu|Add1~26_combout\,
	cout => \cpu|Add1~27\);

-- Location: LCCOMB_X41_Y29_N28
\cpu|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~12_combout\ = ((\cpu|E_src2\(6) $ (\cpu|E_src1\(6) $ (!\cpu|Add2~11\)))) # (GND)
-- \cpu|Add2~13\ = CARRY((\cpu|E_src2\(6) & ((\cpu|E_src1\(6)) # (!\cpu|Add2~11\))) # (!\cpu|E_src2\(6) & (\cpu|E_src1\(6) & !\cpu|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(6),
	datab => \cpu|E_src1\(6),
	datad => VCC,
	cin => \cpu|Add2~11\,
	combout => \cpu|Add2~12_combout\,
	cout => \cpu|Add2~13\);

-- Location: LCCOMB_X41_Y29_N30
\cpu|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~14_combout\ = (\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (\cpu|Add2~13\ & VCC)) # (!\cpu|E_src1\(7) & (!\cpu|Add2~13\)))) # (!\cpu|E_src2\(7) & ((\cpu|E_src1\(7) & (!\cpu|Add2~13\)) # (!\cpu|E_src1\(7) & ((\cpu|Add2~13\) # (GND)))))
-- \cpu|Add2~15\ = CARRY((\cpu|E_src2\(7) & (!\cpu|E_src1\(7) & !\cpu|Add2~13\)) # (!\cpu|E_src2\(7) & ((!\cpu|Add2~13\) # (!\cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(7),
	datab => \cpu|E_src1\(7),
	datad => VCC,
	cin => \cpu|Add2~13\,
	combout => \cpu|Add2~14_combout\,
	cout => \cpu|Add2~15\);

-- Location: LCCOMB_X41_Y28_N0
\cpu|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~16_combout\ = ((\cpu|E_src2\(8) $ (\cpu|E_src1\(8) $ (!\cpu|Add2~15\)))) # (GND)
-- \cpu|Add2~17\ = CARRY((\cpu|E_src2\(8) & ((\cpu|E_src1\(8)) # (!\cpu|Add2~15\))) # (!\cpu|E_src2\(8) & (\cpu|E_src1\(8) & !\cpu|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(8),
	datab => \cpu|E_src1\(8),
	datad => VCC,
	cin => \cpu|Add2~15\,
	combout => \cpu|Add2~16_combout\,
	cout => \cpu|Add2~17\);

-- Location: LCCOMB_X41_Y28_N4
\cpu|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~20_combout\ = ((\cpu|E_src1\(10) $ (\cpu|E_src2\(10) $ (!\cpu|Add2~19\)))) # (GND)
-- \cpu|Add2~21\ = CARRY((\cpu|E_src1\(10) & ((\cpu|E_src2\(10)) # (!\cpu|Add2~19\))) # (!\cpu|E_src1\(10) & (\cpu|E_src2\(10) & !\cpu|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(10),
	datab => \cpu|E_src2\(10),
	datad => VCC,
	cin => \cpu|Add2~19\,
	combout => \cpu|Add2~20_combout\,
	cout => \cpu|Add2~21\);

-- Location: LCCOMB_X41_Y28_N6
\cpu|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~22_combout\ = (\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & (\cpu|Add2~21\ & VCC)) # (!\cpu|E_src2\(11) & (!\cpu|Add2~21\)))) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & (!\cpu|Add2~21\)) # (!\cpu|E_src2\(11) & ((\cpu|Add2~21\) # (GND)))))
-- \cpu|Add2~23\ = CARRY((\cpu|E_src1\(11) & (!\cpu|E_src2\(11) & !\cpu|Add2~21\)) # (!\cpu|E_src1\(11) & ((!\cpu|Add2~21\) # (!\cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(11),
	datab => \cpu|E_src2\(11),
	datad => VCC,
	cin => \cpu|Add2~21\,
	combout => \cpu|Add2~22_combout\,
	cout => \cpu|Add2~23\);

-- Location: LCCOMB_X41_Y28_N8
\cpu|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~24_combout\ = ((\cpu|E_src2\(12) $ (\cpu|E_src1\(12) $ (!\cpu|Add2~23\)))) # (GND)
-- \cpu|Add2~25\ = CARRY((\cpu|E_src2\(12) & ((\cpu|E_src1\(12)) # (!\cpu|Add2~23\))) # (!\cpu|E_src2\(12) & (\cpu|E_src1\(12) & !\cpu|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(12),
	datab => \cpu|E_src1\(12),
	datad => VCC,
	cin => \cpu|Add2~23\,
	combout => \cpu|Add2~24_combout\,
	cout => \cpu|Add2~25\);

-- Location: LCCOMB_X41_Y28_N10
\cpu|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~26_combout\ = (\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & (\cpu|Add2~25\ & VCC)) # (!\cpu|E_src2\(13) & (!\cpu|Add2~25\)))) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & (!\cpu|Add2~25\)) # (!\cpu|E_src2\(13) & ((\cpu|Add2~25\) # (GND)))))
-- \cpu|Add2~27\ = CARRY((\cpu|E_src1\(13) & (!\cpu|E_src2\(13) & !\cpu|Add2~25\)) # (!\cpu|E_src1\(13) & ((!\cpu|Add2~25\) # (!\cpu|E_src2\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(13),
	datab => \cpu|E_src2\(13),
	datad => VCC,
	cin => \cpu|Add2~25\,
	combout => \cpu|Add2~26_combout\,
	cout => \cpu|Add2~27\);

-- Location: LCFF_X30_Y26_N15
\uart|the_HostSystem_uart_tx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(0));

-- Location: LCFF_X30_Y26_N17
\uart|the_HostSystem_uart_tx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(1));

-- Location: LCFF_X30_Y26_N19
\uart|the_HostSystem_uart_tx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(2));

-- Location: LCFF_X30_Y26_N21
\uart|the_HostSystem_uart_tx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(3));

-- Location: LCFF_X30_Y26_N23
\uart|the_HostSystem_uart_tx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(4));

-- Location: LCFF_X30_Y26_N25
\uart|the_HostSystem_uart_tx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\,
	sdata => \~GND~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(5));

-- Location: LCFF_X30_Y26_N27
\uart|the_HostSystem_uart_tx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(6));

-- Location: LCFF_X30_Y26_N29
\uart|the_HostSystem_uart_tx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\,
	sdata => VCC,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \uart|the_HostSystem_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_rate_counter\(7));

-- Location: LCFF_X40_Y29_N27
\cpu|W_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[1]~12_combout\,
	sdata => \cpu|E_shift_rot_result\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(1));

-- Location: M4K_X26_Y28
\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X26_Y27
\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|W_rf_wren~combout\,
	portbrewe => VCC,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X40_Y27_N21
\cpu|E_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[1]~13_combout\,
	sdata => \cpu|E_src1\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X30_Y26_N14
\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\ = \uart|the_HostSystem_uart_tx|baud_rate_counter\(0) $ (VCC)
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\ = CARRY(\uart|the_HostSystem_uart_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~8_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\);

-- Location: LCCOMB_X30_Y26_N16
\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & (\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\ & VCC)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & 
-- (!\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\ = CARRY((!\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & !\uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[0]~9\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~10_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\);

-- Location: LCCOMB_X30_Y26_N18
\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(2) & ((GND) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\))) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(2) & 
-- (\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\ $ (GND)))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\ = CARRY((\uart|the_HostSystem_uart_tx|baud_rate_counter\(2)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[1]~11\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~12_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\);

-- Location: LCCOMB_X30_Y26_N20
\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & (\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\ & VCC)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & 
-- (!\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\ = CARRY((!\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & !\uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[2]~13\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~14_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\);

-- Location: LCCOMB_X30_Y26_N22
\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(4) & ((GND) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\))) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(4) & 
-- (\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\ $ (GND)))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\ = CARRY((\uart|the_HostSystem_uart_tx|baud_rate_counter\(4)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[3]~15\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~16_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\);

-- Location: LCCOMB_X30_Y26_N24
\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & (\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\ & VCC)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & 
-- (!\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\ = CARRY((!\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & !\uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[4]~17\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~18_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\);

-- Location: LCCOMB_X30_Y26_N26
\uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\ = (\uart|the_HostSystem_uart_tx|baud_rate_counter\(6) & ((GND) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\))) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(6) & 
-- (\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\ $ (GND)))
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\ = CARRY((\uart|the_HostSystem_uart_tx|baud_rate_counter\(6)) # (!\uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[5]~19\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~20_combout\,
	cout => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\);

-- Location: LCCOMB_X30_Y26_N28
\uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\ = \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\ $ (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_tx|baud_rate_counter\(7),
	cin => \uart|the_HostSystem_uart_tx|baud_rate_counter[6]~21\,
	combout => \uart|the_HostSystem_uart_tx|baud_rate_counter[7]~22_combout\);

-- Location: LCFF_X41_Y25_N21
\cpu|E_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[0]~5_combout\,
	sdata => \cpu|E_src2\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(0));

-- Location: LCFF_X41_Y25_N25
\cpu|E_shift_rot_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[2]~9_combout\,
	sdata => \cpu|E_src2\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X40_Y29_N26
\cpu|W_alu_result[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[1]~12_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[1]~13_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|E_arith_result[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[1]~3_combout\,
	datab => \cpu|E_logic_result[1]~13_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[1]~12_combout\);

-- Location: LCFF_X37_Y27_N9
\cpu|av_ld_byte1_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[6]~2_combout\,
	sdata => \cpu|av_ld_byte2_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(6));

-- Location: LCFF_X36_Y27_N9
\cpu|av_ld_byte1_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[5]~3_combout\,
	sdata => \cpu|av_ld_byte2_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(5));

-- Location: LCFF_X36_Y27_N7
\cpu|av_ld_byte1_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[4]~4_combout\,
	sdata => \cpu|av_ld_byte2_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(4));

-- Location: LCFF_X37_Y27_N23
\cpu|av_ld_byte1_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[3]~5_combout\,
	sdata => \cpu|av_ld_byte2_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X41_Y25_N20
\cpu|E_shift_rot_cnt[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[0]~5_combout\ = \cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \cpu|E_shift_rot_cnt[0]~6\ = CARRY(\cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \cpu|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X41_Y25_N24
\cpu|E_shift_rot_cnt[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[2]~9_combout\ = (\cpu|E_shift_rot_cnt\(2) & ((GND) # (!\cpu|E_shift_rot_cnt[1]~8\))) # (!\cpu|E_shift_rot_cnt\(2) & (\cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \cpu|E_shift_rot_cnt[2]~10\ = CARRY((\cpu|E_shift_rot_cnt\(2)) # (!\cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \cpu|E_shift_rot_cnt[1]~8\,
	combout => \cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \cpu|E_shift_rot_cnt[2]~10\);

-- Location: LCFF_X34_Y28_N17
\cpu|E_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[29]~2_combout\,
	sdata => \cpu|D_iw\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(29));

-- Location: LCFF_X34_Y28_N21
\cpu|E_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[22]~8_combout\,
	sdata => \cpu|D_iw\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(22));

-- Location: LCFF_X35_Y28_N11
\cpu|E_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[21]~9_combout\,
	sdata => \cpu|D_iw\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(21));

-- Location: LCFF_X34_Y28_N1
\cpu|E_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[16]~14_combout\,
	sdata => \cpu|D_iw\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(16));

-- Location: LCCOMB_X42_Y28_N14
\cpu|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~30_combout\ = (\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (!\cpu|Add1~29\)) # (!\cpu|E_src1\(15) & ((\cpu|Add1~29\) # (GND))))) # (!\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (\cpu|Add1~29\ & VCC)) # (!\cpu|E_src1\(15) & (!\cpu|Add1~29\))))
-- \cpu|Add1~31\ = CARRY((\cpu|E_src2\(15) & ((!\cpu|Add1~29\) # (!\cpu|E_src1\(15)))) # (!\cpu|E_src2\(15) & (!\cpu|E_src1\(15) & !\cpu|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(15),
	datab => \cpu|E_src1\(15),
	datad => VCC,
	cin => \cpu|Add1~29\,
	combout => \cpu|Add1~30_combout\,
	cout => \cpu|Add1~31\);

-- Location: LCCOMB_X42_Y28_N20
\cpu|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~36_combout\ = ((\cpu|E_src2\(18) $ (\cpu|E_src1\(18) $ (\cpu|Add1~35\)))) # (GND)
-- \cpu|Add1~37\ = CARRY((\cpu|E_src2\(18) & (\cpu|E_src1\(18) & !\cpu|Add1~35\)) # (!\cpu|E_src2\(18) & ((\cpu|E_src1\(18)) # (!\cpu|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(18),
	datab => \cpu|E_src1\(18),
	datad => VCC,
	cin => \cpu|Add1~35\,
	combout => \cpu|Add1~36_combout\,
	cout => \cpu|Add1~37\);

-- Location: LCCOMB_X42_Y28_N24
\cpu|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~40_combout\ = ((\cpu|E_src2\(20) $ (\cpu|E_src1\(20) $ (\cpu|Add1~39\)))) # (GND)
-- \cpu|Add1~41\ = CARRY((\cpu|E_src2\(20) & (\cpu|E_src1\(20) & !\cpu|Add1~39\)) # (!\cpu|E_src2\(20) & ((\cpu|E_src1\(20)) # (!\cpu|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(20),
	datab => \cpu|E_src1\(20),
	datad => VCC,
	cin => \cpu|Add1~39\,
	combout => \cpu|Add1~40_combout\,
	cout => \cpu|Add1~41\);

-- Location: LCCOMB_X42_Y28_N28
\cpu|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~44_combout\ = ((\cpu|E_src2\(22) $ (\cpu|E_src1\(22) $ (\cpu|Add1~43\)))) # (GND)
-- \cpu|Add1~45\ = CARRY((\cpu|E_src2\(22) & (\cpu|E_src1\(22) & !\cpu|Add1~43\)) # (!\cpu|E_src2\(22) & ((\cpu|E_src1\(22)) # (!\cpu|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(22),
	datab => \cpu|E_src1\(22),
	datad => VCC,
	cin => \cpu|Add1~43\,
	combout => \cpu|Add1~44_combout\,
	cout => \cpu|Add1~45\);

-- Location: LCCOMB_X42_Y27_N0
\cpu|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~48_combout\ = ((\cpu|E_src2\(24) $ (\cpu|E_src1\(24) $ (\cpu|Add1~47\)))) # (GND)
-- \cpu|Add1~49\ = CARRY((\cpu|E_src2\(24) & (\cpu|E_src1\(24) & !\cpu|Add1~47\)) # (!\cpu|E_src2\(24) & ((\cpu|E_src1\(24)) # (!\cpu|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(24),
	datab => \cpu|E_src1\(24),
	datad => VCC,
	cin => \cpu|Add1~47\,
	combout => \cpu|Add1~48_combout\,
	cout => \cpu|Add1~49\);

-- Location: LCCOMB_X42_Y27_N2
\cpu|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~50_combout\ = (\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & (!\cpu|Add1~49\)) # (!\cpu|E_src2\(25) & (\cpu|Add1~49\ & VCC)))) # (!\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & ((\cpu|Add1~49\) # (GND))) # (!\cpu|E_src2\(25) & (!\cpu|Add1~49\))))
-- \cpu|Add1~51\ = CARRY((\cpu|E_src1\(25) & (\cpu|E_src2\(25) & !\cpu|Add1~49\)) # (!\cpu|E_src1\(25) & ((\cpu|E_src2\(25)) # (!\cpu|Add1~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(25),
	datab => \cpu|E_src2\(25),
	datad => VCC,
	cin => \cpu|Add1~49\,
	combout => \cpu|Add1~50_combout\,
	cout => \cpu|Add1~51\);

-- Location: LCCOMB_X42_Y27_N4
\cpu|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~52_combout\ = ((\cpu|E_src1\(26) $ (\cpu|E_src2\(26) $ (\cpu|Add1~51\)))) # (GND)
-- \cpu|Add1~53\ = CARRY((\cpu|E_src1\(26) & ((!\cpu|Add1~51\) # (!\cpu|E_src2\(26)))) # (!\cpu|E_src1\(26) & (!\cpu|E_src2\(26) & !\cpu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(26),
	datab => \cpu|E_src2\(26),
	datad => VCC,
	cin => \cpu|Add1~51\,
	combout => \cpu|Add1~52_combout\,
	cout => \cpu|Add1~53\);

-- Location: LCCOMB_X42_Y27_N8
\cpu|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~56_combout\ = ((\cpu|E_src1\(28) $ (\cpu|E_src2\(28) $ (\cpu|Add1~55\)))) # (GND)
-- \cpu|Add1~57\ = CARRY((\cpu|E_src1\(28) & ((!\cpu|Add1~55\) # (!\cpu|E_src2\(28)))) # (!\cpu|E_src1\(28) & (!\cpu|E_src2\(28) & !\cpu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(28),
	datab => \cpu|E_src2\(28),
	datad => VCC,
	cin => \cpu|Add1~55\,
	combout => \cpu|Add1~56_combout\,
	cout => \cpu|Add1~57\);

-- Location: LCCOMB_X42_Y27_N14
\cpu|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~62_combout\ = (\cpu|E_arith_src1\(31) & ((\cpu|E_arith_src2\(31) & (!\cpu|Add1~61\)) # (!\cpu|E_arith_src2\(31) & (\cpu|Add1~61\ & VCC)))) # (!\cpu|E_arith_src1\(31) & ((\cpu|E_arith_src2\(31) & ((\cpu|Add1~61\) # (GND))) # 
-- (!\cpu|E_arith_src2\(31) & (!\cpu|Add1~61\))))
-- \cpu|Add1~63\ = CARRY((\cpu|E_arith_src1\(31) & (\cpu|E_arith_src2\(31) & !\cpu|Add1~61\)) # (!\cpu|E_arith_src1\(31) & ((\cpu|E_arith_src2\(31)) # (!\cpu|Add1~61\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src1\(31),
	datab => \cpu|E_arith_src2\(31),
	datad => VCC,
	cin => \cpu|Add1~61\,
	combout => \cpu|Add1~62_combout\,
	cout => \cpu|Add1~63\);

-- Location: LCCOMB_X41_Y28_N14
\cpu|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~30_combout\ = (\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (\cpu|Add2~29\ & VCC)) # (!\cpu|E_src1\(15) & (!\cpu|Add2~29\)))) # (!\cpu|E_src2\(15) & ((\cpu|E_src1\(15) & (!\cpu|Add2~29\)) # (!\cpu|E_src1\(15) & ((\cpu|Add2~29\) # (GND)))))
-- \cpu|Add2~31\ = CARRY((\cpu|E_src2\(15) & (!\cpu|E_src1\(15) & !\cpu|Add2~29\)) # (!\cpu|E_src2\(15) & ((!\cpu|Add2~29\) # (!\cpu|E_src1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(15),
	datab => \cpu|E_src1\(15),
	datad => VCC,
	cin => \cpu|Add2~29\,
	combout => \cpu|Add2~30_combout\,
	cout => \cpu|Add2~31\);

-- Location: LCCOMB_X41_Y28_N18
\cpu|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~34_combout\ = (\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & (\cpu|Add2~33\ & VCC)) # (!\cpu|E_src1\(17) & (!\cpu|Add2~33\)))) # (!\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & (!\cpu|Add2~33\)) # (!\cpu|E_src1\(17) & ((\cpu|Add2~33\) # (GND)))))
-- \cpu|Add2~35\ = CARRY((\cpu|E_src2\(17) & (!\cpu|E_src1\(17) & !\cpu|Add2~33\)) # (!\cpu|E_src2\(17) & ((!\cpu|Add2~33\) # (!\cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(17),
	datab => \cpu|E_src1\(17),
	datad => VCC,
	cin => \cpu|Add2~33\,
	combout => \cpu|Add2~34_combout\,
	cout => \cpu|Add2~35\);

-- Location: LCCOMB_X41_Y28_N20
\cpu|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~36_combout\ = ((\cpu|E_src2\(18) $ (\cpu|E_src1\(18) $ (!\cpu|Add2~35\)))) # (GND)
-- \cpu|Add2~37\ = CARRY((\cpu|E_src2\(18) & ((\cpu|E_src1\(18)) # (!\cpu|Add2~35\))) # (!\cpu|E_src2\(18) & (\cpu|E_src1\(18) & !\cpu|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(18),
	datab => \cpu|E_src1\(18),
	datad => VCC,
	cin => \cpu|Add2~35\,
	combout => \cpu|Add2~36_combout\,
	cout => \cpu|Add2~37\);

-- Location: LCCOMB_X41_Y28_N24
\cpu|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~40_combout\ = ((\cpu|E_src2\(20) $ (\cpu|E_src1\(20) $ (!\cpu|Add2~39\)))) # (GND)
-- \cpu|Add2~41\ = CARRY((\cpu|E_src2\(20) & ((\cpu|E_src1\(20)) # (!\cpu|Add2~39\))) # (!\cpu|E_src2\(20) & (\cpu|E_src1\(20) & !\cpu|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(20),
	datab => \cpu|E_src1\(20),
	datad => VCC,
	cin => \cpu|Add2~39\,
	combout => \cpu|Add2~40_combout\,
	cout => \cpu|Add2~41\);

-- Location: LCCOMB_X41_Y28_N28
\cpu|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~44_combout\ = ((\cpu|E_src2\(22) $ (\cpu|E_src1\(22) $ (!\cpu|Add2~43\)))) # (GND)
-- \cpu|Add2~45\ = CARRY((\cpu|E_src2\(22) & ((\cpu|E_src1\(22)) # (!\cpu|Add2~43\))) # (!\cpu|E_src2\(22) & (\cpu|E_src1\(22) & !\cpu|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(22),
	datab => \cpu|E_src1\(22),
	datad => VCC,
	cin => \cpu|Add2~43\,
	combout => \cpu|Add2~44_combout\,
	cout => \cpu|Add2~45\);

-- Location: LCCOMB_X41_Y28_N30
\cpu|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~46_combout\ = (\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & (\cpu|Add2~45\ & VCC)) # (!\cpu|E_src2\(23) & (!\cpu|Add2~45\)))) # (!\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & (!\cpu|Add2~45\)) # (!\cpu|E_src2\(23) & ((\cpu|Add2~45\) # (GND)))))
-- \cpu|Add2~47\ = CARRY((\cpu|E_src1\(23) & (!\cpu|E_src2\(23) & !\cpu|Add2~45\)) # (!\cpu|E_src1\(23) & ((!\cpu|Add2~45\) # (!\cpu|E_src2\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(23),
	datab => \cpu|E_src2\(23),
	datad => VCC,
	cin => \cpu|Add2~45\,
	combout => \cpu|Add2~46_combout\,
	cout => \cpu|Add2~47\);

-- Location: LCCOMB_X41_Y27_N0
\cpu|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~48_combout\ = ((\cpu|E_src1\(24) $ (\cpu|E_src2\(24) $ (!\cpu|Add2~47\)))) # (GND)
-- \cpu|Add2~49\ = CARRY((\cpu|E_src1\(24) & ((\cpu|E_src2\(24)) # (!\cpu|Add2~47\))) # (!\cpu|E_src1\(24) & (\cpu|E_src2\(24) & !\cpu|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(24),
	datab => \cpu|E_src2\(24),
	datad => VCC,
	cin => \cpu|Add2~47\,
	combout => \cpu|Add2~48_combout\,
	cout => \cpu|Add2~49\);

-- Location: LCCOMB_X41_Y27_N2
\cpu|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~50_combout\ = (\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & (\cpu|Add2~49\ & VCC)) # (!\cpu|E_src2\(25) & (!\cpu|Add2~49\)))) # (!\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & (!\cpu|Add2~49\)) # (!\cpu|E_src2\(25) & ((\cpu|Add2~49\) # (GND)))))
-- \cpu|Add2~51\ = CARRY((\cpu|E_src1\(25) & (!\cpu|E_src2\(25) & !\cpu|Add2~49\)) # (!\cpu|E_src1\(25) & ((!\cpu|Add2~49\) # (!\cpu|E_src2\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(25),
	datab => \cpu|E_src2\(25),
	datad => VCC,
	cin => \cpu|Add2~49\,
	combout => \cpu|Add2~50_combout\,
	cout => \cpu|Add2~51\);

-- Location: LCCOMB_X41_Y27_N4
\cpu|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~52_combout\ = ((\cpu|E_src2\(26) $ (\cpu|E_src1\(26) $ (!\cpu|Add2~51\)))) # (GND)
-- \cpu|Add2~53\ = CARRY((\cpu|E_src2\(26) & ((\cpu|E_src1\(26)) # (!\cpu|Add2~51\))) # (!\cpu|E_src2\(26) & (\cpu|E_src1\(26) & !\cpu|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(26),
	datab => \cpu|E_src1\(26),
	datad => VCC,
	cin => \cpu|Add2~51\,
	combout => \cpu|Add2~52_combout\,
	cout => \cpu|Add2~53\);

-- Location: LCCOMB_X41_Y27_N6
\cpu|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~54_combout\ = (\cpu|E_src2\(27) & ((\cpu|E_src1\(27) & (\cpu|Add2~53\ & VCC)) # (!\cpu|E_src1\(27) & (!\cpu|Add2~53\)))) # (!\cpu|E_src2\(27) & ((\cpu|E_src1\(27) & (!\cpu|Add2~53\)) # (!\cpu|E_src1\(27) & ((\cpu|Add2~53\) # (GND)))))
-- \cpu|Add2~55\ = CARRY((\cpu|E_src2\(27) & (!\cpu|E_src1\(27) & !\cpu|Add2~53\)) # (!\cpu|E_src2\(27) & ((!\cpu|Add2~53\) # (!\cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(27),
	datab => \cpu|E_src1\(27),
	datad => VCC,
	cin => \cpu|Add2~53\,
	combout => \cpu|Add2~54_combout\,
	cout => \cpu|Add2~55\);

-- Location: LCCOMB_X41_Y27_N8
\cpu|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~56_combout\ = ((\cpu|E_src1\(28) $ (\cpu|E_src2\(28) $ (!\cpu|Add2~55\)))) # (GND)
-- \cpu|Add2~57\ = CARRY((\cpu|E_src1\(28) & ((\cpu|E_src2\(28)) # (!\cpu|Add2~55\))) # (!\cpu|E_src1\(28) & (\cpu|E_src2\(28) & !\cpu|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(28),
	datab => \cpu|E_src2\(28),
	datad => VCC,
	cin => \cpu|Add2~55\,
	combout => \cpu|Add2~56_combout\,
	cout => \cpu|Add2~57\);

-- Location: LCCOMB_X41_Y27_N10
\cpu|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~58_combout\ = (\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (\cpu|Add2~57\ & VCC)) # (!\cpu|E_src1\(29) & (!\cpu|Add2~57\)))) # (!\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (!\cpu|Add2~57\)) # (!\cpu|E_src1\(29) & ((\cpu|Add2~57\) # (GND)))))
-- \cpu|Add2~59\ = CARRY((\cpu|E_src2\(29) & (!\cpu|E_src1\(29) & !\cpu|Add2~57\)) # (!\cpu|E_src2\(29) & ((!\cpu|Add2~57\) # (!\cpu|E_src1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(29),
	datab => \cpu|E_src1\(29),
	datad => VCC,
	cin => \cpu|Add2~57\,
	combout => \cpu|Add2~58_combout\,
	cout => \cpu|Add2~59\);

-- Location: LCCOMB_X37_Y27_N8
\cpu|av_ld_byte1_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[6]~2_combout\ = (\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_fill_bit~1_combout\))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_mux|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~2_combout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: LCCOMB_X36_Y27_N8
\cpu|av_ld_byte1_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[5]~3_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_payload~3_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: LCFF_X38_Y26_N1
\cpu|av_ld_byte2_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[5]~3_combout\,
	sdata => \cpu|av_ld_byte3_data\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X36_Y27_N6
\cpu|av_ld_byte1_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[4]~4_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_payload~4_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: LCFF_X38_Y26_N13
\cpu|av_ld_byte2_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[4]~4_combout\,
	sdata => \cpu|av_ld_byte3_data\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X37_Y27_N22
\cpu|av_ld_byte1_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[3]~5_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~5_combout\,
	combout => \cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: LCFF_X41_Y26_N13
\cpu|E_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[17]~18_combout\,
	sdata => \cpu|E_src1\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(17));

-- Location: LCFF_X31_Y28_N11
\cpu|d_writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[29]~5_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(29));

-- Location: LCFF_X33_Y28_N13
\cpu|d_writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[30]~6_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(30));

-- Location: LCCOMB_X34_Y28_N16
\cpu|E_src2[29]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[29]~2_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[29]~2_combout\);

-- Location: LCCOMB_X34_Y28_N20
\cpu|E_src2[22]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[22]~8_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[22]~8_combout\);

-- Location: LCCOMB_X35_Y28_N10
\cpu|E_src2[21]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[21]~9_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[21]~9_combout\);

-- Location: LCCOMB_X34_Y28_N0
\cpu|E_src2[16]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[16]~14_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[16]~14_combout\);

-- Location: LCCOMB_X38_Y26_N0
\cpu|av_ld_byte2_data[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[5]~3_combout\ = (\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_fill_bit~1_combout\))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_mux|src_payload~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux|src_payload~9_combout\,
	datad => \cpu|av_fill_bit~1_combout\,
	combout => \cpu|av_ld_byte2_data[5]~3_combout\);

-- Location: LCCOMB_X38_Y26_N12
\cpu|av_ld_byte2_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[4]~4_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~10_combout\,
	combout => \cpu|av_ld_byte2_data[4]~4_combout\);

-- Location: LCFF_X40_Y27_N13
\cpu|E_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[28]~28_combout\,
	sdata => \cpu|E_src1\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X32_Y29_N10
\uart|the_HostSystem_uart_rx|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~4_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(2) & ((GND) # (!\uart|the_HostSystem_uart_rx|Add0~3\))) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(2) & (\uart|the_HostSystem_uart_rx|Add0~3\ $ 
-- (GND)))
-- \uart|the_HostSystem_uart_rx|Add0~5\ = CARRY((\uart|the_HostSystem_uart_rx|baud_rate_counter\(2)) # (!\uart|the_HostSystem_uart_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~3\,
	combout => \uart|the_HostSystem_uart_rx|Add0~4_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~5\);

-- Location: LCCOMB_X32_Y29_N12
\uart|the_HostSystem_uart_rx|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~6_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & (\uart|the_HostSystem_uart_rx|Add0~5\ & VCC)) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & (!\uart|the_HostSystem_uart_rx|Add0~5\))
-- \uart|the_HostSystem_uart_rx|Add0~7\ = CARRY((!\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & !\uart|the_HostSystem_uart_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~5\,
	combout => \uart|the_HostSystem_uart_rx|Add0~6_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~7\);

-- Location: LCCOMB_X32_Y29_N16
\uart|the_HostSystem_uart_rx|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~10_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & (\uart|the_HostSystem_uart_rx|Add0~9\ & VCC)) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & (!\uart|the_HostSystem_uart_rx|Add0~9\))
-- \uart|the_HostSystem_uart_rx|Add0~11\ = CARRY((!\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & !\uart|the_HostSystem_uart_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~9\,
	combout => \uart|the_HostSystem_uart_rx|Add0~10_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~11\);

-- Location: LCCOMB_X32_Y29_N18
\uart|the_HostSystem_uart_rx|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~12_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(6) & ((GND) # (!\uart|the_HostSystem_uart_rx|Add0~11\))) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(6) & (\uart|the_HostSystem_uart_rx|Add0~11\ $ 
-- (GND)))
-- \uart|the_HostSystem_uart_rx|Add0~13\ = CARRY((\uart|the_HostSystem_uart_rx|baud_rate_counter\(6)) # (!\uart|the_HostSystem_uart_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~11\,
	combout => \uart|the_HostSystem_uart_rx|Add0~12_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~13\);

-- Location: LCCOMB_X32_Y29_N20
\uart|the_HostSystem_uart_rx|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~14_combout\ = \uart|the_HostSystem_uart_rx|Add0~13\ $ (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_rx|baud_rate_counter\(7),
	cin => \uart|the_HostSystem_uart_rx|Add0~13\,
	combout => \uart|the_HostSystem_uart_rx|Add0~14_combout\);

-- Location: LCCOMB_X33_Y26_N16
\uart|the_HostSystem_uart_regs|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|Equal0~0_combout\ = (\cpu|W_alu_result\(3) & !\cpu|W_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|W_alu_result\(3),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y25_N10
\uart|the_HostSystem_uart_regs|control_wr_strobe~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\ = (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\addr_router|Equal1~2_combout\ & (!\uart_s1_translator|wait_latency_counter\(1) & 
-- \cpu_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \addr_router|Equal1~2_combout\,
	datac => \uart_s1_translator|wait_latency_counter\(1),
	datad => \cpu_data_master_translator|uav_write~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\);

-- Location: LCFF_X30_Y26_N9
\uart|the_HostSystem_uart_tx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|Equal0~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\);

-- Location: LCFF_X32_Y26_N27
\uart|the_HostSystem_uart_regs|tx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(2));

-- Location: LCFF_X32_Y26_N7
\uart|the_HostSystem_uart_regs|tx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(0));

-- Location: LCFF_X34_Y27_N9
\cpu|E_src1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[1]~42_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(1));

-- Location: LCCOMB_X41_Y29_N4
\cpu|E_logic_result[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[4]~2_combout\ = (\cpu|E_src1\(4) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(4)))))) # (!\cpu|E_src1\(4) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(4)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(4),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src2\(4),
	combout => \cpu|E_logic_result[4]~2_combout\);

-- Location: LCFF_X33_Y28_N11
\cpu|E_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[8]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(8));

-- Location: LCCOMB_X41_Y30_N20
\cpu|E_arith_result[13]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[13]~0_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~26_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datac => \cpu|Add1~26_combout\,
	datad => \cpu|Add2~26_combout\,
	combout => \cpu|E_arith_result[13]~0_combout\);

-- Location: LCCOMB_X40_Y28_N6
\cpu|E_logic_result[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[11]~6_combout\ = (\cpu|E_src1\(11) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(11)))))) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(11) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(11),
	datac => \cpu|E_src2\(11),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[11]~6_combout\);

-- Location: LCCOMB_X41_Y29_N6
\cpu|E_logic_result[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[7]~10_combout\ = (\cpu|E_src2\(7) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(7)))))) # (!\cpu|E_src2\(7) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(7)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(7),
	datad => \cpu|E_src1\(7),
	combout => \cpu|E_logic_result[7]~10_combout\);

-- Location: LCCOMB_X36_Y25_N20
\cpu_data_master_translator|av_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|av_waitrequest~0_combout\ = ((!\cpu_data_master_translator|write_accepted~regout\ & ((!\cpu_data_master_translator|end_begintransfer~regout\) # (!\cpu_data_master_translator|write_accepted~0_combout\)))) # 
-- (!\cpu|the_HostSystem_cpu_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|write_accepted~0_combout\,
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datad => \cpu_data_master_translator|end_begintransfer~regout\,
	combout => \cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCFF_X35_Y26_N13
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y25_N20
\uart_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|wait_latency_counter~2_combout\ = (\uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\ & (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # (\cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \cpu_data_master_translator|uav_write~0_combout\,
	combout => \uart_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCCOMB_X30_Y26_N4
\uart|the_HostSystem_uart_tx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|Equal0~0_combout\ = (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(3) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(0) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(1) & 
-- !\uart|the_HostSystem_uart_tx|baud_rate_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(3),
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(0),
	datac => \uart|the_HostSystem_uart_tx|baud_rate_counter\(1),
	datad => \uart|the_HostSystem_uart_tx|baud_rate_counter\(2),
	combout => \uart|the_HostSystem_uart_tx|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y26_N6
\uart|the_HostSystem_uart_tx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|Equal0~1_combout\ = (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(6) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(7) & (!\uart|the_HostSystem_uart_tx|baud_rate_counter\(5) & 
-- !\uart|the_HostSystem_uart_tx|baud_rate_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_rate_counter\(6),
	datab => \uart|the_HostSystem_uart_tx|baud_rate_counter\(7),
	datac => \uart|the_HostSystem_uart_tx|baud_rate_counter\(5),
	datad => \uart|the_HostSystem_uart_tx|baud_rate_counter\(4),
	combout => \uart|the_HostSystem_uart_tx|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y26_N8
\uart|the_HostSystem_uart_tx|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|Equal0~2_combout\ = (\uart|the_HostSystem_uart_tx|Equal0~1_combout\ & \uart|the_HostSystem_uart_tx|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_tx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|Equal0~2_combout\);

-- Location: LCFF_X34_Y29_N1
\cpu|R_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_wr_dst_reg~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_wr_dst_reg~regout\);

-- Location: LCCOMB_X34_Y30_N16
\cpu|W_rf_wren\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wren~combout\ = ((\cpu|R_wr_dst_reg~regout\ & \cpu|W_valid~regout\)) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_wr_dst_reg~regout\,
	datac => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	datad => \cpu|W_valid~regout\,
	combout => \cpu|W_rf_wren~combout\);

-- Location: LCFF_X38_Y25_N17
\cpu|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|i_read_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|i_read~regout\);

-- Location: LCCOMB_X37_Y28_N24
\cpu|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~2_combout\ = (!\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & (\cpu|D_iw\(3) & \cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal2~2_combout\);

-- Location: LCCOMB_X35_Y29_N16
\cpu|D_ctrl_alu_force_xor~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~8_combout\ = (\cpu|D_ctrl_alu_force_xor~7_combout\ & ((\cpu|D_iw\(16) & (!\cpu|D_iw\(15))) # (!\cpu|D_iw\(16) & ((\cpu|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_ctrl_alu_force_xor~7_combout\,
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCFF_X38_Y29_N13
\cpu|R_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_retaddr~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_retaddr~regout\);

-- Location: LCCOMB_X35_Y29_N28
\cpu|D_ctrl_alu_subtract~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~1_combout\ = (\cpu|Equal2~3_combout\ & ((\cpu|D_iw\(14) & (\cpu|D_iw\(11) $ (!\cpu|D_iw\(15)))) # (!\cpu|D_iw\(14) & (!\cpu|D_iw\(11) & \cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X37_Y28_N6
\cpu|D_ctrl_alu_subtract~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~2_combout\ = ((\cpu|D_iw\(5) & (\cpu|Equal101~0_combout\ & \cpu|D_ctrl_alu_subtract~1_combout\))) # (!\cpu|D_ctrl_logic~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|Equal101~0_combout\,
	datac => \cpu|D_ctrl_logic~9_combout\,
	datad => \cpu|D_ctrl_alu_subtract~1_combout\,
	combout => \cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCFF_X41_Y30_N23
\cpu|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc_no_crst_nxt[11]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(11));

-- Location: LCCOMB_X33_Y28_N10
\cpu|R_src2_lo[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[8]~12_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(14))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(14),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu|R_src2_lo[8]~12_combout\);

-- Location: LCCOMB_X35_Y26_N12
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\uart_s1_translator|read_latency_shift_reg~0_combout\) # ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X30_Y26_N0
\uart|the_HostSystem_uart_tx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|always4~0_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\) # ((\uart|the_HostSystem_uart_tx|Equal0~1_combout\ & \uart|the_HostSystem_uart_tx|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_tx|Equal0~0_combout\,
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|always4~0_combout\);

-- Location: LCCOMB_X35_Y29_N4
\cpu|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~0_combout\ = (((!\cpu|D_iw\(15) & \cpu|D_iw\(14))) # (!\cpu|D_iw\(13))) # (!\cpu|D_iw\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X37_Y29_N24
\cpu|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~1_combout\ = (((\cpu|D_ctrl_exception~0_combout\) # (!\cpu|Equal2~8_combout\)) # (!\cpu|D_ctrl_force_src2_zero~2_combout\)) # (!\cpu|Equal2~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \cpu|D_ctrl_exception~0_combout\,
	datad => \cpu|Equal2~8_combout\,
	combout => \cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X34_Y29_N16
\cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = (\cpu|Equal133~0_combout\ & (!\cpu|D_iw\(5) & (!\cpu|D_iw\(0) & !\cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X34_Y29_N12
\cpu|D_dst_regnum[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[4]~4_combout\ = (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(26))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \cpu|D_iw\(26),
	datad => \cpu|D_iw\(21),
	combout => \cpu|D_dst_regnum[4]~4_combout\);

-- Location: LCCOMB_X34_Y29_N10
\cpu|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~9_combout\ = (!\cpu|D_dst_regnum[4]~5_combout\ & (!\cpu|D_dst_regnum[0]~7_combout\ & (!\cpu|D_dst_regnum[3]~3_combout\ & !\cpu|D_dst_regnum[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[4]~5_combout\,
	datab => \cpu|D_dst_regnum[0]~7_combout\,
	datac => \cpu|D_dst_regnum[3]~3_combout\,
	datad => \cpu|D_dst_regnum[2]~1_combout\,
	combout => \cpu|Equal2~9_combout\);

-- Location: LCCOMB_X34_Y29_N0
\cpu|D_wr_dst_reg\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~combout\ = (\cpu|D_wr_dst_reg~2_combout\ & (!\cpu|R_ctrl_br_nxt~0_combout\ & ((\cpu|D_dst_regnum[1]~9_combout\) # (!\cpu|Equal2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~9_combout\,
	datab => \cpu|D_dst_regnum[1]~9_combout\,
	datac => \cpu|D_wr_dst_reg~2_combout\,
	datad => \cpu|R_ctrl_br_nxt~0_combout\,
	combout => \cpu|D_wr_dst_reg~combout\);

-- Location: LCCOMB_X40_Y25_N16
\cpu|E_stall~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_stall~0_combout\ = (\cpu|E_shift_rot_cnt\(1)) # ((\cpu|E_shift_rot_cnt\(2)) # ((\cpu|E_new_inst~regout\) # (\cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_cnt\(1),
	datab => \cpu|E_shift_rot_cnt\(2),
	datac => \cpu|E_new_inst~regout\,
	datad => \cpu|E_shift_rot_cnt\(0),
	combout => \cpu|E_stall~0_combout\);

-- Location: LCCOMB_X40_Y25_N30
\cpu|av_ld_getting_data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~2_combout\ = (((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\)) # (!\cpu|av_ld_getting_data~0_combout\)) # (!\cpu|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|read_latency_shift_reg\(0),
	datab => \cpu|d_read~regout\,
	datac => \cpu|av_ld_getting_data~0_combout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	combout => \cpu|av_ld_getting_data~2_combout\);

-- Location: LCFF_X35_Y26_N15
\uart_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X35_Y26_N14
\cpu|av_ld_byte0_data_nxt[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[1]~16_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\memory|the_altsyncram|auto_generated|q_a\(1)) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(1))))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(1),
	datad => \memory|the_altsyncram|auto_generated|q_a\(1),
	combout => \cpu|av_ld_byte0_data_nxt[1]~16_combout\);

-- Location: LCCOMB_X41_Y29_N12
\cpu|E_logic_result[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[1]~13_combout\ = (\cpu|E_src1\(1) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(1) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(1) & ((\cpu|R_logic_op\(1) & (\cpu|E_src2\(1))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src1\(1),
	datac => \cpu|E_src2\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[1]~13_combout\);

-- Location: LCCOMB_X42_Y29_N8
\cpu|E_arith_result[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[1]~3_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~2_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Add2~2_combout\,
	datac => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~2_combout\,
	combout => \cpu|E_arith_result[1]~3_combout\);

-- Location: LCCOMB_X36_Y26_N4
\cpu|av_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_fill_bit~0_combout\ = (\cpu|D_iw\(3) & ((\cpu|D_iw\(4) & (\cpu|av_ld_byte0_data\(7))) # (!\cpu|D_iw\(4) & ((\cpu|av_ld_byte1_data\(7)))))) # (!\cpu|D_iw\(3) & (\cpu|av_ld_byte0_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|av_ld_byte0_data\(7),
	datac => \cpu|D_iw\(4),
	datad => \cpu|av_ld_byte1_data\(7),
	combout => \cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X37_Y25_N12
\memory|wren~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory|wren~0_combout\ = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ & ((\cmd_xbar_mux_001|src_valid~0_combout\) # (!\addr_router|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \addr_router|Equal1~2_combout\,
	combout => \memory|wren~0_combout\);

-- Location: LCCOMB_X38_Y25_N16
\cpu|i_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|i_read_nxt~0_combout\ = (!\cpu|W_valid~regout\ & ((\cpu|i_read~regout\) # (\cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_valid~regout\,
	datac => \cpu|i_read~regout\,
	datad => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \cpu|i_read_nxt~0_combout\);

-- Location: LCFF_X36_Y26_N25
\cpu|av_ld_byte0_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[2]~26_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X35_Y29_N0
\cpu|D_ctrl_force_src2_zero~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~3_combout\ = (\cpu|D_ctrl_force_src2_zero~7_combout\ & ((\cpu|D_iw\(15) & (!\cpu|D_iw\(14))) # (!\cpu|D_iw\(15) & ((\cpu|D_ctrl_force_src2_zero~2_combout\))))) # (!\cpu|D_ctrl_force_src2_zero~7_combout\ & 
-- (((\cpu|D_ctrl_force_src2_zero~2_combout\ & \cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_force_src2_zero~7_combout\,
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_ctrl_force_src2_zero~2_combout\,
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X35_Y29_N10
\cpu|D_ctrl_retaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~0_combout\ = (\cpu|D_iw\(14) & (!\cpu|D_iw\(12) & (\cpu|D_iw\(15) $ (\cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X34_Y29_N20
\cpu|D_ctrl_force_src2_zero~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~4_combout\ = (!\cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & (\cpu|D_ctrl_exception~3_combout\ & ((!\cpu|Equal2~6_combout\) # (!\cpu|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_ctrl_exception~3_combout\,
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	datad => \cpu|Equal2~6_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X36_Y29_N10
\cpu|D_ctrl_force_src2_zero~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~5_combout\ = ((!\cpu|D_iw\(12) & (\cpu|D_ctrl_force_src2_zero~3_combout\ & \cpu|Equal2~4_combout\))) # (!\cpu|D_ctrl_force_src2_zero~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_ctrl_force_src2_zero~4_combout\,
	datac => \cpu|D_ctrl_force_src2_zero~3_combout\,
	datad => \cpu|Equal2~4_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X35_Y29_N22
\cpu|D_ctrl_retaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~1_combout\ = (!\cpu|D_iw\(14) & (((!\cpu|D_iw\(15) & \cpu|D_iw\(11))) # (!\cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X38_Y29_N12
\cpu|D_ctrl_retaddr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_retaddr~2_combout\ = (((\cpu|D_ctrl_retaddr~1_combout\ & \cpu|Equal101~2_combout\)) # (!\cpu|D_ctrl_force_src2_zero~4_combout\)) # (!\cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_retaddr~1_combout\,
	datab => \cpu|D_ctrl_exception~2_combout\,
	datac => \cpu|Equal101~2_combout\,
	datad => \cpu|D_ctrl_force_src2_zero~4_combout\,
	combout => \cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X40_Y27_N20
\cpu|E_shift_rot_result_nxt[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[1]~13_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(2)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(0),
	datad => \cpu|E_shift_rot_result\(2),
	combout => \cpu|E_shift_rot_result_nxt[1]~13_combout\);

-- Location: LCCOMB_X41_Y30_N22
\cpu|F_pc_no_crst_nxt[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[11]~0_combout\ = (\cpu|F_pc_sel_nxt.10~0_combout\ & (!\cpu|W_status_reg_pie_inst_nxt~0_combout\ & (!\cpu|F_pc_plus_one[11]~22_combout\))) # (!\cpu|F_pc_sel_nxt.10~0_combout\ & (((!\cpu|E_arith_result[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \cpu|F_pc_plus_one[11]~22_combout\,
	datac => \cpu|E_arith_result[13]~0_combout\,
	datad => \cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[11]~0_combout\);

-- Location: LCCOMB_X38_Y29_N10
\cpu|F_pc_sel_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt~0_combout\ = (\cpu|R_ctrl_uncond_cti_non_br~regout\) # ((\cpu|W_cmp_result~regout\ & \cpu|R_ctrl_br~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_cmp_result~regout\,
	datab => \cpu|R_ctrl_br~regout\,
	datac => \cpu|R_ctrl_uncond_cti_non_br~regout\,
	combout => \cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCFF_X36_Y26_N13
\cpu|av_ld_byte0_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[5]~31_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(5));

-- Location: LCFF_X35_Y26_N3
\uart|the_HostSystem_uart_regs|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(1));

-- Location: LCCOMB_X42_Y29_N10
\cpu|E_logic_result[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[0]~14_combout\ = (\cpu|R_logic_op\(0) & (\cpu|E_src1\(0) & (!\cpu|R_logic_op\(1) & \cpu|E_src2\(0)))) # (!\cpu|R_logic_op\(0) & (\cpu|R_logic_op\(1) $ (((!\cpu|E_src1\(0) & !\cpu|E_src2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(0),
	datab => \cpu|R_logic_op\(1),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|E_src2\(0),
	combout => \cpu|E_logic_result[0]~14_combout\);

-- Location: LCFF_X31_Y28_N13
\cpu|d_writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[28]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(12));

-- Location: LCFF_X37_Y26_N23
\uart_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X37_Y26_N22
\cpu|av_ld_byte0_data_nxt[2]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[2]~18_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\memory|the_altsyncram|auto_generated|q_a\(2)) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(2))))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(2),
	datad => \memory|the_altsyncram|auto_generated|q_a\(2),
	combout => \cpu|av_ld_byte0_data_nxt[2]~18_combout\);

-- Location: LCFF_X34_Y27_N11
\cpu|E_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[28]~49_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(28));

-- Location: LCCOMB_X41_Y29_N14
\cpu|Equal122~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~3_combout\ = (!\cpu|E_logic_result[1]~13_combout\ & (!\cpu|E_logic_result[2]~0_combout\ & (!\cpu|E_logic_result[4]~2_combout\ & !\cpu|E_logic_result[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[1]~13_combout\,
	datab => \cpu|E_logic_result[2]~0_combout\,
	datac => \cpu|E_logic_result[4]~2_combout\,
	datad => \cpu|E_logic_result[3]~1_combout\,
	combout => \cpu|Equal122~3_combout\);

-- Location: LCCOMB_X42_Y27_N18
\cpu|E_logic_result[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[24]~16_combout\ = (\cpu|E_src2\(24) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(24) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(24) & ((\cpu|E_src1\(24) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src1\(24) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(24),
	datab => \cpu|E_src1\(24),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[24]~16_combout\);

-- Location: LCCOMB_X42_Y27_N24
\cpu|Equal122~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~5_combout\ = (!\cpu|E_logic_result[31]~17_combout\ & (!\cpu|E_logic_result[24]~16_combout\ & (!\cpu|E_logic_result[30]~18_combout\ & !\cpu|E_logic_result[29]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[31]~17_combout\,
	datab => \cpu|E_logic_result[24]~16_combout\,
	datac => \cpu|E_logic_result[30]~18_combout\,
	datad => \cpu|E_logic_result[29]~19_combout\,
	combout => \cpu|Equal122~5_combout\);

-- Location: LCCOMB_X41_Y27_N26
\cpu|E_logic_result[28]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[28]~20_combout\ = (\cpu|E_src1\(28) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(28) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(28) & ((\cpu|E_src2\(28) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(28) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(28),
	datab => \cpu|E_src2\(28),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[28]~20_combout\);

-- Location: LCCOMB_X41_Y27_N30
\cpu|E_logic_result[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[26]~22_combout\ = (\cpu|E_src2\(26) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(26)))))) # (!\cpu|E_src2\(26) & ((\cpu|E_src1\(26) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(26) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(26),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src1\(26),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[26]~22_combout\);

-- Location: LCCOMB_X41_Y27_N24
\cpu|E_logic_result[25]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[25]~23_combout\ = (\cpu|E_src1\(25) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(25) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(25) & ((\cpu|E_src2\(25) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(25) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(25),
	datab => \cpu|E_src2\(25),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[25]~23_combout\);

-- Location: LCCOMB_X41_Y27_N18
\cpu|Equal122~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~6_combout\ = (!\cpu|E_logic_result[28]~20_combout\ & (!\cpu|E_logic_result[26]~22_combout\ & (!\cpu|E_logic_result[25]~23_combout\ & !\cpu|E_logic_result[27]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[28]~20_combout\,
	datab => \cpu|E_logic_result[26]~22_combout\,
	datac => \cpu|E_logic_result[25]~23_combout\,
	datad => \cpu|E_logic_result[27]~21_combout\,
	combout => \cpu|Equal122~6_combout\);

-- Location: LCCOMB_X42_Y26_N4
\cpu|E_logic_result[22]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[22]~25_combout\ = (\cpu|E_src1\(22) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(22)))))) # (!\cpu|E_src1\(22) & ((\cpu|E_src2\(22) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(22) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(22),
	datac => \cpu|E_src2\(22),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[22]~25_combout\);

-- Location: LCCOMB_X42_Y26_N30
\cpu|E_logic_result[21]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[21]~26_combout\ = (\cpu|E_src2\(21) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(21)))))) # (!\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(21) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(21),
	datac => \cpu|E_src1\(21),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[21]~26_combout\);

-- Location: LCCOMB_X42_Y26_N2
\cpu|Equal122~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~7_combout\ = (!\cpu|E_logic_result[20]~27_combout\ & (!\cpu|E_logic_result[21]~26_combout\ & (!\cpu|E_logic_result[22]~25_combout\ & !\cpu|E_logic_result[23]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[20]~27_combout\,
	datab => \cpu|E_logic_result[21]~26_combout\,
	datac => \cpu|E_logic_result[22]~25_combout\,
	datad => \cpu|E_logic_result[23]~24_combout\,
	combout => \cpu|Equal122~7_combout\);

-- Location: LCCOMB_X43_Y28_N10
\cpu|Equal122~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~8_combout\ = (!\cpu|E_logic_result[18]~29_combout\ & (!\cpu|E_logic_result[19]~28_combout\ & (!\cpu|E_logic_result[17]~30_combout\ & !\cpu|E_logic_result[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[18]~29_combout\,
	datab => \cpu|E_logic_result[19]~28_combout\,
	datac => \cpu|E_logic_result[17]~30_combout\,
	datad => \cpu|E_logic_result[16]~31_combout\,
	combout => \cpu|Equal122~8_combout\);

-- Location: LCCOMB_X40_Y28_N12
\cpu|Equal122~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~9_combout\ = (\cpu|Equal122~5_combout\ & (\cpu|Equal122~7_combout\ & (\cpu|Equal122~8_combout\ & \cpu|Equal122~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal122~5_combout\,
	datab => \cpu|Equal122~7_combout\,
	datac => \cpu|Equal122~8_combout\,
	datad => \cpu|Equal122~6_combout\,
	combout => \cpu|Equal122~9_combout\);

-- Location: LCFF_X37_Y29_N21
\cpu|R_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op_raw[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_compare_op\(0));

-- Location: LCFF_X36_Y29_N7
\cpu|W_estatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_estatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_estatus_reg~regout\);

-- Location: LCFF_X36_Y29_N25
\cpu|W_bstatus_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_bstatus_reg_inst_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_bstatus_reg~regout\);

-- Location: LCFF_X40_Y27_N25
\cpu|R_ctrl_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_rot_right~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_rot_right~regout\);

-- Location: LCCOMB_X37_Y27_N12
\rsp_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~2_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(14) & \memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(14),
	datad => \memory_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X36_Y27_N22
\rsp_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~3_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(13) & (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(13),
	datab => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X36_Y27_N28
\rsp_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~4_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\memory_s1_translator|read_latency_shift_reg\(0) & \memory|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory|the_altsyncram|auto_generated|q_a\(12),
	combout => \rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X37_Y27_N28
\rsp_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~5_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(11) & \memory_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(11),
	datad => \memory_s1_translator|read_latency_shift_reg\(0),
	combout => \rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCFF_X37_Y26_N27
\uart_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X37_Y26_N26
\cpu|av_ld_byte0_data_nxt[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[5]~23_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\memory|the_altsyncram|auto_generated|q_a\(5)) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(5))))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(5),
	datad => \memory|the_altsyncram|auto_generated|q_a\(5),
	combout => \cpu|av_ld_byte0_data_nxt[5]~23_combout\);

-- Location: LCFF_X34_Y26_N13
\uart|the_HostSystem_uart_rx|rx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(1));

-- Location: LCCOMB_X34_Y26_N12
\uart|the_HostSystem_uart_regs|selected_read_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(1) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(1),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\);

-- Location: LCFF_X33_Y26_N11
\uart|the_HostSystem_uart_regs|control_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(1));

-- Location: LCCOMB_X33_Y26_N10
\uart|the_HostSystem_uart_regs|selected_read_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(1)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|framing_error~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|framing_error~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(1),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\);

-- Location: LCCOMB_X35_Y26_N2
\uart|the_HostSystem_uart_regs|selected_read_data[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~0_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(1) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(1),
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[1]~1_combout\,
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[1]~2_combout\);

-- Location: LCFF_X37_Y26_N21
\uart|the_HostSystem_uart_regs|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(2));

-- Location: LCCOMB_X38_Y28_N20
\cpu|R_src2_hi[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[15]~0_combout\ = (\cpu|R_src2_use_imm~regout\ & (((\cpu|D_iw\(21))))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|R_ctrl_hi_imm16~regout\ & (\cpu|D_iw\(21))) # (!\cpu|R_ctrl_hi_imm16~regout\ & 
-- ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|R_ctrl_hi_imm16~regout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \cpu|R_src2_hi[15]~0_combout\);

-- Location: LCCOMB_X37_Y28_N16
\cpu|E_invert_arith_src_msb~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~2_combout\ = (\cpu|D_iw\(2) & (((\cpu|Equal2~5_combout\) # (\cpu|Equal2~0_combout\)))) # (!\cpu|D_iw\(2) & (!\cpu|D_ctrl_logic~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_logic~9_combout\,
	datab => \cpu|Equal2~5_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~0_combout\,
	combout => \cpu|E_invert_arith_src_msb~2_combout\);

-- Location: LCCOMB_X37_Y29_N20
\cpu|D_logic_op_raw[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op_raw[0]~1_combout\ = (\cpu|Equal2~3_combout\ & ((\cpu|Equal2~8_combout\ & (\cpu|D_iw\(14))) # (!\cpu|Equal2~8_combout\ & ((\cpu|D_iw\(3)))))) # (!\cpu|Equal2~3_combout\ & (((\cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(3),
	datad => \cpu|Equal2~8_combout\,
	combout => \cpu|D_logic_op_raw[0]~1_combout\);

-- Location: LCFF_X35_Y29_N27
\cpu|R_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|Equal101~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X37_Y26_N28
\cpu|E_wrctl_estatus~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_wrctl_estatus~0_combout\ = (\cpu|R_ctrl_wrctl_inst~regout\ & (!\cpu|D_iw\(7) & (\cpu|D_iw\(6) & !\cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_wrctl_inst~regout\,
	datab => \cpu|D_iw\(7),
	datac => \cpu|D_iw\(6),
	datad => \cpu|D_iw\(8),
	combout => \cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X36_Y29_N22
\cpu|W_estatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\cpu|R_ctrl_exception~regout\ & ((\cpu|E_wrctl_estatus~0_combout\ & ((\cpu|E_src1\(0)))) # (!\cpu|E_wrctl_estatus~0_combout\ & (\cpu|W_estatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_estatus_reg~regout\,
	datab => \cpu|E_src1\(0),
	datac => \cpu|E_wrctl_estatus~0_combout\,
	datad => \cpu|R_ctrl_exception~regout\,
	combout => \cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X36_Y29_N6
\cpu|W_estatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\cpu|R_ctrl_crst~regout\ & ((\cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\cpu|W_status_reg_pie~regout\ & \cpu|R_ctrl_exception~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_estatus_reg_inst_nxt~0_combout\,
	datab => \cpu|W_status_reg_pie~regout\,
	datac => \cpu|R_ctrl_crst~regout\,
	datad => \cpu|R_ctrl_exception~regout\,
	combout => \cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X37_Y26_N18
\cpu|E_wrctl_bstatus~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_wrctl_bstatus~0_combout\ = (\cpu|R_ctrl_wrctl_inst~regout\ & (\cpu|D_iw\(7) & (!\cpu|D_iw\(8) & !\cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_wrctl_inst~regout\,
	datab => \cpu|D_iw\(7),
	datac => \cpu|D_iw\(8),
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_wrctl_bstatus~0_combout\);

-- Location: LCCOMB_X36_Y29_N8
\cpu|W_bstatus_reg_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_bstatus_reg_inst_nxt~0_combout\ = (!\cpu|R_ctrl_break~regout\ & ((\cpu|E_wrctl_bstatus~0_combout\ & ((\cpu|E_src1\(0)))) # (!\cpu|E_wrctl_bstatus~0_combout\ & (\cpu|W_bstatus_reg~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_bstatus_reg~regout\,
	datab => \cpu|E_src1\(0),
	datac => \cpu|E_wrctl_bstatus~0_combout\,
	datad => \cpu|R_ctrl_break~regout\,
	combout => \cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X36_Y29_N24
\cpu|W_bstatus_reg_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\cpu|W_bstatus_reg_inst_nxt~0_combout\) # ((\cpu|R_ctrl_break~regout\ & \cpu|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_break~regout\,
	datab => \cpu|W_status_reg_pie~regout\,
	datac => \cpu|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X37_Y26_N8
\cpu|E_wrctl_status~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_wrctl_status~0_combout\ = (\cpu|R_ctrl_wrctl_inst~regout\ & (!\cpu|D_iw\(8) & (!\cpu|D_iw\(7) & !\cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_wrctl_inst~regout\,
	datab => \cpu|D_iw\(8),
	datac => \cpu|D_iw\(7),
	datad => \cpu|D_iw\(6),
	combout => \cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X36_Y27_N14
\rsp_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~8_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(22) & (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(22),
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X38_Y25_N22
\rsp_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~9_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\memory_s1_translator|read_latency_shift_reg\(0) & \memory|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory|the_altsyncram|auto_generated|q_a\(21),
	combout => \rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X38_Y26_N18
\rsp_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~10_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(20) & (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(20),
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X36_Y27_N16
\rsp_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~12_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(18) & (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(18),
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~12_combout\);

-- Location: LCFF_X37_Y26_N5
\uart|the_HostSystem_uart_regs|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(5));

-- Location: LCCOMB_X41_Y26_N12
\cpu|E_shift_rot_result_nxt[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[17]~18_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(18)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(16),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(18),
	combout => \cpu|E_shift_rot_result_nxt[17]~18_combout\);

-- Location: LCFF_X43_Y27_N17
\cpu|W_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[15]~73_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(15));

-- Location: LCCOMB_X34_Y26_N8
\uart|the_HostSystem_uart_rx|framing_error~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|framing_error~0_combout\ = (!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & (!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9) & 
-- \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\,
	combout => \uart|the_HostSystem_uart_rx|framing_error~0_combout\);

-- Location: LCFF_X37_Y27_N7
\cpu|W_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[22]~41_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(22));

-- Location: LCFF_X42_Y27_N27
\cpu|W_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[24]~45_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(24));

-- Location: LCFF_X40_Y26_N21
\cpu|W_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[25]~76_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(25));

-- Location: LCFF_X43_Y27_N11
\cpu|W_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[26]~77_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(26));

-- Location: LCFF_X33_Y26_N1
\uart|the_HostSystem_uart_regs|control_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(7));

-- Location: LCCOMB_X33_Y26_N0
\uart|the_HostSystem_uart_regs|selected_read_data[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(7)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|rx_char_ready~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(7),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\);

-- Location: LCFF_X34_Y26_N29
\uart|the_HostSystem_uart_rx|rx_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(2));

-- Location: LCCOMB_X34_Y26_N28
\uart|the_HostSystem_uart_regs|selected_read_data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(2) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(2),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\);

-- Location: LCFF_X33_Y26_N3
\uart|the_HostSystem_uart_regs|control_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(2));

-- Location: LCCOMB_X33_Y26_N2
\uart|the_HostSystem_uart_regs|selected_read_data[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(2)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|break_detect~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|break_detect~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(2),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\);

-- Location: LCCOMB_X37_Y26_N20
\uart|the_HostSystem_uart_regs|selected_read_data[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~7_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(2) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(2),
	datab => \uart|the_HostSystem_uart_regs|selected_read_data[2]~8_combout\,
	datac => \uart|the_HostSystem_uart_regs|selected_read_data~7_combout\,
	datad => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[2]~9_combout\);

-- Location: LCFF_X38_Y26_N11
\cpu|W_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[28]~82_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(28));

-- Location: LCFF_X32_Y26_N11
\uart|the_HostSystem_uart_regs|control_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(0));

-- Location: LCCOMB_X32_Y26_N10
\uart|the_HostSystem_uart_regs|selected_read_data[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\ = (\cpu|W_alu_result\(2) & ((\cpu|W_alu_result\(3) & ((\uart|the_HostSystem_uart_regs|control_reg\(0)))) # (!\cpu|W_alu_result\(3) & (\uart|the_HostSystem_uart_regs|tx_data\(0))))) # 
-- (!\cpu|W_alu_result\(2) & (((\cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(0),
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_regs|control_reg\(0),
	datad => \cpu|W_alu_result\(3),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\);

-- Location: LCCOMB_X35_Y29_N26
\cpu|Equal101~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~7_combout\ = (\cpu|D_iw\(12) & (\cpu|Equal101~2_combout\ & (!\cpu|D_iw\(11) & \cpu|Equal101~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|Equal101~2_combout\,
	datac => \cpu|D_iw\(11),
	datad => \cpu|Equal101~5_combout\,
	combout => \cpu|Equal101~7_combout\);

-- Location: LCFF_X33_Y26_N19
\uart|the_HostSystem_uart_regs|control_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(4));

-- Location: LCFF_X33_Y26_N13
\uart|the_HostSystem_uart_tx|tx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|tx_overrun~regout\);

-- Location: LCCOMB_X33_Y26_N18
\uart|the_HostSystem_uart_regs|selected_read_data[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_regs|control_reg\(4))) # (!\cpu|W_alu_result\(2) & 
-- ((\uart|the_HostSystem_uart_tx|tx_overrun~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \cpu|W_alu_result\(2),
	datac => \uart|the_HostSystem_uart_regs|control_reg\(4),
	datad => \uart|the_HostSystem_uart_tx|tx_overrun~regout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\);

-- Location: LCFF_X34_Y26_N21
\uart|the_HostSystem_uart_rx|rx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(6));

-- Location: LCCOMB_X34_Y26_N20
\uart|the_HostSystem_uart_regs|selected_read_data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(6) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(6),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\);

-- Location: LCFF_X34_Y26_N23
\uart|the_HostSystem_uart_rx|rx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(5));

-- Location: LCCOMB_X34_Y26_N22
\uart|the_HostSystem_uart_regs|selected_read_data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(5) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(5),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\);

-- Location: LCFF_X33_Y26_N21
\uart|the_HostSystem_uart_regs|control_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(5));

-- Location: LCFF_X33_Y26_N23
\uart|the_HostSystem_uart_tx|tx_shift_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|tx_shift_empty~regout\);

-- Location: LCCOMB_X33_Y26_N20
\uart|the_HostSystem_uart_regs|selected_read_data[5]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(5)))) # (!\cpu|W_alu_result\(2) & 
-- (!\uart|the_HostSystem_uart_tx|tx_shift_empty~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_tx|tx_shift_empty~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(5),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\);

-- Location: LCCOMB_X37_Y26_N4
\uart|the_HostSystem_uart_regs|selected_read_data[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~23_combout\) # ((\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|tx_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data[5]~24_combout\,
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(5),
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~23_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[5]~25_combout\);

-- Location: LCCOMB_X43_Y27_N2
\cpu|E_alu_result[15]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~37_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_logic_result[15]~32_combout\) # ((\cpu|W_alu_result[20]~15_combout\)))) # (!\cpu|W_alu_result[20]~14_combout\ & (((!\cpu|W_alu_result[20]~15_combout\ & 
-- \cpu|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_logic_result[15]~32_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|Add2~30_combout\,
	combout => \cpu|E_alu_result[15]~37_combout\);

-- Location: LCCOMB_X43_Y27_N12
\cpu|E_alu_result[15]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~38_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_alu_result[15]~37_combout\ & (\cpu|E_shift_rot_result\(15))) # (!\cpu|E_alu_result[15]~37_combout\ & ((\cpu|Add1~30_combout\))))) # (!\cpu|W_alu_result[20]~15_combout\ & 
-- (((\cpu|E_alu_result[15]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(15),
	datab => \cpu|Add1~30_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|E_alu_result[15]~37_combout\,
	combout => \cpu|E_alu_result[15]~38_combout\);

-- Location: LCCOMB_X37_Y27_N24
\cpu|E_alu_result[22]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~39_combout\ = (!\cpu|E_alu_result~34_combout\ & ((\cpu|W_alu_result[20]~15_combout\) # ((\cpu|W_alu_result[20]~14_combout\) # (\cpu|Add2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|Add2~44_combout\,
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|E_alu_result[22]~39_combout\);

-- Location: LCCOMB_X42_Y26_N22
\cpu|E_alu_result[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~40_combout\ = (\cpu|W_alu_result[20]~15_combout\ & (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_shift_rot_result\(22))))) # (!\cpu|W_alu_result[20]~15_combout\ & (((\cpu|E_logic_result[22]~25_combout\)) # 
-- (!\cpu|W_alu_result[20]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|E_logic_result[22]~25_combout\,
	datad => \cpu|E_shift_rot_result\(22),
	combout => \cpu|E_alu_result[22]~40_combout\);

-- Location: LCCOMB_X37_Y27_N6
\cpu|E_alu_result[22]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[22]~41_combout\ = (\cpu|E_alu_result[22]~39_combout\ & ((\cpu|E_alu_result[22]~40_combout\) # ((!\cpu|W_alu_result[20]~14_combout\ & \cpu|Add1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[22]~39_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|E_alu_result[22]~40_combout\,
	datad => \cpu|Add1~44_combout\,
	combout => \cpu|E_alu_result[22]~41_combout\);

-- Location: LCCOMB_X42_Y27_N20
\cpu|E_alu_result[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~44_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|W_alu_result[20]~14_combout\ & (\cpu|E_shift_rot_result\(24))) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|Add1~48_combout\))))) # (!\cpu|W_alu_result[20]~15_combout\ & 
-- (((\cpu|W_alu_result[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(24),
	datab => \cpu|W_alu_result[20]~15_combout\,
	datac => \cpu|W_alu_result[20]~14_combout\,
	datad => \cpu|Add1~48_combout\,
	combout => \cpu|E_alu_result[24]~44_combout\);

-- Location: LCCOMB_X42_Y27_N26
\cpu|E_alu_result[24]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~45_combout\ = (\cpu|E_alu_result[24]~44_combout\ & (!\cpu|E_alu_result[24]~75_combout\ & ((\cpu|E_logic_result[24]~16_combout\) # (\cpu|W_alu_result[20]~15_combout\)))) # (!\cpu|E_alu_result[24]~44_combout\ & 
-- (((!\cpu|W_alu_result[20]~15_combout\ & \cpu|E_alu_result[24]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[24]~44_combout\,
	datab => \cpu|E_logic_result[24]~16_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|E_alu_result[24]~75_combout\,
	combout => \cpu|E_alu_result[24]~45_combout\);

-- Location: LCCOMB_X40_Y26_N6
\cpu|E_alu_result[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~46_combout\ = (\cpu|W_alu_result[20]~15_combout\ & (((\cpu|E_shift_rot_result\(25))) # (!\cpu|W_alu_result[20]~14_combout\))) # (!\cpu|W_alu_result[20]~15_combout\ & (\cpu|W_alu_result[20]~14_combout\ & 
-- (\cpu|E_logic_result[25]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|E_logic_result[25]~23_combout\,
	datad => \cpu|E_shift_rot_result\(25),
	combout => \cpu|E_alu_result[25]~46_combout\);

-- Location: LCCOMB_X40_Y26_N28
\cpu|E_alu_result[25]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~47_combout\ = (\cpu|E_alu_result[25]~46_combout\ & ((\cpu|W_alu_result[20]~14_combout\) # ((\cpu|Add1~50_combout\)))) # (!\cpu|E_alu_result[25]~46_combout\ & (!\cpu|W_alu_result[20]~14_combout\ & (\cpu|Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[25]~46_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|Add2~50_combout\,
	datad => \cpu|Add1~50_combout\,
	combout => \cpu|E_alu_result[25]~47_combout\);

-- Location: LCCOMB_X41_Y27_N20
\cpu|E_alu_result[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~48_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & (\cpu|E_shift_rot_result\(26))) # (!\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_logic_result[26]~22_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|W_alu_result[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(26),
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|E_logic_result[26]~22_combout\,
	combout => \cpu|E_alu_result[26]~48_combout\);

-- Location: LCCOMB_X43_Y27_N22
\cpu|E_alu_result[26]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~49_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (\cpu|E_alu_result[26]~48_combout\)) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_alu_result[26]~48_combout\ & (\cpu|Add1~52_combout\)) # (!\cpu|E_alu_result[26]~48_combout\ & 
-- ((\cpu|Add2~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_alu_result[26]~48_combout\,
	datac => \cpu|Add1~52_combout\,
	datad => \cpu|Add2~52_combout\,
	combout => \cpu|E_alu_result[26]~49_combout\);

-- Location: LCCOMB_X41_Y27_N22
\cpu|E_alu_result[28]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~58_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & (\cpu|E_shift_rot_result\(28))) # (!\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_logic_result[28]~20_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|W_alu_result[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(28),
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|E_logic_result[28]~20_combout\,
	combout => \cpu|E_alu_result[28]~58_combout\);

-- Location: LCCOMB_X38_Y26_N28
\cpu|E_alu_result[28]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~59_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (\cpu|E_alu_result[28]~58_combout\)) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_alu_result[28]~58_combout\ & ((\cpu|Add1~56_combout\))) # (!\cpu|E_alu_result[28]~58_combout\ & 
-- (\cpu|Add2~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_alu_result[28]~58_combout\,
	datac => \cpu|Add2~56_combout\,
	datad => \cpu|Add1~56_combout\,
	combout => \cpu|E_alu_result[28]~59_combout\);

-- Location: LCCOMB_X42_Y26_N10
\cpu|E_alu_result[21]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~62_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_shift_rot_result\(21)) # ((!\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|W_alu_result[20]~15_combout\ & (((\cpu|E_logic_result[21]~26_combout\ & 
-- \cpu|W_alu_result[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(21),
	datab => \cpu|E_logic_result[21]~26_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|W_alu_result[20]~14_combout\,
	combout => \cpu|E_alu_result[21]~62_combout\);

-- Location: LCCOMB_X42_Y26_N12
\cpu|E_alu_result[20]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~64_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|W_alu_result[20]~14_combout\) # ((\cpu|Add1~40_combout\)))) # (!\cpu|W_alu_result[20]~15_combout\ & (!\cpu|W_alu_result[20]~14_combout\ & (\cpu|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|Add2~40_combout\,
	datad => \cpu|Add1~40_combout\,
	combout => \cpu|E_alu_result[20]~64_combout\);

-- Location: LCCOMB_X43_Y28_N16
\cpu|E_alu_result[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~68_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (\cpu|W_alu_result[20]~15_combout\)) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & (\cpu|Add1~36_combout\)) # (!\cpu|W_alu_result[20]~15_combout\ & 
-- ((\cpu|Add2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|W_alu_result[20]~15_combout\,
	datac => \cpu|Add1~36_combout\,
	datad => \cpu|Add2~36_combout\,
	combout => \cpu|E_alu_result[18]~68_combout\);

-- Location: LCCOMB_X34_Y25_N2
\uart|the_HostSystem_uart_tx|tx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_overrun~regout\) # ((!\uart_s1_translator|end_begintransfer~regout\ & (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ & 
-- \uart|the_HostSystem_uart_tx|tx_ready~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_overrun~regout\,
	datab => \uart_s1_translator|end_begintransfer~regout\,
	datac => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datad => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	combout => \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\);

-- Location: LCCOMB_X33_Y26_N12
\uart|the_HostSystem_uart_tx|tx_overrun~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\ & \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\,
	datad => \uart|the_HostSystem_uart_tx|tx_overrun~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_overrun~1_combout\);

-- Location: LCCOMB_X33_Y26_N22
\uart|the_HostSystem_uart_tx|tx_shift_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\ = (\uart|the_HostSystem_uart_tx|WideOr0~combout\) # (\uart|the_HostSystem_uart_tx|tx_ready~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_tx|WideOr0~combout\,
	datad => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	combout => \uart|the_HostSystem_uart_tx|tx_shift_empty~0_combout\);

-- Location: LCFF_X32_Y29_N1
\uart|the_HostSystem_uart_rx|baud_rate_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X40_Y27_N12
\cpu|E_shift_rot_result_nxt[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[28]~28_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(29))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(29),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(27),
	combout => \cpu|E_shift_rot_result_nxt[28]~28_combout\);

-- Location: LCCOMB_X32_Y29_N0
\uart|the_HostSystem_uart_rx|baud_rate_counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & ((\uart|the_HostSystem_uart_rx|Add0~14_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~0_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~14_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~0_combout\);

-- Location: LCCOMB_X34_Y27_N8
\cpu|R_src1[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[1]~42_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[1]~42_combout\);

-- Location: LCCOMB_X35_Y29_N6
\cpu|D_ctrl_force_src2_zero~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~7_combout\ = (\cpu|D_iw\(13) & ((\cpu|D_iw\(11)) # (\cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X36_Y26_N24
\cpu|av_ld_byte0_data_nxt[2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[2]~26_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(2))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[2]~18_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(2),
	datab => \cpu|av_ld_byte0_data_nxt[2]~18_combout\,
	datac => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[2]~26_combout\);

-- Location: LCCOMB_X36_Y26_N12
\cpu|av_ld_byte0_data_nxt[5]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[5]~31_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(5))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[5]~23_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[5]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|av_ld_byte1_data\(5),
	datac => \cpu|av_ld_byte0_data_nxt[5]~23_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[5]~31_combout\);

-- Location: LCCOMB_X34_Y27_N10
\cpu|R_src1[28]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[28]~49_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[28]~49_combout\);

-- Location: LCCOMB_X40_Y27_N24
\cpu|D_ctrl_rot_right~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_rot_right~2_combout\ = (!\cpu|D_iw\(15) & (\cpu|D_ctrl_shift_logical~0_combout\ & \cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_ctrl_shift_logical~0_combout\,
	datac => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_rot_right~2_combout\);

-- Location: LCCOMB_X43_Y27_N16
\cpu|E_alu_result[15]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[15]~73_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[15]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[15]~38_combout\,
	combout => \cpu|E_alu_result[15]~73_combout\);

-- Location: LCCOMB_X42_Y27_N22
\cpu|E_alu_result[24]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[24]~75_combout\ = (\cpu|R_ctrl_rdctl_inst~regout\ & (((\cpu|E_alu_result[24]~44_combout\)))) # (!\cpu|R_ctrl_rdctl_inst~regout\ & ((\cpu|E_alu_result[24]~44_combout\ & ((\cpu|R_ctrl_br_cmp~regout\))) # (!\cpu|E_alu_result[24]~44_combout\ 
-- & (\cpu|Add2~48_combout\ & !\cpu|R_ctrl_br_cmp~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~48_combout\,
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|E_alu_result[24]~44_combout\,
	datad => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result[24]~75_combout\);

-- Location: LCCOMB_X40_Y26_N20
\cpu|E_alu_result[25]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[25]~76_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (\cpu|E_alu_result[25]~47_combout\ & !\cpu|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|E_alu_result[25]~47_combout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result[25]~76_combout\);

-- Location: LCCOMB_X43_Y27_N10
\cpu|E_alu_result[26]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[26]~77_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[26]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[26]~49_combout\,
	combout => \cpu|E_alu_result[26]~77_combout\);

-- Location: LCCOMB_X38_Y26_N10
\cpu|E_alu_result[28]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[28]~82_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[28]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[28]~59_combout\,
	combout => \cpu|E_alu_result[28]~82_combout\);

-- Location: LCCOMB_X36_Y28_N20
\cpu|D_ctrl_alu_force_xor~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~10_combout\ = (!\cpu|D_iw\(2) & ((\cpu|D_iw\(5) & (!\cpu|D_iw\(4))) # (!\cpu|D_iw\(5) & ((\cpu|D_iw\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X43_Y25_N0
\uart|the_HostSystem_uart_tx|txd~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|txd~_wirecell_combout\ = !\uart|the_HostSystem_uart_tx|txd~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_tx|txd~regout\,
	combout => \uart|the_HostSystem_uart_tx|txd~_wirecell_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X27_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\);

-- Location: LCFF_X27_Y26_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X27_Y26_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCFF_X27_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7));

-- Location: LCCOMB_X25_Y26_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCCOMB_X25_Y26_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCFF_X25_Y27_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X24_Y26_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\);

-- Location: LCCOMB_X24_Y26_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout\);

-- Location: LCFF_X27_Y26_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X27_Y26_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCFF_X28_Y27_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X27_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: LCFF_X27_Y25_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCFF_X27_Y26_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X27_Y26_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X28_Y27_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCFF_X28_Y27_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X28_Y27_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X27_Y26_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X27_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X28_Y27_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCFF_X28_Y27_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X28_Y27_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X24_Y26_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X27_Y26_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X28_Y27_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X28_Y27_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X28_Y27_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X27_Y26_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCCOMB_X25_Y27_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X25_Y21_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(5));

-- Location: LCFF_X25_Y21_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4));

-- Location: LCFF_X25_Y21_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCFF_X25_Y21_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCFF_X25_Y21_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCFF_X25_Y21_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X25_Y21_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y21_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X25_Y21_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X25_Y21_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X25_Y21_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X25_Y21_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X25_Y21_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\);

-- Location: LCFF_X31_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCFF_X30_Y25_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: LCFF_X31_Y25_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12));

-- Location: LCFF_X29_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(13));

-- Location: LCCOMB_X30_Y22_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X30_Y22_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\);

-- Location: LCCOMB_X30_Y22_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\);

-- Location: LCCOMB_X30_Y22_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\);

-- Location: LCCOMB_X30_Y22_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~regout\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\);

-- Location: LCFF_X25_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCCOMB_X31_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27\);

-- Location: LCCOMB_X31_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29\);

-- Location: LCCOMB_X29_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\);

-- Location: LCCOMB_X31_Y25_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39\);

-- Location: LCCOMB_X29_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39\);

-- Location: LCCOMB_X31_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41\);

-- Location: LCCOMB_X29_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\);

-- Location: LCCOMB_X25_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: M4K_X13_Y23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode877w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode887w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode867w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode837w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode847w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode826w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus\);

-- Location: LCFF_X25_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCFF_X25_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0));

-- Location: M4K_X26_Y16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode787w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode797w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode777w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode747w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode757w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode730w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus\);

-- Location: LCFF_X24_Y17_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15));

-- Location: LCFF_X24_Y17_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14));

-- Location: LCFF_X24_Y17_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12));

-- Location: LCFF_X24_Y17_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13));

-- Location: LCFF_X24_Y17_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0));

-- Location: LCFF_X24_Y17_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1));

-- Location: LCFF_X24_Y17_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2));

-- Location: LCFF_X24_Y17_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3));

-- Location: LCFF_X24_Y17_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4));

-- Location: LCFF_X24_Y17_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5));

-- Location: LCFF_X24_Y17_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6));

-- Location: LCFF_X24_Y17_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7));

-- Location: LCFF_X24_Y17_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8));

-- Location: LCFF_X24_Y17_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9));

-- Location: LCFF_X24_Y17_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10));

-- Location: LCFF_X24_Y17_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	sdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11));

-- Location: LCCOMB_X25_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X25_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X25_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~0_combout\);

-- Location: M4K_X13_Y22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode887w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode877w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode867w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode847w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode837w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode826w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode787w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode797w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode777w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode747w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode757w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode730w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X24_Y17_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X24_Y17_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X24_Y17_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X24_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X24_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X24_Y17_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: LCCOMB_X24_Y17_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: LCCOMB_X24_Y17_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: LCCOMB_X24_Y17_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: LCCOMB_X24_Y17_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\);

-- Location: LCCOMB_X24_Y17_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\);

-- Location: LCCOMB_X24_Y17_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT\);

-- Location: LCCOMB_X24_Y17_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT\);

-- Location: LCCOMB_X24_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT\);

-- Location: LCCOMB_X24_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout\);

-- Location: M4K_X26_Y18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode787w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode797w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode777w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode747w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode757w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode730w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode877w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode887w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode867w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode837w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode847w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 3,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 3,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3),
	clk0 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	clk1 => \clk_clk~clkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode826w\(3),
	ena1 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3),
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAIN_bus\,
	portbdatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTBDATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus\);

-- Location: LCFF_X28_Y23_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCFF_X27_Y22_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCFF_X25_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X27_Y22_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\);

-- Location: LCCOMB_X27_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\);

-- Location: LCFF_X27_Y22_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\);

-- Location: LCFF_X32_Y20_N9
\auto_signaltap_0|acq_data_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LCFF_X33_Y29_N3
\auto_signaltap_0|acq_data_in_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \serial_rxd~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: LCFF_X43_Y25_N3
\auto_signaltap_0|acq_data_in_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: LCFF_X32_Y25_N1
\auto_signaltap_0|acq_trigger_in_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \reset_reset_n~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: LCFF_X33_Y25_N3
\auto_signaltap_0|acq_trigger_in_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \serial_rxd~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: LCFF_X33_Y25_N21
\auto_signaltap_0|acq_trigger_in_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_tx|txd~_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: LCFF_X27_Y24_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout\);

-- Location: LCFF_X28_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCFF_X29_Y23_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X27_Y22_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X25_Y21_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X25_Y21_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\);

-- Location: LCCOMB_X25_Y21_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X28_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: LCFF_X27_Y22_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LCFF_X28_Y22_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\);

-- Location: LCCOMB_X27_Y22_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: LCFF_X25_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X25_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: LCFF_X25_Y24_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LCFF_X25_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCFF_X25_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LCCOMB_X25_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\);

-- Location: LCFF_X25_Y24_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X27_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X25_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X27_Y22_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: LCCOMB_X28_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: LCFF_X27_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\);

-- Location: LCCOMB_X27_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LCFF_X28_Y23_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCFF_X29_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LCCOMB_X28_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: LCFF_X28_Y21_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\);

-- Location: LCFF_X28_Y21_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\);

-- Location: LCFF_X25_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X29_Y23_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: LCCOMB_X25_Y21_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\);

-- Location: LCCOMB_X25_Y21_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[5]~0_combout\);

-- Location: LCFF_X27_Y22_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LCFF_X29_Y22_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X27_Y22_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X30_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LCFF_X29_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: LCFF_X29_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13));

-- Location: LCCOMB_X29_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\);

-- Location: LCFF_X28_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14));

-- Location: LCCOMB_X29_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\);

-- Location: LCFF_X28_Y22_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\);

-- Location: LCCOMB_X28_Y22_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X28_Y22_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: LCCOMB_X25_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X25_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~4_combout\);

-- Location: LCCOMB_X25_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X25_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5_combout\);

-- Location: LCCOMB_X25_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X25_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\);

-- Location: LCFF_X25_Y24_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X25_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: LCFF_X33_Y25_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\);

-- Location: LCFF_X33_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\);

-- Location: LCFF_X32_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\);

-- Location: LCCOMB_X31_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LCCOMB_X27_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LCFF_X30_Y22_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\);

-- Location: LCFF_X30_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\);

-- Location: LCFF_X31_Y22_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\);

-- Location: LCFF_X30_Y22_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\);

-- Location: LCCOMB_X31_Y22_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCFF_X28_Y22_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\);

-- Location: LCFF_X30_Y22_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~regout\);

-- Location: LCFF_X28_Y23_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LCFF_X29_Y23_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LCCOMB_X28_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: LCFF_X28_Y21_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\);

-- Location: LCFF_X28_Y21_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\);

-- Location: LCCOMB_X29_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: LCFF_X28_Y22_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout\);

-- Location: LCFF_X28_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCFF_X28_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\);

-- Location: LCCOMB_X28_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: LCCOMB_X28_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: LCFF_X27_Y22_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LCFF_X29_Y22_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X27_Y22_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X28_Y22_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCCOMB_X29_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout\);

-- Location: LCCOMB_X29_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout\);

-- Location: LCCOMB_X28_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout\);

-- Location: LCCOMB_X28_Y22_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: LCCOMB_X25_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LCFF_X25_Y24_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X25_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LCFF_X27_Y21_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCFF_X33_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\);

-- Location: LCFF_X33_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\);

-- Location: LCFF_X32_Y25_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\);

-- Location: LCCOMB_X29_Y22_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: LCCOMB_X29_Y22_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: LCCOMB_X31_Y22_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\);

-- Location: LCCOMB_X29_Y22_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\);

-- Location: LCCOMB_X28_Y22_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\);

-- Location: LCCOMB_X29_Y22_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\);

-- Location: LCFF_X28_Y23_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LCFF_X29_Y23_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LCCOMB_X28_Y23_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: LCFF_X30_Y20_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\);

-- Location: LCFF_X30_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\);

-- Location: LCCOMB_X29_Y23_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: LCFF_X30_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: LCCOMB_X28_Y22_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~1_combout\);

-- Location: LCCOMB_X27_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\);

-- Location: LCCOMB_X25_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout\);

-- Location: LCCOMB_X25_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: LCCOMB_X25_Y21_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout\);

-- Location: LCFF_X27_Y22_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LCFF_X29_Y22_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X27_Y22_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X25_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X25_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: LCFF_X27_Y21_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X27_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\);

-- Location: LCCOMB_X27_Y21_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: LCFF_X28_Y23_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LCFF_X29_Y23_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LCCOMB_X28_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: LCFF_X30_Y23_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\);

-- Location: LCFF_X30_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\);

-- Location: LCCOMB_X29_Y23_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: LCFF_X30_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: LCFF_X30_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\);

-- Location: LCFF_X32_Y22_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LCFF_X29_Y22_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X27_Y22_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: LCFF_X27_Y21_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X27_Y21_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: LCFF_X28_Y23_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCFF_X29_Y23_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X28_Y23_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: LCFF_X30_Y23_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\);

-- Location: LCFF_X30_Y23_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\);

-- Location: LCCOMB_X29_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: LCFF_X30_Y21_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCFF_X29_Y22_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\);

-- Location: LCFF_X32_Y22_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LCFF_X29_Y22_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X32_Y22_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: LCFF_X27_Y21_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X27_Y21_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: LCFF_X28_Y23_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCFF_X29_Y23_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LCCOMB_X28_Y23_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: LCFF_X30_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\);

-- Location: LCFF_X30_Y23_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\);

-- Location: LCCOMB_X29_Y23_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: LCFF_X32_Y21_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LCFF_X30_Y21_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\);

-- Location: LCFF_X32_Y22_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LCFF_X29_Y22_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X32_Y22_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: LCFF_X27_Y21_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X27_Y21_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: LCFF_X28_Y23_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: LCFF_X29_Y23_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X28_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: LCFF_X30_Y23_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\);

-- Location: LCFF_X30_Y23_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\);

-- Location: LCCOMB_X29_Y23_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: LCFF_X30_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LCFF_X29_Y22_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\);

-- Location: LCFF_X32_Y22_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LCFF_X32_Y22_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X32_Y22_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: LCFF_X27_Y21_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X27_Y21_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: LCFF_X28_Y23_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: LCFF_X29_Y23_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X28_Y23_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: LCFF_X30_Y23_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\);

-- Location: LCFF_X30_Y23_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\);

-- Location: LCCOMB_X29_Y23_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: LCFF_X30_Y21_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LCFF_X29_Y22_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\);

-- Location: LCFF_X32_Y22_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCFF_X32_Y22_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: LCCOMB_X32_Y22_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: LCFF_X27_Y21_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X27_Y21_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: LCFF_X29_Y21_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: LCFF_X29_Y23_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X28_Y23_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: LCFF_X30_Y23_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\);

-- Location: LCFF_X30_Y23_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\);

-- Location: LCCOMB_X29_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: LCFF_X31_Y23_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LCFF_X30_Y21_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\);

-- Location: LCFF_X32_Y22_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCFF_X29_Y22_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: LCCOMB_X32_Y22_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: LCFF_X27_Y21_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X27_Y21_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: LCFF_X29_Y21_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: LCFF_X29_Y21_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X29_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: LCFF_X30_Y23_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\);

-- Location: LCFF_X30_Y23_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\);

-- Location: LCCOMB_X29_Y23_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: LCFF_X31_Y23_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: LCFF_X31_Y22_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\);

-- Location: LCFF_X32_Y22_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCFF_X32_Y22_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: LCCOMB_X32_Y22_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: LCFF_X27_Y21_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X27_Y21_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: LCFF_X29_Y21_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: LCFF_X29_Y21_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X29_Y21_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: LCFF_X28_Y21_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\);

-- Location: LCFF_X28_Y21_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\);

-- Location: LCCOMB_X29_Y21_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: LCFF_X30_Y21_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: LCFF_X31_Y22_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\);

-- Location: LCFF_X32_Y22_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCFF_X32_Y22_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: LCCOMB_X32_Y22_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: LCFF_X27_Y21_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X27_Y21_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: LCFF_X29_Y21_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: LCFF_X29_Y21_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X29_Y21_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: LCFF_X30_Y23_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\);

-- Location: LCFF_X30_Y23_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\);

-- Location: LCCOMB_X29_Y21_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: LCFF_X31_Y23_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: LCFF_X30_Y21_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\);

-- Location: LCFF_X32_Y22_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCFF_X32_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11));

-- Location: LCCOMB_X32_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: LCFF_X27_Y21_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X27_Y21_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: LCFF_X29_Y21_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: LCFF_X29_Y21_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X29_Y21_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: LCFF_X30_Y20_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\);

-- Location: LCFF_X30_Y20_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\);

-- Location: LCCOMB_X29_Y21_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: LCFF_X31_Y21_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: LCFF_X31_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\);

-- Location: LCFF_X32_Y22_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCFF_X32_Y22_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(12));

-- Location: LCCOMB_X32_Y22_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: LCFF_X27_Y21_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X27_Y21_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: LCFF_X29_Y21_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: LCFF_X29_Y21_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X29_Y21_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: LCFF_X28_Y21_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\);

-- Location: LCFF_X28_Y21_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\);

-- Location: LCCOMB_X29_Y21_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: LCFF_X31_Y21_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11));

-- Location: LCFF_X31_Y22_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\);

-- Location: LCFF_X31_Y21_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: LCFF_X29_Y22_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(13));

-- Location: LCCOMB_X32_Y22_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: LCFF_X27_Y21_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X27_Y21_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: LCFF_X29_Y21_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: LCFF_X29_Y21_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LCCOMB_X29_Y21_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout\);

-- Location: LCFF_X30_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(13),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\);

-- Location: LCFF_X30_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(13),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\);

-- Location: LCCOMB_X29_Y21_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: LCFF_X30_Y21_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(12));

-- Location: LCFF_X31_Y22_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\);

-- Location: LCFF_X31_Y21_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LCFF_X29_Y22_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(14));

-- Location: LCCOMB_X31_Y21_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout\);

-- Location: LCFF_X27_Y21_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X27_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: LCFF_X29_Y21_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: LCFF_X29_Y21_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LCCOMB_X29_Y21_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout\);

-- Location: LCFF_X28_Y21_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(14),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\);

-- Location: LCFF_X28_Y21_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(14),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\);

-- Location: LCCOMB_X29_Y21_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout\);

-- Location: LCFF_X30_Y24_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(13));

-- Location: LCFF_X30_Y21_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\);

-- Location: LCFF_X31_Y21_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: LCFF_X29_Y22_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(15));

-- Location: LCCOMB_X31_Y21_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout\);

-- Location: LCCOMB_X27_Y21_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LCFF_X28_Y23_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: LCFF_X27_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LCCOMB_X29_Y21_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout\);

-- Location: LCFF_X28_Y21_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\);

-- Location: LCFF_X28_Y21_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\);

-- Location: LCCOMB_X29_Y21_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout\);

-- Location: LCFF_X30_Y24_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(14));

-- Location: LCFF_X29_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~regout\);

-- Location: LCFF_X31_Y21_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: LCCOMB_X31_Y21_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout\);

-- Location: LCFF_X28_Y23_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: LCFF_X27_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LCCOMB_X28_Y23_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout\);

-- Location: LCFF_X27_Y20_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\);

-- Location: LCFF_X28_Y21_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\);

-- Location: LCCOMB_X27_Y20_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout\);

-- Location: LCFF_X30_Y21_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(15));

-- Location: LCFF_X29_Y22_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~regout\);

-- Location: LCFF_X31_Y21_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: LCCOMB_X31_Y21_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout\);

-- Location: LCFF_X28_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: LCFF_X27_Y20_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: LCCOMB_X28_Y23_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout\);

-- Location: LCFF_X27_Y20_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\);

-- Location: LCFF_X28_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\);

-- Location: LCCOMB_X27_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout\);

-- Location: LCFF_X24_Y22_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LCFF_X30_Y21_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~regout\);

-- Location: LCFF_X31_Y21_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: LCCOMB_X31_Y21_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout\);

-- Location: LCFF_X28_Y23_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: LCFF_X27_Y20_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LCCOMB_X28_Y23_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout\);

-- Location: LCFF_X27_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout\);

-- Location: LCFF_X28_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout\);

-- Location: LCCOMB_X27_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout\);

-- Location: LCFF_X28_Y20_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LCFF_X31_Y21_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: LCCOMB_X31_Y21_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout\);

-- Location: LCFF_X28_Y23_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: LCFF_X27_Y20_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: LCCOMB_X28_Y23_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout\);

-- Location: LCFF_X27_Y20_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout\);

-- Location: LCFF_X28_Y20_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout\);

-- Location: LCCOMB_X27_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout\);

-- Location: LCFF_X28_Y20_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: LCFF_X31_Y21_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: LCCOMB_X31_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout\);

-- Location: LCFF_X28_Y23_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23));

-- Location: LCFF_X27_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: LCCOMB_X28_Y23_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(23),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout\);

-- Location: LCFF_X27_Y20_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout\);

-- Location: LCFF_X28_Y21_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout\);

-- Location: LCCOMB_X27_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout\);

-- Location: LCFF_X24_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: LCFF_X31_Y21_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23));

-- Location: LCCOMB_X31_Y21_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout\);

-- Location: LCFF_X29_Y20_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24));

-- Location: LCFF_X27_Y20_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23));

-- Location: LCCOMB_X28_Y23_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout\);

-- Location: LCFF_X27_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout\);

-- Location: LCFF_X28_Y20_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout\);

-- Location: LCCOMB_X27_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout\);

-- Location: LCFF_X24_Y22_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: LCFF_X31_Y21_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24));

-- Location: LCCOMB_X31_Y21_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout\);

-- Location: LCFF_X29_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(25));

-- Location: LCFF_X29_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24));

-- Location: LCCOMB_X29_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(24),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout\);

-- Location: LCFF_X27_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~regout\);

-- Location: LCFF_X28_Y20_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~regout\);

-- Location: LCCOMB_X27_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout\);

-- Location: LCFF_X24_Y22_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: LCFF_X31_Y21_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(25));

-- Location: LCCOMB_X31_Y21_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout\);

-- Location: LCFF_X29_Y20_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(26));

-- Location: LCFF_X29_Y20_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(25));

-- Location: LCCOMB_X29_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout\);

-- Location: LCFF_X28_Y21_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~regout\);

-- Location: LCFF_X28_Y21_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~regout\);

-- Location: LCCOMB_X29_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout\);

-- Location: LCFF_X31_Y23_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: LCFF_X31_Y21_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(26));

-- Location: LCCOMB_X31_Y21_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout\);

-- Location: LCFF_X29_Y20_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(27));

-- Location: LCFF_X29_Y23_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(26));

-- Location: LCCOMB_X29_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout\);

-- Location: LCFF_X27_Y20_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~regout\);

-- Location: LCFF_X28_Y20_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~regout\);

-- Location: LCCOMB_X29_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout\);

-- Location: LCFF_X31_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: LCFF_X31_Y21_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(27));

-- Location: LCCOMB_X31_Y21_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout\);

-- Location: LCFF_X29_Y20_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(28));

-- Location: LCFF_X29_Y23_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(27));

-- Location: LCCOMB_X29_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout\);

-- Location: LCFF_X29_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~regout\);

-- Location: LCFF_X28_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~regout\);

-- Location: LCCOMB_X29_Y23_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout\);

-- Location: LCFF_X24_Y22_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: LCFF_X31_Y21_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(28));

-- Location: LCCOMB_X31_Y21_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout\);

-- Location: LCFF_X29_Y20_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(29));

-- Location: LCFF_X29_Y23_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(28));

-- Location: LCCOMB_X29_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(28),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout\);

-- Location: LCFF_X29_Y23_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~regout\);

-- Location: LCFF_X25_Y23_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~regout\);

-- Location: LCCOMB_X29_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout\);

-- Location: LCFF_X31_Y23_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: LCFF_X27_Y22_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(29));

-- Location: LCCOMB_X31_Y21_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout\);

-- Location: LCFF_X29_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(30));

-- Location: LCFF_X29_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(29));

-- Location: LCCOMB_X29_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(30),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout\);

-- Location: LCFF_X29_Y23_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~regout\);

-- Location: LCFF_X28_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~regout\);

-- Location: LCCOMB_X29_Y23_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout\);

-- Location: LCFF_X31_Y23_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: LCFF_X27_Y22_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(30));

-- Location: LCCOMB_X27_Y22_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(30),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout\);

-- Location: LCFF_X29_Y20_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(31));

-- Location: LCFF_X29_Y20_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(30));

-- Location: LCCOMB_X29_Y20_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout\);

-- Location: LCFF_X30_Y20_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~regout\);

-- Location: LCFF_X30_Y20_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~regout\);

-- Location: LCCOMB_X29_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout\);

-- Location: LCFF_X31_Y23_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(11));

-- Location: LCFF_X27_Y22_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(31));

-- Location: LCCOMB_X27_Y22_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout\);

-- Location: LCFF_X25_Y21_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(32));

-- Location: LCFF_X29_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(31));

-- Location: LCCOMB_X29_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout\);

-- Location: LCFF_X30_Y20_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~regout\);

-- Location: LCFF_X28_Y20_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~regout\);

-- Location: LCCOMB_X29_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout\);

-- Location: LCFF_X31_Y20_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12));

-- Location: LCFF_X27_Y22_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(32));

-- Location: LCCOMB_X27_Y22_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(32),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout\);

-- Location: LCFF_X29_Y20_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(32));

-- Location: LCCOMB_X25_Y21_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout\);

-- Location: LCFF_X30_Y20_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~regout\);

-- Location: LCFF_X28_Y20_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~regout\);

-- Location: LCCOMB_X29_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout\);

-- Location: LCFF_X31_Y20_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13));

-- Location: LCFF_X24_Y16_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X27_Y22_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout\);

-- Location: LCFF_X30_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~regout\);

-- Location: LCFF_X30_Y20_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~regout\);

-- Location: LCCOMB_X29_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout\);

-- Location: LCFF_X31_Y20_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14));

-- Location: LCFF_X24_Y16_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(3));

-- Location: LCFF_X24_Y16_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2));

-- Location: LCFF_X24_Y16_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0));

-- Location: LCFF_X24_Y16_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1));

-- Location: LCCOMB_X24_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45~portadataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: LCCOMB_X24_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X24_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X24_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27~portadataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X24_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: LCCOMB_X24_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: LCCOMB_X25_Y17_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: LCCOMB_X25_Y17_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: LCCOMB_X25_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~0_combout\);

-- Location: LCCOMB_X25_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~1_combout\);

-- Location: LCCOMB_X25_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~2_combout\);

-- Location: LCCOMB_X25_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~3_combout\);

-- Location: LCCOMB_X25_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: LCFF_X25_Y18_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X24_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: LCFF_X31_Y20_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15));

-- Location: LCCOMB_X31_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0_combout\);

-- Location: LCCOMB_X31_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode897w\(3));

-- Location: LCCOMB_X24_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0_combout\);

-- Location: LCCOMB_X23_Y16_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w\(3));

-- Location: LCFF_X32_Y20_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout\);

-- Location: LCCOMB_X31_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0_combout\);

-- Location: LCCOMB_X31_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode877w\(3));

-- Location: LCCOMB_X23_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode877w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode877w\(3));

-- Location: LCCOMB_X31_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w\(3));

-- Location: LCCOMB_X23_Y16_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode887w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode887w\(3));

-- Location: LCCOMB_X31_Y20_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode867w\(3));

-- Location: LCCOMB_X23_Y16_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode867w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode897w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode867w\(3));

-- Location: LCCOMB_X31_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode857w\(3));

-- Location: LCCOMB_X24_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0_combout\);

-- Location: LCCOMB_X23_Y16_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w\(3));

-- Location: LCCOMB_X31_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0_combout\);

-- Location: LCCOMB_X30_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode837w\(3));

-- Location: LCCOMB_X23_Y16_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode837w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode837w\(3));

-- Location: LCCOMB_X31_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode847w\(3));

-- Location: LCCOMB_X23_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode847w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode847w\(3));

-- Location: LCCOMB_X30_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode826w\(3));

-- Location: LCCOMB_X23_Y16_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode826w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode857w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode826w\(3));

-- Location: LCCOMB_X25_Y17_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1]~0_combout\);

-- Location: LCCOMB_X31_Y20_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode787w\(3));

-- Location: LCCOMB_X24_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0_combout\);

-- Location: LCCOMB_X23_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode787w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode787w\(3));

-- Location: LCCOMB_X31_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode797w\(3));

-- Location: LCCOMB_X23_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode797w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode797w\(3));

-- Location: LCCOMB_X31_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w[3]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode777w\(3));

-- Location: LCCOMB_X23_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode777w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode777w\(3));

-- Location: LCCOMB_X31_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode887w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode807w\(3));

-- Location: LCCOMB_X23_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode807w\(3));

-- Location: LCCOMB_X30_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode747w\(3));

-- Location: LCCOMB_X24_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0_combout\);

-- Location: LCCOMB_X23_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode747w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode747w\(3));

-- Location: LCCOMB_X31_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w\(3));

-- Location: LCCOMB_X23_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode757w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode757w\(3));

-- Location: LCCOMB_X30_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode730w\(3));

-- Location: LCCOMB_X23_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode730w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode730w\(3));

-- Location: LCCOMB_X31_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode757w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode4|w_anode767w\(3));

-- Location: LCCOMB_X23_Y16_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w[3]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|decode_a|w_anode767w\(3));

-- Location: LCCOMB_X25_Y18_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: LCCOMB_X25_Y18_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: LCCOMB_X25_Y18_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: LCCOMB_X25_Y18_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: LCCOMB_X25_Y18_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\);

-- Location: LCCOMB_X25_Y18_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\);

-- Location: LCCOMB_X25_Y18_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\);

-- Location: LCCOMB_X25_Y16_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~4_combout\);

-- Location: LCCOMB_X25_Y16_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~5_combout\);

-- Location: LCCOMB_X25_Y16_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~6_combout\);

-- Location: LCCOMB_X25_Y16_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~7_combout\);

-- Location: LCCOMB_X25_Y16_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\);

-- Location: LCFF_X25_Y18_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X25_Y18_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\);

-- Location: LCCOMB_X27_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X25_Y17_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: LCFF_X32_Y20_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\);

-- Location: LCFF_X33_Y29_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout\);

-- Location: LCCOMB_X25_Y18_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~8_combout\);

-- Location: LCCOMB_X25_Y18_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~8_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~9_combout\);

-- Location: LCCOMB_X25_Y18_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~10_combout\);

-- Location: LCCOMB_X25_Y18_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11~portadataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~11_combout\);

-- Location: LCCOMB_X25_Y18_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~11_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|mux5|_~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\);

-- Location: LCCOMB_X25_Y16_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\);

-- Location: LCCOMB_X25_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\);

-- Location: LCCOMB_X25_Y16_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\);

-- Location: LCCOMB_X24_Y16_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29~portadataout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35~portadataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\);

-- Location: LCCOMB_X25_Y16_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\);

-- Location: LCCOMB_X25_Y16_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\);

-- Location: LCCOMB_X25_Y18_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|address_reg_a\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\);

-- Location: LCFF_X32_Y20_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\);

-- Location: LCFF_X33_Y29_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\);

-- Location: LCFF_X43_Y25_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout\);

-- Location: LCFF_X32_Y20_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|acq_data_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\);

-- Location: LCFF_X33_Y29_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\);

-- Location: LCFF_X43_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\);

-- Location: LCFF_X33_Y29_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\);

-- Location: LCFF_X43_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout\);

-- Location: LCFF_X43_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\);

-- Location: LCCOMB_X27_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~13_combout\);

-- Location: LCCOMB_X27_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout\);

-- Location: LCCOMB_X25_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout\);

-- Location: LCCOMB_X25_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X25_Y17_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~2_combout\);

-- Location: LCCOMB_X32_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X32_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout\,
	datab => \auto_signaltap_0|acq_trigger_in_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X33_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X33_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X33_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datac => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X33_Y25_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|acq_trigger_in_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y21_N22
\auto_signaltap_0|~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset_reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset_reset_n,
	combout => \reset_reset_n~combout\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X43_Y25_N2
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = \uart|the_HostSystem_uart_tx|txd~_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_tx|txd~_wirecell_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y29_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: LCCOMB_X43_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_data_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X33_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11]~feeder_combout\);

-- Location: LCCOMB_X30_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: LCCOMB_X30_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\);

-- Location: LCCOMB_X32_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: LCCOMB_X27_Y20_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_combout\);

-- Location: LCCOMB_X29_Y23_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder_combout\);

-- Location: LCCOMB_X29_Y23_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: LCCOMB_X33_Y29_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X33_Y29_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: LCCOMB_X43_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\);

-- Location: LCCOMB_X33_Y29_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: LCCOMB_X43_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N8
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = \reset_reset_n~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reset_reset_n~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_clk,
	combout => \clk_clk~combout\);

-- Location: CLKCTRL_G2
\clk_clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~clkctrl_outclk\);

-- Location: LCCOMB_X34_Y25_N28
\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCCOMB_X34_Y30_N12
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: CLKDELAYCTRL_G6
\reset_reset_n~clk_delay_ctrl\ : cycloneii_clk_delay_ctrl
-- pragma translate_off
GENERIC MAP (
	delay_chain_mode => "none",
	use_new_style_dq_detection => "false")
-- pragma translate_on
PORT MAP (
	clk => \reset_reset_n~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	clkout => \reset_reset_n~clk_delay_ctrl_clkout\);

-- Location: CLKCTRL_G6
\reset_reset_n~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_reset_n~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_reset_n~clkctrl_outclk\);

-- Location: LCFF_X34_Y30_N13
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X34_Y30_N2
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X34_Y30_N3
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \ALT_INV_reset_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCFF_X34_Y30_N17
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	aclr => \ALT_INV_reset_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G8
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X34_Y25_N29
\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\);

-- Location: LCCOMB_X37_Y25_N28
\cmd_xbar_demux|src1_valid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|src1_valid~4_combout\ = (!\addr_router|Equal1~2_combout\ & ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # ((\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & !\cpu_data_master_translator|write_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \addr_router|Equal1~2_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \cmd_xbar_demux|src1_valid~4_combout\);

-- Location: LCCOMB_X37_Y25_N30
\cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\cmd_xbar_demux|src1_valid~4_combout\) # ((!\cpu|i_read~regout\ & !\cpu_instruction_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_read~regout\,
	datab => \cmd_xbar_demux|src1_valid~4_combout\,
	datad => \cpu_instruction_master_translator|read_accepted~regout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: LCCOMB_X37_Y25_N20
\cmd_xbar_mux_001|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_valid~0_combout\ = (!\cpu|i_read~regout\ & (\cmd_xbar_mux_001|saved_grant\(1) & !\cpu_instruction_master_translator|read_accepted~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_read~regout\,
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu_instruction_master_translator|read_accepted~regout\,
	combout => \cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X37_Y25_N14
\cmd_xbar_mux_001|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~1_combout\ = (!\cmd_xbar_mux_001|src_valid~0_combout\ & ((!\cmd_xbar_mux_001|saved_grant\(0)) # (!\cmd_xbar_demux|src1_valid~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_demux|src1_valid~4_combout\,
	datac => \cmd_xbar_mux_001|src_valid~0_combout\,
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X38_Y25_N6
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\memory_s1_translator|read_latency_shift_reg~0_combout\) # ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\memory_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|read_latency_shift_reg\(0),
	datab => \memory_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCFF_X38_Y25_N7
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X38_Y25_N8
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (!\memory_s1_translator|read_latency_shift_reg\(0) & \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X38_Y25_N24
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\memory_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|read_latency_shift_reg\(0),
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X38_Y25_N25
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X37_Y25_N2
\cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~0_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\cmd_xbar_mux_001|saved_grant\(1)) 
-- # (\cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X37_Y25_N8
\cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = (\cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ & ((\cmd_xbar_mux_001|update_grant~1_combout\ & (!\cmd_xbar_mux_001|packet_in_progress~regout\)) # (!\cmd_xbar_mux_001|update_grant~1_combout\ & 
-- ((\cmd_xbar_mux_001|update_grant~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datab => \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	datac => \cmd_xbar_mux_001|update_grant~1_combout\,
	datad => \cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X37_Y25_N11
\cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X37_Y25_N10
\cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\cmd_xbar_demux|src1_valid~4_combout\ & (((!\cpu_instruction_master_translator|uav_read~0_combout\ & \cmd_xbar_mux_001|arb|top_priority_reg\(1))) # (!\cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \cpu_instruction_master_translator|uav_read~0_combout\,
	datac => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \cmd_xbar_demux|src1_valid~4_combout\,
	combout => \cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X35_Y25_N24
\cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\cmd_xbar_mux_001|update_grant~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_001|update_grant~2_combout\,
	combout => \cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCFF_X35_Y25_N25
\cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X37_Y25_N24
\cmd_xbar_mux_001|update_grant~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|update_grant~2_combout\ = (\cmd_xbar_mux_001|update_grant~1_combout\ & (!\cmd_xbar_mux_001|packet_in_progress~regout\)) # (!\cmd_xbar_mux_001|update_grant~1_combout\ & ((\cmd_xbar_mux_001|update_grant~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|packet_in_progress~regout\,
	datac => \cmd_xbar_mux_001|update_grant~1_combout\,
	datad => \cmd_xbar_mux_001|update_grant~0_combout\,
	combout => \cmd_xbar_mux_001|update_grant~2_combout\);

-- Location: LCFF_X37_Y25_N1
\cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cmd_xbar_mux_001|update_grant~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X37_Y25_N26
\memory_s1_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (!\cmd_xbar_mux_001|src_valid~0_combout\ & (((\addr_router|Equal1~2_combout\) # (!\cmd_xbar_mux_001|saved_grant\(0))) # 
-- (!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \addr_router|Equal1~2_combout\,
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X38_Y25_N20
\memory_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator|read_latency_shift_reg~0_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\ & (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X38_Y25_N21
\memory_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator|read_latency_shift_reg\(0));

-- Location: LCFF_X38_Y25_N19
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~regout\);

-- Location: LCCOMB_X38_Y25_N18
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~regout\))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X38_Y25_N12
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\memory_s1_translator|read_latency_shift_reg\(0)) # (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: LCFF_X38_Y25_N27
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\);

-- Location: LCCOMB_X38_Y25_N0
\cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\ & (\memory_s1_translator|read_latency_shift_reg\(0) & 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X38_Y25_N2
\cpu_instruction_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator|read_accepted~0_combout\ = (!\cpu|i_read~regout\ & (\cmd_xbar_mux_001|saved_grant\(1) & (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_read~regout\,
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X38_Y25_N4
\cpu_instruction_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator|read_accepted~1_combout\ = (!\cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & ((\cpu_instruction_master_translator|read_accepted~regout\) # 
-- (\cpu_instruction_master_translator|read_accepted~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \cpu_instruction_master_translator|read_accepted~regout\,
	datad => \cpu_instruction_master_translator|read_accepted~0_combout\,
	combout => \cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X38_Y25_N5
\cpu_instruction_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_instruction_master_translator|read_accepted~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_instruction_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X37_Y25_N4
\cpu_instruction_master_translator|uav_read~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_instruction_master_translator|uav_read~0_combout\ = (!\cpu|i_read~regout\ & !\cpu_instruction_master_translator|read_accepted~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_read~regout\,
	datad => \cpu_instruction_master_translator|read_accepted~regout\,
	combout => \cpu_instruction_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X37_Y25_N6
\cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = !\cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: LCFF_X37_Y25_N7
\cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X37_Y25_N16
\cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\cpu_instruction_master_translator|uav_read~0_combout\ & ((\cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\cmd_xbar_demux|src1_valid~4_combout\ & !\cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datab => \cmd_xbar_demux|src1_valid~4_combout\,
	datac => \cpu_instruction_master_translator|uav_read~0_combout\,
	datad => \cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: LCFF_X37_Y25_N17
\cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cmd_xbar_mux_001|update_grant~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X32_Y28_N2
\cmd_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~8_combout\ = (\cpu|d_writedata\(9) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(9),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X37_Y30_N0
\cpu|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[0]~0_combout\ = \cpu|F_pc\(0) $ (VCC)
-- \cpu|F_pc_plus_one[0]~1\ = CARRY(\cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(0),
	datad => VCC,
	combout => \cpu|F_pc_plus_one[0]~0_combout\,
	cout => \cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X37_Y30_N2
\cpu|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[1]~2_combout\ = (\cpu|F_pc\(1) & (!\cpu|F_pc_plus_one[0]~1\)) # (!\cpu|F_pc\(1) & ((\cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \cpu|F_pc_plus_one[1]~3\ = CARRY((!\cpu|F_pc_plus_one[0]~1\) # (!\cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(1),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[0]~1\,
	combout => \cpu|F_pc_plus_one[1]~2_combout\,
	cout => \cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X37_Y30_N4
\cpu|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[2]~4_combout\ = (\cpu|F_pc\(2) & (\cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\cpu|F_pc\(2) & (!\cpu|F_pc_plus_one[1]~3\ & VCC))
-- \cpu|F_pc_plus_one[2]~5\ = CARRY((\cpu|F_pc\(2) & !\cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(2),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[1]~3\,
	combout => \cpu|F_pc_plus_one[2]~4_combout\,
	cout => \cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X37_Y30_N6
\cpu|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[3]~6_combout\ = (\cpu|F_pc\(3) & (!\cpu|F_pc_plus_one[2]~5\)) # (!\cpu|F_pc\(3) & ((\cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \cpu|F_pc_plus_one[3]~7\ = CARRY((!\cpu|F_pc_plus_one[2]~5\) # (!\cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(3),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[2]~5\,
	combout => \cpu|F_pc_plus_one[3]~6_combout\,
	cout => \cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X36_Y28_N14
\cpu|D_ctrl_ld~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_ld~4_combout\ = (\cpu|D_iw\(0) & (\cpu|D_iw\(1) & ((\cpu|D_iw\(2)) # (!\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_ld~4_combout\);

-- Location: LCFF_X36_Y28_N15
\cpu|R_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_ld~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_ld~regout\);

-- Location: LCCOMB_X31_Y28_N26
\cmd_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~14_combout\ = (\cpu|d_writedata\(12) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(12),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X34_Y25_N14
\uart_s1_translator|wait_latency_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|wait_latency_counter~3_combout\ = (\uart_s1_translator|wait_latency_counter~2_combout\ & !\uart_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|wait_latency_counter~2_combout\,
	datac => \uart_s1_translator|wait_latency_counter\(0),
	combout => \uart_s1_translator|wait_latency_counter~3_combout\);

-- Location: LCFF_X34_Y25_N15
\uart_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|wait_latency_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X34_Y25_N8
\uart_s1_translator|uav_waitrequest~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|uav_waitrequest~0_combout\ = (\uart_s1_translator|wait_latency_counter\(1)) # ((!\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\) # (!\uart_s1_translator|wait_latency_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|wait_latency_counter\(1),
	datac => \uart_s1_translator|wait_latency_counter\(0),
	datad => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \uart_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X34_Y25_N18
\uart_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|read_latency_shift_reg~0_combout\ = (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\uart_s1_translator|uav_waitrequest~0_combout\ & (\addr_router|Equal1~2_combout\ & 
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \addr_router|Equal1~2_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \uart_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X34_Y25_N19
\uart_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|read_latency_shift_reg~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X40_Y30_N8
\cpu|W_alu_result[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[4]~0_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[4]~2_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[4]~2_combout\,
	datab => \cpu|F_pc[2]~2_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[4]~0_combout\);

-- Location: LCCOMB_X37_Y29_N26
\cpu|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~8_combout\ = (!\cpu|D_iw\(2) & \cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(5),
	combout => \cpu|Equal2~8_combout\);

-- Location: LCCOMB_X37_Y29_N16
\cpu|D_ctrl_shift_logical~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_logical~0_combout\ = (\cpu|Equal2~3_combout\ & (\cpu|Equal2~8_combout\ & (!\cpu|D_iw\(13) & \cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|Equal2~8_combout\,
	datac => \cpu|D_iw\(13),
	datad => \cpu|D_iw\(12),
	combout => \cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X38_Y28_N4
\cpu|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_rot_right~0_combout\ = (\cpu|D_iw\(14) & \cpu|D_ctrl_shift_logical~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datad => \cpu|D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X38_Y28_N5
\cpu|R_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_shift_rot_right~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X41_Y26_N4
\cpu|E_shift_rot_result_nxt[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[5]~12_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(6))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(6),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(4),
	combout => \cpu|E_shift_rot_result_nxt[5]~12_combout\);

-- Location: LCCOMB_X36_Y28_N30
\cpu|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_hi_imm16~0_combout\ = (!\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & ((\cpu|D_iw\(3)) # (\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(0),
	combout => \cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X37_Y30_N28
\cpu|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_hi_imm16~1_combout\ = (\cpu|D_iw\(5) & (\cpu|D_ctrl_hi_imm16~0_combout\ & \cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datac => \cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCFF_X37_Y30_N29
\cpu|R_ctrl_hi_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_hi_imm16~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_hi_imm16~regout\);

-- Location: LCCOMB_X38_Y29_N4
\cpu|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[1]~7_combout\ = (\cpu|D_iw\(4)) # ((!\cpu|E_arith_result[1]~3_combout\ & ((\cpu|D_iw\(3)) # (\cpu|E_arith_result[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[1]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[0]~4_combout\,
	combout => \cpu|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X38_Y29_N5
\cpu|d_byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[1]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(1));

-- Location: LCCOMB_X38_Y29_N30
\cmd_xbar_mux_001|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(33) = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|d_byteenable\(1) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|d_byteenable\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(33));

-- Location: LCFF_X40_Y25_N17
\cpu|E_new_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|R_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_new_inst~regout\);

-- Location: LCCOMB_X36_Y25_N6
\cpu|d_read_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_read_nxt~0_combout\ = (\cpu|av_ld_getting_data~1_combout\ & (\cpu|R_ctrl_ld~regout\ & ((\cpu|E_new_inst~regout\)))) # (!\cpu|av_ld_getting_data~1_combout\ & ((\cpu|d_read~regout\) # ((\cpu|R_ctrl_ld~regout\ & \cpu|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_getting_data~1_combout\,
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|d_read~regout\,
	datad => \cpu|E_new_inst~regout\,
	combout => \cpu|d_read_nxt~0_combout\);

-- Location: LCFF_X36_Y25_N7
\cpu|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_read_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_read~regout\);

-- Location: LCCOMB_X38_Y25_N30
\cpu|av_ld_getting_data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~0_combout\ = (\memory_s1_translator|read_latency_shift_reg\(0) & ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\uart_s1_translator|read_latency_shift_reg\(0))) # 
-- (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & ((!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\))))) # (!\memory_s1_translator|read_latency_shift_reg\(0) & 
-- (\uart_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|read_latency_shift_reg\(0),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \cpu|av_ld_getting_data~0_combout\);

-- Location: LCFF_X36_Y25_N15
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\);

-- Location: LCCOMB_X36_Y25_N8
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\cpu|d_read~regout\ & (!\cpu_data_master_translator|read_accepted~regout\ & (\addr_router|Equal1~2_combout\ & !\uart_s1_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~regout\,
	datab => \cpu_data_master_translator|read_accepted~regout\,
	datac => \addr_router|Equal1~2_combout\,
	datad => \uart_s1_translator|uav_waitrequest~0_combout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X35_Y26_N10
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\uart_s1_translator|read_latency_shift_reg\(0) & 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X35_Y26_N11
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X36_Y25_N14
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\)))) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & (!\cpu_data_master_translator|write_accepted~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X40_Y25_N28
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\ = (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\uart_s1_translator|read_latency_shift_reg\(0) & 
-- ((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # (!\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\)))) # 
-- (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\);

-- Location: LCFF_X40_Y25_N29
\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\);

-- Location: LCCOMB_X40_Y25_N14
\cpu|av_ld_getting_data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_getting_data~1_combout\ = (\cpu|av_ld_getting_data~0_combout\ & ((!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\) # (!\uart_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \cpu|av_ld_getting_data~0_combout\,
	datad => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	combout => \cpu|av_ld_getting_data~1_combout\);

-- Location: LCCOMB_X40_Y25_N26
\cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\cpu|av_ld_align_cycle\(0) & ((!\cpu|d_read~regout\) # (!\cpu|av_ld_getting_data~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|av_ld_getting_data~1_combout\,
	datac => \cpu|av_ld_align_cycle\(0),
	datad => \cpu|d_read~regout\,
	combout => \cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: LCFF_X40_Y25_N27
\cpu|av_ld_align_cycle[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X40_Y25_N4
\cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (\cpu|av_ld_getting_data~1_combout\ & (!\cpu|d_read~regout\ & (\cpu|av_ld_align_cycle\(1) $ (\cpu|av_ld_align_cycle\(0))))) # (!\cpu|av_ld_getting_data~1_combout\ & ((\cpu|av_ld_align_cycle\(1) $ 
-- (\cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_getting_data~1_combout\,
	datab => \cpu|d_read~regout\,
	datac => \cpu|av_ld_align_cycle\(1),
	datad => \cpu|av_ld_align_cycle\(0),
	combout => \cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: LCFF_X40_Y25_N5
\cpu|av_ld_align_cycle[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X40_Y25_N22
\cpu|av_ld_aligning_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~0_combout\ = (\cpu|av_ld_align_cycle\(0) $ (((\cpu|D_iw\(4)) # (!\cpu|D_iw\(3))))) # (!\cpu|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(4),
	datac => \cpu|av_ld_align_cycle\(1),
	datad => \cpu|av_ld_align_cycle\(0),
	combout => \cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X40_Y25_N0
\cpu|av_ld_aligning_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_aligning_data_nxt~1_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_aligning_data_nxt~0_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (!\cpu|av_ld_getting_data~2_combout\ & ((!\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_getting_data~2_combout\,
	datab => \cpu|av_ld_aligning_data_nxt~0_combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|D_iw\(4),
	combout => \cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCFF_X40_Y25_N1
\cpu|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_aligning_data_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_aligning_data~regout\);

-- Location: LCCOMB_X40_Y25_N6
\cpu|av_ld_rshift8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_rshift8~0_combout\ = (\cpu|W_alu_result\(1) & (((!\cpu|av_ld_align_cycle\(0) & \cpu|W_alu_result\(0))) # (!\cpu|av_ld_align_cycle\(1)))) # (!\cpu|W_alu_result\(1) & (!\cpu|av_ld_align_cycle\(0) & (!\cpu|av_ld_align_cycle\(1) & 
-- \cpu|W_alu_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(1),
	datab => \cpu|av_ld_align_cycle\(0),
	datac => \cpu|av_ld_align_cycle\(1),
	datad => \cpu|W_alu_result\(0),
	combout => \cpu|av_ld_rshift8~0_combout\);

-- Location: LCFF_X32_Y28_N27
\cpu|d_writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(4));

-- Location: LCCOMB_X32_Y26_N22
\uart|the_HostSystem_uart_regs|tx_data[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\ = \cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(4),
	combout => \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\);

-- Location: LCFF_X32_Y26_N23
\uart|the_HostSystem_uart_regs|tx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|tx_data[4]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(4));

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\serial_rxd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_serial_rxd,
	combout => \serial_rxd~combout\);

-- Location: LCFF_X33_Y27_N9
\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \serial_rxd~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCFF_X33_Y27_N1
\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|din_s1~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X33_Y27_N10
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\);

-- Location: LCCOMB_X33_Y27_N22
\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ = \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\);

-- Location: LCFF_X33_Y27_N23
\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\);

-- Location: LCCOMB_X33_Y27_N0
\uart|the_HostSystem_uart_rx|rxd_edge\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rxd_edge~combout\ = \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart|the_HostSystem_uart_rx|rxd_edge~combout\);

-- Location: LCCOMB_X32_Y29_N2
\uart|the_HostSystem_uart_rx|baud_rate_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\ = (\uart|the_HostSystem_uart_rx|Add0~12_combout\) # ((\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Add0~12_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\);

-- Location: LCFF_X32_Y29_N3
\uart|the_HostSystem_uart_rx|baud_rate_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(6));

-- Location: LCCOMB_X32_Y29_N26
\uart|the_HostSystem_uart_rx|baud_rate_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\ = (\uart|the_HostSystem_uart_rx|Add0~6_combout\) # ((\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Add0~6_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\);

-- Location: LCFF_X32_Y29_N27
\uart|the_HostSystem_uart_rx|baud_rate_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X32_Y29_N28
\uart|the_HostSystem_uart_rx|baud_rate_counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\ = (\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Add0~4_combout\ & ((!\uart|the_HostSystem_uart_rx|Equal0~0_combout\) # 
-- (!\uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Add0~4_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\);

-- Location: LCFF_X32_Y29_N29
\uart|the_HostSystem_uart_rx|baud_rate_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X32_Y29_N8
\uart|the_HostSystem_uart_rx|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~2_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & (\uart|the_HostSystem_uart_rx|Add0~1\ & VCC)) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & (!\uart|the_HostSystem_uart_rx|Add0~1\))
-- \uart|the_HostSystem_uart_rx|Add0~3\ = CARRY((!\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & !\uart|the_HostSystem_uart_rx|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~1\,
	combout => \uart|the_HostSystem_uart_rx|Add0~2_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~3\);

-- Location: LCCOMB_X32_Y29_N14
\uart|the_HostSystem_uart_rx|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~8_combout\ = (\uart|the_HostSystem_uart_rx|baud_rate_counter\(4) & ((GND) # (!\uart|the_HostSystem_uart_rx|Add0~7\))) # (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(4) & (\uart|the_HostSystem_uart_rx|Add0~7\ $ 
-- (GND)))
-- \uart|the_HostSystem_uart_rx|Add0~9\ = CARRY((\uart|the_HostSystem_uart_rx|baud_rate_counter\(4)) # (!\uart|the_HostSystem_uart_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart|the_HostSystem_uart_rx|Add0~7\,
	combout => \uart|the_HostSystem_uart_rx|Add0~8_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~9\);

-- Location: LCCOMB_X32_Y29_N22
\uart|the_HostSystem_uart_rx|baud_rate_counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & ((\uart|the_HostSystem_uart_rx|Add0~8_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~0_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~8_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\);

-- Location: LCFF_X32_Y29_N23
\uart|the_HostSystem_uart_rx|baud_rate_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X32_Y29_N4
\uart|the_HostSystem_uart_rx|baud_rate_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\ = (\uart|the_HostSystem_uart_rx|rxd_edge~combout\) # ((\uart|the_HostSystem_uart_rx|Add0~10_combout\ & ((!\uart|the_HostSystem_uart_rx|Equal0~1_combout\) # 
-- (!\uart|the_HostSystem_uart_rx|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~10_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\);

-- Location: LCFF_X32_Y29_N5
\uart|the_HostSystem_uart_rx|baud_rate_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X32_Y29_N24
\uart|the_HostSystem_uart_rx|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\ = (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(7) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(6) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(5) & 
-- !\uart|the_HostSystem_uart_rx|baud_rate_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|baud_rate_counter\(7),
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(6),
	datac => \uart|the_HostSystem_uart_rx|baud_rate_counter\(5),
	datad => \uart|the_HostSystem_uart_rx|baud_rate_counter\(4),
	combout => \uart|the_HostSystem_uart_rx|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y29_N6
\uart|the_HostSystem_uart_rx|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Add0~0_combout\ = \uart|the_HostSystem_uart_rx|baud_rate_counter\(0) $ (VCC)
-- \uart|the_HostSystem_uart_rx|Add0~1\ = CARRY(\uart|the_HostSystem_uart_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart|the_HostSystem_uart_rx|Add0~0_combout\,
	cout => \uart|the_HostSystem_uart_rx|Add0~1\);

-- Location: LCCOMB_X33_Y29_N24
\uart|the_HostSystem_uart_rx|baud_rate_counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & ((\uart|the_HostSystem_uart_rx|Add0~0_combout\) # ((\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & 
-- \uart|the_HostSystem_uart_rx|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~0_combout\,
	datad => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\);

-- Location: LCFF_X33_Y29_N25
\uart|the_HostSystem_uart_rx|baud_rate_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X31_Y29_N16
\uart|the_HostSystem_uart_rx|baud_rate_counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\ = (!\uart|the_HostSystem_uart_rx|rxd_edge~combout\ & (\uart|the_HostSystem_uart_rx|Add0~2_combout\ & ((!\uart|the_HostSystem_uart_rx|Equal0~0_combout\) # 
-- (!\uart|the_HostSystem_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rxd_edge~combout\,
	datab => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|Add0~2_combout\,
	datad => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\);

-- Location: LCFF_X31_Y29_N17
\uart|the_HostSystem_uart_rx|baud_rate_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_rate_counter~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X32_Y29_N30
\uart|the_HostSystem_uart_rx|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|Equal0~1_combout\ = (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(2) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(1) & (!\uart|the_HostSystem_uart_rx|baud_rate_counter\(3) & 
-- !\uart|the_HostSystem_uart_rx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|baud_rate_counter\(2),
	datab => \uart|the_HostSystem_uart_rx|baud_rate_counter\(1),
	datac => \uart|the_HostSystem_uart_rx|baud_rate_counter\(3),
	datad => \uart|the_HostSystem_uart_rx|baud_rate_counter\(0),
	combout => \uart|the_HostSystem_uart_rx|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y27_N2
\uart|the_HostSystem_uart_rx|baud_clk_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\ = (\uart|the_HostSystem_uart_rx|Equal0~0_combout\ & (\uart|the_HostSystem_uart_rx|Equal0~1_combout\ & (\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0) $ 
-- (!\uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart|the_HostSystem_uart_rx|Equal0~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\);

-- Location: LCFF_X33_Y27_N3
\uart|the_HostSystem_uart_rx|baud_clk_en\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|baud_clk_en~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|baud_clk_en~regout\);

-- Location: LCCOMB_X33_Y27_N4
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # ((\uart|the_HostSystem_uart_rx|baud_clk_en~regout\ & 
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datab => \uart|the_HostSystem_uart_rx|baud_clk_en~regout\,
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\);

-- Location: LCFF_X33_Y27_N11
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X33_Y27_N20
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\);

-- Location: LCFF_X33_Y27_N21
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X33_Y27_N18
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\);

-- Location: LCFF_X33_Y27_N19
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X33_Y27_N14
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: LCFF_X33_Y27_N15
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X33_Y27_N16
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\);

-- Location: LCFF_X33_Y27_N17
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: LCCOMB_X33_Y27_N12
\uart|the_HostSystem_uart_rx|always4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|always4~0_combout\ = (!\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0) & (!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart|the_HostSystem_uart_rx|delayed_unxsync_rxdxx1~regout\,
	combout => \uart|the_HostSystem_uart_rx|always4~0_combout\);

-- Location: LCFF_X33_Y27_N13
\uart|the_HostSystem_uart_rx|do_start_rx\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|always4~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|do_start_rx~regout\);

-- Location: LCCOMB_X33_Y27_N28
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\ = (\uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0)) # (\uart|the_HostSystem_uart_rx|do_start_rx~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\);

-- Location: LCFF_X33_Y27_N29
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X33_Y27_N30
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\);

-- Location: LCFF_X33_Y27_N31
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X33_Y27_N24
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\);

-- Location: LCFF_X33_Y27_N25
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCCOMB_X33_Y27_N6
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\);

-- Location: LCFF_X33_Y27_N7
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X33_Y27_N26
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\ = (\uart|the_HostSystem_uart_rx|do_start_rx~regout\) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|do_start_rx~regout\,
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	combout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\);

-- Location: LCFF_X33_Y27_N27
\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCFF_X34_Y26_N1
\uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\);

-- Location: LCCOMB_X34_Y26_N0
\uart|the_HostSystem_uart_rx|got_new_char\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|got_new_char~combout\ = (!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datac => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\,
	combout => \uart|the_HostSystem_uart_rx|got_new_char~combout\);

-- Location: LCFF_X34_Y26_N3
\uart|the_HostSystem_uart_rx|rx_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(4));

-- Location: LCCOMB_X34_Y26_N2
\uart|the_HostSystem_uart_regs|selected_read_data~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(4) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(4),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\);

-- Location: LCCOMB_X35_Y26_N20
\uart|the_HostSystem_uart_regs|selected_read_data[4]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~15_combout\) # ((\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|tx_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data[4]~16_combout\,
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(4),
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~15_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\);

-- Location: LCFF_X35_Y26_N21
\uart|the_HostSystem_uart_regs|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[4]~17_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(4));

-- Location: LCFF_X35_Y26_N9
\uart_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X35_Y26_N8
\cpu|av_ld_byte0_data_nxt[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[4]~21_combout\ = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\memory|the_altsyncram|auto_generated|q_a\(4)) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(4))))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(4),
	datad => \memory|the_altsyncram|auto_generated|q_a\(4),
	combout => \cpu|av_ld_byte0_data_nxt[4]~21_combout\);

-- Location: LCCOMB_X36_Y26_N14
\cpu|av_ld_byte0_data_nxt[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[4]~29_combout\ = (\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_rshift8~0_combout\ & (\cpu|av_ld_byte1_data\(4))) # (!\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_byte0_data_nxt[4]~21_combout\))))) # 
-- (!\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_ld_byte0_data_nxt[4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(4),
	datab => \cpu|av_ld_aligning_data~regout\,
	datac => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_byte0_data_nxt[4]~21_combout\,
	combout => \cpu|av_ld_byte0_data_nxt[4]~29_combout\);

-- Location: LCCOMB_X36_Y26_N0
\cpu|av_ld_byte0_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data[1]~0_combout\ = (\cpu|av_ld_rshift8~0_combout\) # (!\cpu|av_ld_aligning_data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data[1]~0_combout\);

-- Location: LCFF_X36_Y26_N15
\cpu|av_ld_byte0_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[4]~29_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X35_Y27_N6
\cpu|W_rf_wr_data[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[4]~7_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(4))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(4) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(4),
	datab => \cpu|av_ld_byte0_data\(4),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X36_Y28_N22
\cpu|D_ctrl_alu_force_xor~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~11_combout\ = (!\cpu|D_iw\(0) & ((\cpu|D_iw\(1) & ((!\cpu|D_iw\(4)))) # (!\cpu|D_iw\(1) & (\cpu|D_ctrl_alu_force_xor~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_force_xor~10_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X36_Y28_N10
\cpu|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~3_combout\ = (\cpu|D_iw\(4) & (!\cpu|D_iw\(0) & (\cpu|D_iw\(3) & \cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(1),
	combout => \cpu|Equal2~3_combout\);

-- Location: LCCOMB_X36_Y28_N6
\cpu|D_ctrl_alu_force_xor~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~9_combout\ = (\cpu|D_ctrl_alu_force_xor~11_combout\) # ((\cpu|Equal2~3_combout\ & ((\cpu|D_ctrl_alu_force_xor~8_combout\) # (\cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_force_xor~8_combout\,
	datab => \cpu|D_ctrl_alu_force_xor~11_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~3_combout\,
	combout => \cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X38_Y28_N18
\cpu|D_logic_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op[0]~1_combout\ = (\cpu|D_ctrl_alu_force_xor~9_combout\) # ((\cpu|Equal2~4_combout\ & (\cpu|D_iw\(14))) # (!\cpu|Equal2~4_combout\ & ((\cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_ctrl_alu_force_xor~9_combout\,
	datac => \cpu|D_iw\(3),
	datad => \cpu|Equal2~4_combout\,
	combout => \cpu|D_logic_op[0]~1_combout\);

-- Location: LCFF_X38_Y28_N19
\cpu|R_logic_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_logic_op\(0));

-- Location: LCCOMB_X41_Y29_N10
\cpu|E_logic_result[5]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[5]~12_combout\ = (\cpu|E_src2\(5) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(5) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(5) & ((\cpu|R_logic_op\(1) & (\cpu|E_src1\(5))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src1\(5) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src2\(5),
	datac => \cpu|E_src1\(5),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[5]~12_combout\);

-- Location: LCCOMB_X40_Y30_N20
\cpu|W_alu_result[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[5]~11_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[5]~12_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|E_arith_result[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[5]~2_combout\,
	datab => \cpu|E_logic_result[5]~12_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[5]~11_combout\);

-- Location: LCFF_X37_Y29_N17
\cpu|R_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_shift_logical~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_shift_rot~regout\);

-- Location: LCFF_X40_Y30_N21
\cpu|W_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[5]~11_combout\,
	sdata => \cpu|E_shift_rot_result\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(5));

-- Location: LCCOMB_X38_Y30_N24
\cpu|W_rf_wr_data[5]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[5]~16_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte0_data\(5))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(5) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte0_data\(5),
	datab => \cpu|W_alu_result\(5),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[5]~16_combout\);

-- Location: LCCOMB_X33_Y28_N28
\cpu|R_src2_lo[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[6]~14_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(12)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[6]~14_combout\);

-- Location: LCFF_X33_Y28_N29
\cpu|E_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[6]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(6));

-- Location: LCCOMB_X33_Y28_N2
\cmd_xbar_mux_001|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~30_combout\ = (\cpu|d_writedata\(30) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(30),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X37_Y25_N18
\rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~0_combout\ = (\memory_s1_translator|read_latency_shift_reg\(0) & (\memory|the_altsyncram|auto_generated|q_a\(15) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory|the_altsyncram|auto_generated|q_a\(15),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X36_Y26_N18
\cpu|av_ld_byte1_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[7]~1_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_payload~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: LCCOMB_X36_Y27_N10
\rsp_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~7_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(23) & (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|q_a\(23),
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X36_Y28_N28
\cpu|D_ctrl_b_is_dst~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~2_combout\ = (\cpu|D_iw\(0) & (\cpu|D_iw\(2) & \cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCFF_X36_Y28_N29
\cpu|R_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_b_is_dst~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X35_Y27_N14
\cpu|av_fill_bit~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_fill_bit~1_combout\ = (\cpu|av_fill_bit~0_combout\ & \cpu|R_ctrl_ld_signed~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~0_combout\,
	datad => \cpu|R_ctrl_ld_signed~regout\,
	combout => \cpu|av_fill_bit~1_combout\);

-- Location: LCCOMB_X40_Y26_N26
\cpu|av_ld_byte2_data[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[7]~1_combout\ = (\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_fill_bit~1_combout\))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_mux|src_payload~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \rsp_xbar_mux|src_payload~7_combout\,
	datad => \cpu|av_fill_bit~1_combout\,
	combout => \cpu|av_ld_byte2_data[7]~1_combout\);

-- Location: LCCOMB_X38_Y25_N26
\rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_demux_001|src0_valid~combout\ = (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|read_latency_shift_reg\(0),
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X40_Y26_N16
\cpu|av_ld_byte3_data_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~1_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(31) & (\rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(31),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_fill_bit~1_combout\,
	combout => \cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: LCCOMB_X36_Y26_N6
\cpu|av_ld_rshift8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_rshift8~1_combout\ = (!\cpu|av_ld_aligning_data~regout\) # (!\cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_rshift8~1_combout\);

-- Location: LCFF_X40_Y26_N17
\cpu|av_ld_byte3_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(7));

-- Location: LCFF_X40_Y26_N27
\cpu|av_ld_byte2_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[7]~1_combout\,
	sdata => \cpu|av_ld_byte3_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X36_Y26_N22
\cpu|av_ld_byte1_data_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data_en~0_combout\ = (\cpu|av_ld_rshift8~0_combout\) # (((\cpu|D_iw\(4)) # (!\cpu|av_ld_aligning_data~regout\)) # (!\cpu|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|D_iw\(3),
	datac => \cpu|D_iw\(4),
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data_en~0_combout\);

-- Location: LCFF_X36_Y26_N19
\cpu|av_ld_byte1_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[7]~1_combout\,
	sdata => \cpu|av_ld_byte2_data\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(7));

-- Location: LCFF_X32_Y28_N29
\cpu|d_writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(7));

-- Location: LCFF_X32_Y26_N9
\uart|the_HostSystem_uart_regs|tx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(7));

-- Location: LCFF_X34_Y26_N11
\uart|the_HostSystem_uart_rx|rx_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(7));

-- Location: LCCOMB_X34_Y26_N10
\uart|the_HostSystem_uart_regs|selected_read_data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(7) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(7),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\);

-- Location: LCCOMB_X37_Y26_N16
\uart|the_HostSystem_uart_regs|selected_read_data[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~4_combout\) # ((\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|tx_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data[7]~5_combout\,
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(7),
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~4_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\);

-- Location: LCFF_X37_Y26_N17
\uart|the_HostSystem_uart_regs|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[7]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(7));

-- Location: LCFF_X37_Y26_N31
\uart_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X37_Y26_N30
\cpu|av_ld_byte0_data_nxt[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[7]~17_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(7) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(7))))) # 
-- (!\memory|the_altsyncram|auto_generated|q_a\(7) & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(7),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(7),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte0_data_nxt[7]~17_combout\);

-- Location: LCCOMB_X36_Y26_N26
\cpu|av_ld_byte0_data_nxt[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[7]~25_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(7))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[7]~17_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_rshift8~0_combout\,
	datab => \cpu|av_ld_byte1_data\(7),
	datac => \cpu|av_ld_byte0_data_nxt[7]~17_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[7]~25_combout\);

-- Location: LCFF_X36_Y26_N27
\cpu|av_ld_byte0_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[7]~25_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X36_Y26_N16
\cpu|W_rf_wr_data[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[7]~14_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(7))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~34_combout\ & (\cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~34_combout\,
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|W_alu_result\(7),
	datad => \cpu|av_ld_byte0_data\(7),
	combout => \cpu|W_rf_wr_data[7]~14_combout\);

-- Location: LCCOMB_X33_Y26_N6
\uart|the_HostSystem_uart_regs|control_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_reg[8]~feeder_combout\ = \cpu|d_writedata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(8),
	combout => \uart|the_HostSystem_uart_regs|control_reg[8]~feeder_combout\);

-- Location: LCCOMB_X34_Y26_N18
\uart|the_HostSystem_uart_regs|selected_read_data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\ = (\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\cpu|W_alu_result\(2) & \uart|the_HostSystem_uart_regs|control_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \cpu|W_alu_result\(2),
	datad => \uart|the_HostSystem_uart_regs|control_reg\(9),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\);

-- Location: LCFF_X34_Y26_N19
\uart|the_HostSystem_uart_regs|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(9));

-- Location: LCFF_X35_Y26_N17
\uart_s1_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X35_Y26_N16
\rsp_xbar_mux|src_data[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data\(9) = (\memory|the_altsyncram|auto_generated|q_a\(9) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(9))))) # 
-- (!\memory|the_altsyncram|auto_generated|q_a\(9) & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(9),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(9),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \rsp_xbar_mux|src_data\(9));

-- Location: LCCOMB_X36_Y26_N8
\cpu|av_ld_byte1_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[1]~0_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_data\(9),
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[1]~0_combout\);

-- Location: LCCOMB_X38_Y25_N28
\rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~1_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\memory_s1_translator|read_latency_shift_reg\(0) & \memory|the_altsyncram|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory|the_altsyncram|auto_generated|q_a\(17),
	combout => \rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X38_Y26_N6
\cpu|av_ld_byte2_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[1]~0_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~1_combout\,
	combout => \cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: LCCOMB_X38_Y26_N20
\cpu|av_ld_byte3_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~0_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & (((\memory|the_altsyncram|auto_generated|q_a\(25) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(25),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCFF_X38_Y26_N21
\cpu|av_ld_byte3_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(1));

-- Location: LCFF_X38_Y26_N7
\cpu|av_ld_byte2_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[1]~0_combout\,
	sdata => \cpu|av_ld_byte3_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(1));

-- Location: LCFF_X36_Y26_N9
\cpu|av_ld_byte1_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[1]~0_combout\,
	sdata => \cpu|av_ld_byte2_data\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X40_Y30_N4
\cpu|W_rf_wr_data[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[9]~1_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(1))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~34_combout\ & ((\cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|av_ld_byte1_data\(1),
	datad => \cpu|W_alu_result\(9),
	combout => \cpu|W_rf_wr_data[9]~1_combout\);

-- Location: LCFF_X34_Y28_N19
\cpu|d_writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[26]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(10));

-- Location: LCCOMB_X38_Y30_N28
\cmd_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~21_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(10),
	combout => \cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: M4K_X52_Y26
\memory|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F31003100C040F53013470068033CC0CDC00DEA316ED1C8400000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y27_N26
\rsp_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~6_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(10) & (\memory_s1_translator|read_latency_shift_reg\(0) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|q_a\(10),
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X36_Y27_N2
\cpu|av_ld_byte1_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[2]~6_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_payload~6_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[2]~6_combout\);

-- Location: LCCOMB_X36_Y27_N4
\cpu|av_ld_byte2_data[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[2]~6_combout\ = (\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_fill_bit~1_combout\))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_mux|src_payload~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~12_combout\,
	datab => \cpu|av_ld_aligning_data~regout\,
	datad => \cpu|av_fill_bit~1_combout\,
	combout => \cpu|av_ld_byte2_data[2]~6_combout\);

-- Location: LCCOMB_X35_Y27_N4
\cpu|av_ld_byte3_data_nxt~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~6_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(26) & (\rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(26),
	datab => \rsp_xbar_demux_001|src0_valid~combout\,
	datac => \cpu|av_fill_bit~1_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCFF_X35_Y27_N5
\cpu|av_ld_byte3_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(2));

-- Location: LCFF_X36_Y27_N5
\cpu|av_ld_byte2_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[2]~6_combout\,
	sdata => \cpu|av_ld_byte3_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(2));

-- Location: LCFF_X36_Y27_N3
\cpu|av_ld_byte1_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[2]~6_combout\,
	sdata => \cpu|av_ld_byte2_data\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X40_Y30_N14
\cpu|W_rf_wr_data[10]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[10]~12_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(2))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(10) & (!\cpu|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(10),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|av_ld_byte1_data\(2),
	combout => \cpu|W_rf_wr_data[10]~12_combout\);

-- Location: LCCOMB_X40_Y29_N0
\cpu|W_alu_result[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[11]~5_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[11]~6_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[9]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[11]~6_combout\,
	datab => \cpu|F_pc[9]~8_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[11]~5_combout\);

-- Location: LCCOMB_X41_Y26_N18
\cpu|E_shift_rot_result_nxt[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[9]~8_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(10)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(8),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(10),
	combout => \cpu|E_shift_rot_result_nxt[9]~8_combout\);

-- Location: LCCOMB_X38_Y27_N20
\cpu|E_src1[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[9]~7_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \cpu|D_iw\(13),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[9]~7_combout\);

-- Location: LCCOMB_X35_Y29_N2
\cpu|Equal101~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~0_combout\ = (!\cpu|D_iw\(12) & !\cpu|D_iw\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(13),
	combout => \cpu|Equal101~0_combout\);

-- Location: LCCOMB_X36_Y28_N2
\cpu|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~1_combout\ = (!\cpu|D_iw\(4) & (!\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & !\cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(3),
	combout => \cpu|Equal2~1_combout\);

-- Location: LCCOMB_X37_Y28_N0
\cpu|D_ctrl_br_cmp~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~2_combout\ = (\cpu|Equal2~1_combout\) # ((!\cpu|D_iw\(11) & (\cpu|Equal101~0_combout\ & \cpu|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|Equal101~0_combout\,
	datac => \cpu|Equal2~1_combout\,
	datad => \cpu|Equal2~3_combout\,
	combout => \cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X37_Y28_N2
\cpu|D_ctrl_br_cmp~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~3_combout\ = ((\cpu|D_iw\(5) & ((\cpu|D_ctrl_br_cmp~2_combout\))) # (!\cpu|D_iw\(5) & (\cpu|Equal2~2_combout\))) # (!\cpu|D_ctrl_logic~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~2_combout\,
	datab => \cpu|D_ctrl_logic~9_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_ctrl_br_cmp~2_combout\,
	combout => \cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X37_Y28_N4
\cpu|D_ctrl_br_cmp~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_br_cmp~4_combout\ = (\cpu|D_iw\(2) & (\cpu|D_iw\(1) & (!\cpu|D_iw\(0)))) # (!\cpu|D_iw\(2) & (((\cpu|D_ctrl_br_cmp~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_ctrl_br_cmp~3_combout\,
	combout => \cpu|D_ctrl_br_cmp~4_combout\);

-- Location: LCFF_X37_Y28_N5
\cpu|R_ctrl_br_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_br_cmp~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_br_cmp~regout\);

-- Location: LCCOMB_X41_Y26_N28
\cpu|E_shift_rot_result_nxt[13]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[13]~4_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(14)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(12),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(14),
	combout => \cpu|E_shift_rot_result_nxt[13]~4_combout\);

-- Location: M4K_X26_Y26
\memory|the_altsyncram|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015FF3FFFFFFF03FFFFCFC0FF0003CC00CC00CFC33F00000CC0000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y26_N10
\cpu|D_iw[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[31]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(31),
	combout => \cpu|D_iw[31]~feeder_combout\);

-- Location: LCFF_X37_Y26_N11
\cpu|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[31]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(31));

-- Location: LCCOMB_X36_Y26_N30
\cpu|W_rf_wr_data[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[15]~17_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(7))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(15) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(15),
	datab => \cpu|av_ld_byte1_data\(7),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[15]~17_combout\);

-- Location: LCCOMB_X41_Y26_N0
\cpu|E_shift_rot_result_nxt[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[15]~14_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(16))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(16),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(14),
	combout => \cpu|E_shift_rot_result_nxt[15]~14_combout\);

-- Location: LCCOMB_X40_Y29_N10
\cpu|W_alu_result[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[20]~15_combout\ = (\cpu|R_ctrl_shift_rot~regout\) # ((\cpu|E_alu_sub~regout\ & !\cpu|R_ctrl_logic~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot~regout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[20]~15_combout\);

-- Location: LCCOMB_X42_Y26_N0
\cpu|E_shift_rot_result_nxt[19]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[19]~22_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(20))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(20),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(18),
	combout => \cpu|E_shift_rot_result_nxt[19]~22_combout\);

-- Location: LCCOMB_X36_Y28_N4
\cpu|D_ctrl_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_st~0_combout\ = (\cpu|D_iw\(0) & (\cpu|D_iw\(2) & !\cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_st~0_combout\);

-- Location: LCFF_X36_Y28_N5
\cpu|R_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_st~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_st~regout\);

-- Location: LCCOMB_X40_Y25_N2
\cpu|d_write_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_write_nxt~2_combout\ = (\cpu|R_ctrl_st~regout\ & \cpu|E_new_inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_st~regout\,
	datac => \cpu|E_new_inst~regout\,
	combout => \cpu|d_write_nxt~2_combout\);

-- Location: LCFF_X40_Y25_N9
\cpu|av_ld_waiting_for_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_waiting_for_data_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_waiting_for_data~regout\);

-- Location: LCCOMB_X40_Y25_N8
\cpu|av_ld_waiting_for_data_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\cpu|av_ld_waiting_for_data~regout\ & (\cpu|av_ld_getting_data~2_combout\)) # (!\cpu|av_ld_waiting_for_data~regout\ & (((\cpu|E_new_inst~regout\ & \cpu|R_ctrl_ld~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_getting_data~2_combout\,
	datab => \cpu|E_new_inst~regout\,
	datac => \cpu|av_ld_waiting_for_data~regout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X40_Y25_N18
\cpu|E_stall~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_stall~3_combout\ = (\cpu|E_valid~regout\ & ((\cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((!\cpu|D_iw\(4) & \cpu|av_ld_aligning_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datad => \cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \cpu|E_stall~3_combout\);

-- Location: LCCOMB_X41_Y25_N22
\cpu|E_shift_rot_cnt[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[1]~7_combout\ = (\cpu|E_shift_rot_cnt\(1) & (\cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\cpu|E_shift_rot_cnt\(1) & (!\cpu|E_shift_rot_cnt[0]~6\))
-- \cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\cpu|E_shift_rot_cnt\(1) & !\cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \cpu|E_shift_rot_cnt[0]~6\,
	combout => \cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \cpu|E_shift_rot_cnt[1]~8\);

-- Location: LCCOMB_X42_Y29_N0
\cpu|R_src2_lo[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[1]~2_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(7)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \cpu|D_iw\(7),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[1]~2_combout\);

-- Location: LCFF_X42_Y29_N1
\cpu|E_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(1));

-- Location: LCFF_X41_Y25_N23
\cpu|E_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[1]~7_combout\,
	sdata => \cpu|E_src2\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X41_Y25_N26
\cpu|E_shift_rot_cnt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[3]~11_combout\ = (\cpu|E_shift_rot_cnt\(3) & (\cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\cpu|E_shift_rot_cnt\(3) & (!\cpu|E_shift_rot_cnt[2]~10\))
-- \cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\cpu|E_shift_rot_cnt\(3) & !\cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \cpu|E_shift_rot_cnt[2]~10\,
	combout => \cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \cpu|E_shift_rot_cnt[3]~12\);

-- Location: LCFF_X41_Y25_N27
\cpu|E_shift_rot_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[3]~11_combout\,
	sdata => \cpu|E_src2\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X41_Y25_N28
\cpu|E_shift_rot_cnt[4]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_cnt[4]~13_combout\ = \cpu|E_shift_rot_cnt[3]~12\ $ (\cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_shift_rot_cnt\(4),
	cin => \cpu|E_shift_rot_cnt[3]~12\,
	combout => \cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: LCCOMB_X35_Y28_N4
\cpu|R_src2_lo[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[4]~5_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(10))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(10),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[4]~5_combout\);

-- Location: LCFF_X35_Y28_N5
\cpu|E_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[4]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(4));

-- Location: LCFF_X41_Y25_N29
\cpu|E_shift_rot_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_cnt[4]~13_combout\,
	sdata => \cpu|E_src2\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X41_Y25_N0
\cpu|E_stall~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_stall~1_combout\ = (\cpu|E_shift_rot_cnt\(4)) # (\cpu|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_shift_rot_cnt\(4),
	datad => \cpu|E_shift_rot_cnt\(3),
	combout => \cpu|E_stall~1_combout\);

-- Location: LCCOMB_X40_Y25_N12
\cpu|E_stall~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_stall~2_combout\ = (\cpu|R_ctrl_shift_rot~regout\ & (\cpu|E_valid~regout\ & ((\cpu|E_stall~0_combout\) # (\cpu|E_stall~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_stall~0_combout\,
	datab => \cpu|E_stall~1_combout\,
	datac => \cpu|R_ctrl_shift_rot~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|E_stall~2_combout\);

-- Location: LCCOMB_X40_Y25_N20
\cpu|E_stall~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_stall~4_combout\ = (\cpu|E_stall~2_combout\) # ((\cpu|R_ctrl_ld~regout\ & ((\cpu|E_stall~3_combout\) # (\cpu|E_new_inst~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|E_stall~3_combout\,
	datac => \cpu|E_new_inst~regout\,
	datad => \cpu|E_stall~2_combout\,
	combout => \cpu|E_stall~4_combout\);

-- Location: LCCOMB_X40_Y25_N10
\cpu|E_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_valid~0_combout\ = (\cpu|R_valid~regout\) # ((\cpu|d_write_nxt~2_combout\) # ((\cpu|E_stall~4_combout\) # (\cpu|d_write_nxt~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_valid~regout\,
	datab => \cpu|d_write_nxt~2_combout\,
	datac => \cpu|E_stall~4_combout\,
	datad => \cpu|d_write_nxt~4_combout\,
	combout => \cpu|E_valid~0_combout\);

-- Location: LCFF_X40_Y25_N11
\cpu|E_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_valid~regout\);

-- Location: LCCOMB_X34_Y27_N12
\cpu|R_src1[19]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[19]~58_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[19]~58_combout\);

-- Location: LCFF_X34_Y27_N13
\cpu|E_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[19]~58_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(19));

-- Location: LCFF_X42_Y26_N1
\cpu|E_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[19]~22_combout\,
	sdata => \cpu|E_src1\(19),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X43_Y28_N8
\cpu|E_shift_rot_result_nxt[18]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[18]~20_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(19)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(17),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(19),
	combout => \cpu|E_shift_rot_result_nxt[18]~20_combout\);

-- Location: LCCOMB_X37_Y27_N26
\rsp_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~11_combout\ = (\memory_s1_translator|read_latency_shift_reg\(0) & (\memory|the_altsyncram|auto_generated|q_a\(19) & !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory_s1_translator|read_latency_shift_reg\(0),
	datab => \memory|the_altsyncram|auto_generated|q_a\(19),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \rsp_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X37_Y27_N14
\cpu|av_ld_byte2_data[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[3]~5_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_mux|src_payload~11_combout\,
	combout => \cpu|av_ld_byte2_data[3]~5_combout\);

-- Location: LCCOMB_X35_Y27_N18
\cpu|av_ld_byte3_data_nxt~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~5_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(27) & ((\rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(27),
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: LCFF_X35_Y27_N19
\cpu|av_ld_byte3_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(3));

-- Location: LCFF_X37_Y27_N15
\cpu|av_ld_byte2_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[3]~5_combout\,
	sdata => \cpu|av_ld_byte3_data\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X34_Y27_N0
\cpu|R_src1[21]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[21]~56_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[21]~56_combout\);

-- Location: LCFF_X34_Y27_N1
\cpu|E_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[21]~56_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(21));

-- Location: LCCOMB_X34_Y27_N18
\cpu|R_src1[20]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[20]~57_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[20]~57_combout\);

-- Location: LCFF_X34_Y27_N19
\cpu|E_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[20]~57_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(20));

-- Location: LCCOMB_X37_Y27_N4
\cpu|av_ld_byte2_data[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[6]~2_combout\ = (\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_fill_bit~1_combout\))) # (!\cpu|av_ld_aligning_data~regout\ & (\rsp_xbar_mux|src_payload~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_mux|src_payload~8_combout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte2_data[6]~2_combout\);

-- Location: LCCOMB_X38_Y26_N24
\cpu|av_ld_byte3_data_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~2_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(30) & ((\rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \memory|the_altsyncram|auto_generated|q_a\(30),
	datac => \cpu|av_fill_bit~1_combout\,
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCFF_X38_Y26_N25
\cpu|av_ld_byte3_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(6));

-- Location: LCFF_X37_Y27_N5
\cpu|av_ld_byte2_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[6]~2_combout\,
	sdata => \cpu|av_ld_byte3_data\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X37_Y27_N0
\cpu|W_rf_wr_data[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[22]~18_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(6))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(22) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(22),
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|av_ld_byte2_data\(6),
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[22]~18_combout\);

-- Location: LCCOMB_X35_Y27_N30
\cpu|av_ld_byte3_data_nxt~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~7_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(24) & ((\rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(24),
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \rsp_xbar_demux_001|src0_valid~combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: LCFF_X35_Y27_N31
\cpu|av_ld_byte3_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X35_Y27_N24
\cpu|W_rf_wr_data[24]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[24]~20_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(0))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(24) & (!\cpu|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(24),
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|av_ld_byte3_data\(0),
	combout => \cpu|W_rf_wr_data[24]~20_combout\);

-- Location: LCCOMB_X40_Y26_N8
\cpu|W_rf_wr_data[25]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[25]~21_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(1))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(25) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(25),
	datab => \cpu|av_ld_byte3_data\(1),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[25]~21_combout\);

-- Location: LCCOMB_X35_Y27_N10
\cpu|W_rf_wr_data[26]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[26]~22_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(2))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(26) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(26),
	datab => \cpu|av_ld_byte3_data\(2),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[26]~22_combout\);

-- Location: LCCOMB_X40_Y29_N24
\cpu|W_alu_result[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[20]~14_combout\ = (\cpu|R_ctrl_shift_rot~regout\) # (\cpu|R_ctrl_logic~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot~regout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[20]~14_combout\);

-- Location: LCCOMB_X38_Y29_N20
\cpu|E_mem_byte_en[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[2]~4_combout\ = (\cpu|D_iw\(4)) # ((\cpu|E_arith_result[1]~3_combout\ & ((\cpu|D_iw\(3)) # (!\cpu|E_arith_result[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[1]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[0]~4_combout\,
	combout => \cpu|E_mem_byte_en[2]~4_combout\);

-- Location: LCFF_X38_Y29_N21
\cpu|d_byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(2));

-- Location: LCCOMB_X38_Y29_N14
\cmd_xbar_mux_001|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(34) = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|d_byteenable\(2) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|d_byteenable\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X38_Y28_N8
\cpu|E_st_data[21]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[21]~7_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \cpu|D_iw\(4),
	combout => \cpu|E_st_data[21]~7_combout\);

-- Location: LCFF_X38_Y28_N9
\cpu|d_writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[21]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(21));

-- Location: LCCOMB_X38_Y30_N2
\cmd_xbar_mux_001|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~26_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(21),
	combout => \cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: M4K_X52_Y30
\memory|the_altsyncram|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F0323038C03030300CA8083F703CCC0CF40CFC303CC000800000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCFF_X38_Y28_N21
\cpu|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(21));

-- Location: LCCOMB_X34_Y28_N26
\cpu|E_src2[27]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[27]~4_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[27]~4_combout\);

-- Location: LCCOMB_X37_Y28_N18
\cpu|Equal2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~12_combout\ = (\cpu|Equal2~2_combout\ & (\cpu|D_iw\(2) & !\cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~2_combout\,
	datab => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(5),
	combout => \cpu|Equal2~12_combout\);

-- Location: LCCOMB_X36_Y28_N26
\cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = (!\cpu|D_iw\(1) & (\cpu|D_iw\(2) $ (\cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X38_Y28_N30
\cpu|D_ctrl_unsigned_lo_imm16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (!\cpu|D_iw\(0) & (\cpu|D_ctrl_unsigned_lo_imm16~1_combout\ & (\cpu|D_iw\(3) $ (\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X38_Y28_N2
\cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = (\cpu|Equal2~12_combout\) # ((\cpu|D_ctrl_unsigned_lo_imm16~2_combout\) # ((\cpu|D_ctrl_shift_logical~0_combout\ & !\cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_shift_logical~0_combout\,
	datab => \cpu|Equal2~12_combout\,
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCFF_X38_Y28_N3
\cpu|R_ctrl_unsigned_lo_imm16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_unsigned_lo_imm16~regout\);

-- Location: LCCOMB_X38_Y28_N28
\cpu|R_src2_hi~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi~2_combout\ = (\cpu|R_ctrl_force_src2_zero~regout\) # (\cpu|R_ctrl_unsigned_lo_imm16~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|R_ctrl_force_src2_zero~regout\,
	datad => \cpu|R_ctrl_unsigned_lo_imm16~regout\,
	combout => \cpu|R_src2_hi~2_combout\);

-- Location: LCFF_X34_Y28_N27
\cpu|E_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[27]~4_combout\,
	sdata => \cpu|D_iw\(17),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(27));

-- Location: LCCOMB_X34_Y28_N12
\cpu|E_src2[26]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[26]~5_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[26]~5_combout\);

-- Location: LCFF_X34_Y28_N13
\cpu|E_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[26]~5_combout\,
	sdata => \cpu|D_iw\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(26));

-- Location: LCCOMB_X34_Y28_N22
\cpu|E_src2[25]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[25]~6_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[25]~6_combout\);

-- Location: LCFF_X34_Y28_N23
\cpu|E_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[25]~6_combout\,
	sdata => \cpu|D_iw\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(25));

-- Location: LCCOMB_X38_Y26_N14
\cpu|av_ld_byte3_data_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~4_combout\ = (\cpu|av_ld_aligning_data~regout\ & (((\cpu|av_fill_bit~1_combout\)))) # (!\cpu|av_ld_aligning_data~regout\ & (\memory|the_altsyncram|auto_generated|q_a\(28) & ((\rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(28),
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \cpu|av_ld_aligning_data~regout\,
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCFF_X38_Y26_N15
\cpu|av_ld_byte3_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X38_Y26_N16
\cpu|W_rf_wr_data[28]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[28]~27_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte3_data\(4))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(28) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(28),
	datab => \cpu|av_ld_byte3_data\(4),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[28]~27_combout\);

-- Location: LCCOMB_X38_Y26_N8
\cpu|av_ld_byte3_data_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte3_data_nxt~3_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & (((\memory|the_altsyncram|auto_generated|q_a\(29) & \rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_aligning_data~regout\,
	datab => \cpu|av_fill_bit~1_combout\,
	datac => \memory|the_altsyncram|auto_generated|q_a\(29),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: LCFF_X38_Y26_N9
\cpu|av_ld_byte3_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte3_data_nxt~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X40_Y27_N14
\cpu|E_shift_rot_result_nxt[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[0]~15_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(1))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(1),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \cpu|E_shift_rot_result_nxt[0]~15_combout\);

-- Location: LCFF_X40_Y27_N15
\cpu|E_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[0]~15_combout\,
	sdata => \cpu|E_src1\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X40_Y27_N10
\cpu|D_ctrl_shift_logical~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_shift_logical~1_combout\ = (\cpu|D_iw\(15) & (\cpu|D_ctrl_shift_logical~0_combout\ & !\cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datac => \cpu|D_ctrl_shift_logical~0_combout\,
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCFF_X40_Y27_N11
\cpu|R_ctrl_shift_logical\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_shift_logical~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_shift_logical~regout\);

-- Location: LCCOMB_X40_Y27_N28
\cpu|E_shift_rot_fill_bit~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_fill_bit~0_combout\ = (!\cpu|R_ctrl_shift_logical~regout\ & ((\cpu|R_ctrl_rot_right~regout\ & ((\cpu|E_shift_rot_result\(0)))) # (!\cpu|R_ctrl_rot_right~regout\ & (\cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(31),
	datac => \cpu|E_shift_rot_result\(0),
	datad => \cpu|R_ctrl_shift_logical~regout\,
	combout => \cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X40_Y27_N16
\cpu|E_shift_rot_result_nxt[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[31]~17_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_fill_bit~0_combout\)) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \cpu|E_shift_rot_result\(30),
	combout => \cpu|E_shift_rot_result_nxt[31]~17_combout\);

-- Location: LCCOMB_X41_Y25_N8
\cpu|E_logic_result[31]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[31]~17_combout\ = (\cpu|E_src2\(31) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(31)))))) # (!\cpu|E_src2\(31) & ((\cpu|E_src1\(31) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(31) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(31),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src1\(31),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[31]~17_combout\);

-- Location: LCCOMB_X40_Y26_N0
\cpu|E_alu_result[31]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~52_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & (\cpu|E_shift_rot_result\(31))) # (!\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_logic_result[31]~17_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|W_alu_result[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(31),
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|E_logic_result[31]~17_combout\,
	datad => \cpu|W_alu_result[20]~15_combout\,
	combout => \cpu|E_alu_result[31]~52_combout\);

-- Location: LCCOMB_X35_Y29_N18
\cpu|D_ctrl_alu_force_xor~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_force_xor~7_combout\ = (!\cpu|D_iw\(11) & (!\cpu|D_iw\(12) & (!\cpu|D_iw\(13) & \cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(13),
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X33_Y28_N4
\cpu|E_invert_arith_src_msb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~0_combout\ = (!\cpu|D_iw\(16) & (!\cpu|D_iw\(2) & (\cpu|D_iw\(14) $ (\cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(15),
	combout => \cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X37_Y28_N30
\cpu|E_invert_arith_src_msb~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~1_combout\ = (\cpu|D_ctrl_alu_force_xor~7_combout\ & (\cpu|E_invert_arith_src_msb~0_combout\ & \cpu|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ctrl_alu_force_xor~7_combout\,
	datac => \cpu|E_invert_arith_src_msb~0_combout\,
	datad => \cpu|Equal2~3_combout\,
	combout => \cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X37_Y28_N20
\cpu|E_invert_arith_src_msb~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_invert_arith_src_msb~3_combout\ = (\cpu|R_valid~regout\ & ((\cpu|E_invert_arith_src_msb~1_combout\) # ((\cpu|E_invert_arith_src_msb~2_combout\ & !\cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_invert_arith_src_msb~2_combout\,
	datab => \cpu|E_invert_arith_src_msb~1_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|R_valid~regout\,
	combout => \cpu|E_invert_arith_src_msb~3_combout\);

-- Location: LCFF_X37_Y28_N21
\cpu|E_invert_arith_src_msb\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_invert_arith_src_msb~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_invert_arith_src_msb~regout\);

-- Location: LCCOMB_X41_Y25_N6
\cpu|E_arith_src1[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_src1\(31) = \cpu|E_invert_arith_src_msb~regout\ $ (\cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_invert_arith_src_msb~regout\,
	datac => \cpu|E_src1\(31),
	combout => \cpu|E_arith_src1\(31));

-- Location: LCCOMB_X34_Y27_N24
\cpu|R_src1[29]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[29]~48_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[29]~48_combout\);

-- Location: LCFF_X34_Y27_N25
\cpu|E_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[29]~48_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(29));

-- Location: LCCOMB_X35_Y28_N22
\cpu|E_src2[28]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[28]~3_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[28]~3_combout\);

-- Location: LCFF_X35_Y28_N23
\cpu|E_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[28]~3_combout\,
	sdata => \cpu|D_iw\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(28));

-- Location: LCCOMB_X34_Y27_N4
\cpu|R_src1[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[27]~50_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[27]~50_combout\);

-- Location: LCFF_X34_Y27_N5
\cpu|E_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[27]~50_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(27));

-- Location: LCCOMB_X34_Y27_N22
\cpu|R_src1[26]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[26]~51_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[26]~51_combout\);

-- Location: LCFF_X34_Y27_N23
\cpu|E_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[26]~51_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(26));

-- Location: LCCOMB_X34_Y28_N8
\cpu|E_src2[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[24]~0_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[24]~0_combout\);

-- Location: LCFF_X34_Y28_N9
\cpu|E_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[24]~0_combout\,
	sdata => \cpu|D_iw\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(24));

-- Location: LCCOMB_X34_Y27_N30
\cpu|R_src1[22]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[22]~55_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[22]~55_combout\);

-- Location: LCFF_X34_Y27_N31
\cpu|E_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[22]~55_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(22));

-- Location: LCCOMB_X41_Y28_N26
\cpu|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~42_combout\ = (\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & (\cpu|Add2~41\ & VCC)) # (!\cpu|E_src1\(21) & (!\cpu|Add2~41\)))) # (!\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & (!\cpu|Add2~41\)) # (!\cpu|E_src1\(21) & ((\cpu|Add2~41\) # (GND)))))
-- \cpu|Add2~43\ = CARRY((\cpu|E_src2\(21) & (!\cpu|E_src1\(21) & !\cpu|Add2~41\)) # (!\cpu|E_src2\(21) & ((!\cpu|Add2~41\) # (!\cpu|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(21),
	datab => \cpu|E_src1\(21),
	datad => VCC,
	cin => \cpu|Add2~41\,
	combout => \cpu|Add2~42_combout\,
	cout => \cpu|Add2~43\);

-- Location: LCCOMB_X41_Y27_N12
\cpu|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~60_combout\ = ((\cpu|E_src2\(30) $ (\cpu|E_src1\(30) $ (!\cpu|Add2~59\)))) # (GND)
-- \cpu|Add2~61\ = CARRY((\cpu|E_src2\(30) & ((\cpu|E_src1\(30)) # (!\cpu|Add2~59\))) # (!\cpu|E_src2\(30) & (\cpu|E_src1\(30) & !\cpu|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(30),
	datab => \cpu|E_src1\(30),
	datad => VCC,
	cin => \cpu|Add2~59\,
	combout => \cpu|Add2~60_combout\,
	cout => \cpu|Add2~61\);

-- Location: LCCOMB_X41_Y27_N14
\cpu|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~62_combout\ = (\cpu|E_arith_src2\(31) & ((\cpu|E_arith_src1\(31) & (\cpu|Add2~61\ & VCC)) # (!\cpu|E_arith_src1\(31) & (!\cpu|Add2~61\)))) # (!\cpu|E_arith_src2\(31) & ((\cpu|E_arith_src1\(31) & (!\cpu|Add2~61\)) # (!\cpu|E_arith_src1\(31) & 
-- ((\cpu|Add2~61\) # (GND)))))
-- \cpu|Add2~63\ = CARRY((\cpu|E_arith_src2\(31) & (!\cpu|E_arith_src1\(31) & !\cpu|Add2~61\)) # (!\cpu|E_arith_src2\(31) & ((!\cpu|Add2~61\) # (!\cpu|E_arith_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2\(31),
	datab => \cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \cpu|Add2~61\,
	combout => \cpu|Add2~62_combout\,
	cout => \cpu|Add2~63\);

-- Location: LCCOMB_X40_Y26_N14
\cpu|E_alu_result[31]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~53_combout\ = (\cpu|E_alu_result[31]~52_combout\ & ((\cpu|Add1~62_combout\) # ((\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|E_alu_result[31]~52_combout\ & (((\cpu|Add2~62_combout\ & !\cpu|W_alu_result[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~62_combout\,
	datab => \cpu|E_alu_result[31]~52_combout\,
	datac => \cpu|Add2~62_combout\,
	datad => \cpu|W_alu_result[20]~14_combout\,
	combout => \cpu|E_alu_result[31]~53_combout\);

-- Location: LCCOMB_X40_Y26_N22
\cpu|E_alu_result[31]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[31]~79_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (\cpu|E_alu_result[31]~53_combout\ & !\cpu|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|E_alu_result[31]~53_combout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result[31]~79_combout\);

-- Location: LCFF_X40_Y26_N23
\cpu|W_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[31]~79_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(31));

-- Location: LCCOMB_X40_Y26_N24
\cpu|W_rf_wr_data[31]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[31]~24_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(7))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(31) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte3_data\(7),
	datab => \cpu|W_alu_result\(31),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[31]~24_combout\);

-- Location: LCCOMB_X34_Y27_N6
\cpu|R_src1[30]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[30]~47_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[30]~47_combout\);

-- Location: LCFF_X34_Y27_N7
\cpu|E_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[30]~47_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(30));

-- Location: LCCOMB_X35_Y28_N30
\cpu|E_src2[30]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[30]~1_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[30]~1_combout\);

-- Location: LCCOMB_X31_Y28_N20
\cpu|E_st_data[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[20]~3_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu|E_st_data[20]~3_combout\);

-- Location: LCFF_X31_Y28_N21
\cpu|d_writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[20]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(20));

-- Location: LCCOMB_X31_Y28_N14
\cmd_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~22_combout\ = (\cpu|d_writedata\(20) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(20),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: M4K_X52_Y29
\memory|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0037303CC03430300C001C3F303CCC0CF40CFC383CC000080000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCFF_X38_Y28_N17
\cpu|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(20));

-- Location: LCFF_X35_Y28_N31
\cpu|E_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[30]~1_combout\,
	sdata => \cpu|D_iw\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(30));

-- Location: LCCOMB_X42_Y27_N28
\cpu|E_logic_result[30]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[30]~18_combout\ = (\cpu|E_src1\(30) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(30) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(30) & ((\cpu|E_src2\(30) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src2\(30) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(30),
	datab => \cpu|E_src2\(30),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[30]~18_combout\);

-- Location: LCCOMB_X43_Y27_N8
\cpu|E_alu_result[30]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~54_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & (\cpu|E_shift_rot_result\(30))) # (!\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_logic_result[30]~18_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|W_alu_result[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_shift_rot_result\(30),
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|E_logic_result[30]~18_combout\,
	combout => \cpu|E_alu_result[30]~54_combout\);

-- Location: LCCOMB_X42_Y27_N6
\cpu|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~54_combout\ = (\cpu|E_src1\(27) & ((\cpu|E_src2\(27) & (!\cpu|Add1~53\)) # (!\cpu|E_src2\(27) & (\cpu|Add1~53\ & VCC)))) # (!\cpu|E_src1\(27) & ((\cpu|E_src2\(27) & ((\cpu|Add1~53\) # (GND))) # (!\cpu|E_src2\(27) & (!\cpu|Add1~53\))))
-- \cpu|Add1~55\ = CARRY((\cpu|E_src1\(27) & (\cpu|E_src2\(27) & !\cpu|Add1~53\)) # (!\cpu|E_src1\(27) & ((\cpu|E_src2\(27)) # (!\cpu|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(27),
	datab => \cpu|E_src2\(27),
	datad => VCC,
	cin => \cpu|Add1~53\,
	combout => \cpu|Add1~54_combout\,
	cout => \cpu|Add1~55\);

-- Location: LCCOMB_X42_Y27_N10
\cpu|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~58_combout\ = (\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (!\cpu|Add1~57\)) # (!\cpu|E_src1\(29) & ((\cpu|Add1~57\) # (GND))))) # (!\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (\cpu|Add1~57\ & VCC)) # (!\cpu|E_src1\(29) & (!\cpu|Add1~57\))))
-- \cpu|Add1~59\ = CARRY((\cpu|E_src2\(29) & ((!\cpu|Add1~57\) # (!\cpu|E_src1\(29)))) # (!\cpu|E_src2\(29) & (!\cpu|E_src1\(29) & !\cpu|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(29),
	datab => \cpu|E_src1\(29),
	datad => VCC,
	cin => \cpu|Add1~57\,
	combout => \cpu|Add1~58_combout\,
	cout => \cpu|Add1~59\);

-- Location: LCCOMB_X42_Y27_N12
\cpu|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~60_combout\ = ((\cpu|E_src1\(30) $ (\cpu|E_src2\(30) $ (\cpu|Add1~59\)))) # (GND)
-- \cpu|Add1~61\ = CARRY((\cpu|E_src1\(30) & ((!\cpu|Add1~59\) # (!\cpu|E_src2\(30)))) # (!\cpu|E_src1\(30) & (!\cpu|E_src2\(30) & !\cpu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(30),
	datab => \cpu|E_src2\(30),
	datad => VCC,
	cin => \cpu|Add1~59\,
	combout => \cpu|Add1~60_combout\,
	cout => \cpu|Add1~61\);

-- Location: LCCOMB_X43_Y27_N26
\cpu|E_alu_result[30]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~55_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (((\cpu|E_alu_result[30]~54_combout\)))) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_alu_result[30]~54_combout\ & ((\cpu|Add1~60_combout\))) # 
-- (!\cpu|E_alu_result[30]~54_combout\ & (\cpu|Add2~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|Add2~60_combout\,
	datac => \cpu|E_alu_result[30]~54_combout\,
	datad => \cpu|Add1~60_combout\,
	combout => \cpu|E_alu_result[30]~55_combout\);

-- Location: LCCOMB_X43_Y27_N6
\cpu|E_alu_result[30]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[30]~80_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[30]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[30]~55_combout\,
	combout => \cpu|E_alu_result[30]~80_combout\);

-- Location: LCFF_X43_Y27_N7
\cpu|W_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[30]~80_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(30));

-- Location: LCCOMB_X37_Y27_N18
\cpu|W_rf_wr_data[30]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[30]~25_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(6))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(30) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte3_data\(6),
	datac => \cpu|W_alu_result\(30),
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[30]~25_combout\);

-- Location: LCCOMB_X41_Y25_N4
\cpu|R_src1[31]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[31]~46_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[31]~46_combout\);

-- Location: LCFF_X41_Y25_N5
\cpu|E_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[31]~46_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(31));

-- Location: LCFF_X40_Y27_N17
\cpu|E_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[31]~17_combout\,
	sdata => \cpu|E_src1\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X40_Y27_N26
\cpu|E_shift_rot_result_nxt[30]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[30]~19_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(31)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(29),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(31),
	combout => \cpu|E_shift_rot_result_nxt[30]~19_combout\);

-- Location: LCFF_X40_Y27_N27
\cpu|E_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[30]~19_combout\,
	sdata => \cpu|E_src1\(30),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X40_Y27_N4
\cpu|E_shift_rot_result_nxt[29]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[29]~21_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(30)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(28),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(30),
	combout => \cpu|E_shift_rot_result_nxt[29]~21_combout\);

-- Location: LCFF_X40_Y27_N5
\cpu|E_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[29]~21_combout\,
	sdata => \cpu|E_src1\(29),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X42_Y27_N30
\cpu|E_logic_result[29]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[29]~19_combout\ = (\cpu|E_src2\(29) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(29) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(29) & ((\cpu|E_src1\(29) & (\cpu|R_logic_op\(1))) # (!\cpu|E_src1\(29) & (!\cpu|R_logic_op\(1) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(29),
	datab => \cpu|E_src1\(29),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[29]~19_combout\);

-- Location: LCCOMB_X43_Y27_N4
\cpu|E_alu_result[29]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~56_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & (\cpu|E_shift_rot_result\(29))) # (!\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_logic_result[29]~19_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|W_alu_result[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_shift_rot_result\(29),
	datac => \cpu|E_logic_result[29]~19_combout\,
	datad => \cpu|W_alu_result[20]~15_combout\,
	combout => \cpu|E_alu_result[29]~56_combout\);

-- Location: LCCOMB_X43_Y27_N30
\cpu|E_alu_result[29]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~57_combout\ = (\cpu|E_alu_result[29]~56_combout\ & (((\cpu|W_alu_result[20]~14_combout\) # (\cpu|Add1~58_combout\)))) # (!\cpu|E_alu_result[29]~56_combout\ & (\cpu|Add2~58_combout\ & (!\cpu|W_alu_result[20]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~58_combout\,
	datab => \cpu|E_alu_result[29]~56_combout\,
	datac => \cpu|W_alu_result[20]~14_combout\,
	datad => \cpu|Add1~58_combout\,
	combout => \cpu|E_alu_result[29]~57_combout\);

-- Location: LCCOMB_X43_Y27_N24
\cpu|E_alu_result[29]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[29]~81_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[29]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[29]~57_combout\,
	combout => \cpu|E_alu_result[29]~81_combout\);

-- Location: LCFF_X43_Y27_N25
\cpu|W_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[29]~81_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(29));

-- Location: LCCOMB_X38_Y26_N4
\cpu|W_rf_wr_data[29]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[29]~26_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(5))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(29) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte3_data\(5),
	datac => \cpu|W_alu_result\(29),
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[29]~26_combout\);

-- Location: LCCOMB_X34_Y27_N2
\cpu|R_src1[24]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[24]~53_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[24]~53_combout\);

-- Location: LCFF_X34_Y27_N3
\cpu|E_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[24]~53_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(24));

-- Location: LCCOMB_X34_Y27_N26
\cpu|R_src1[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[14]~44_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) & (!\cpu|R_src1~41_combout\ & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[14]~44_combout\);

-- Location: LCFF_X34_Y27_N27
\cpu|E_src1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[14]~44_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(14));

-- Location: LCCOMB_X42_Y29_N16
\cpu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~0_combout\ = (\cpu|E_src1\(0) & ((GND) # (!\cpu|E_src2\(0)))) # (!\cpu|E_src1\(0) & (\cpu|E_src2\(0) $ (GND)))
-- \cpu|Add1~1\ = CARRY((\cpu|E_src1\(0)) # (!\cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(0),
	datab => \cpu|E_src2\(0),
	datad => VCC,
	combout => \cpu|Add1~0_combout\,
	cout => \cpu|Add1~1\);

-- Location: LCCOMB_X42_Y29_N20
\cpu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~4_combout\ = ((\cpu|E_src1\(2) $ (\cpu|E_src2\(2) $ (\cpu|Add1~3\)))) # (GND)
-- \cpu|Add1~5\ = CARRY((\cpu|E_src1\(2) & ((!\cpu|Add1~3\) # (!\cpu|E_src2\(2)))) # (!\cpu|E_src1\(2) & (!\cpu|E_src2\(2) & !\cpu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(2),
	datab => \cpu|E_src2\(2),
	datad => VCC,
	cin => \cpu|Add1~3\,
	combout => \cpu|Add1~4_combout\,
	cout => \cpu|Add1~5\);

-- Location: LCCOMB_X42_Y29_N22
\cpu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~6_combout\ = (\cpu|E_src2\(3) & ((\cpu|E_src1\(3) & (!\cpu|Add1~5\)) # (!\cpu|E_src1\(3) & ((\cpu|Add1~5\) # (GND))))) # (!\cpu|E_src2\(3) & ((\cpu|E_src1\(3) & (\cpu|Add1~5\ & VCC)) # (!\cpu|E_src1\(3) & (!\cpu|Add1~5\))))
-- \cpu|Add1~7\ = CARRY((\cpu|E_src2\(3) & ((!\cpu|Add1~5\) # (!\cpu|E_src1\(3)))) # (!\cpu|E_src2\(3) & (!\cpu|E_src1\(3) & !\cpu|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(3),
	datab => \cpu|E_src1\(3),
	datad => VCC,
	cin => \cpu|Add1~5\,
	combout => \cpu|Add1~6_combout\,
	cout => \cpu|Add1~7\);

-- Location: LCCOMB_X42_Y29_N24
\cpu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~8_combout\ = ((\cpu|E_src2\(4) $ (\cpu|E_src1\(4) $ (\cpu|Add1~7\)))) # (GND)
-- \cpu|Add1~9\ = CARRY((\cpu|E_src2\(4) & (\cpu|E_src1\(4) & !\cpu|Add1~7\)) # (!\cpu|E_src2\(4) & ((\cpu|E_src1\(4)) # (!\cpu|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(4),
	datab => \cpu|E_src1\(4),
	datad => VCC,
	cin => \cpu|Add1~7\,
	combout => \cpu|Add1~8_combout\,
	cout => \cpu|Add1~9\);

-- Location: LCCOMB_X42_Y29_N26
\cpu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~10_combout\ = (\cpu|E_src1\(5) & ((\cpu|E_src2\(5) & (!\cpu|Add1~9\)) # (!\cpu|E_src2\(5) & (\cpu|Add1~9\ & VCC)))) # (!\cpu|E_src1\(5) & ((\cpu|E_src2\(5) & ((\cpu|Add1~9\) # (GND))) # (!\cpu|E_src2\(5) & (!\cpu|Add1~9\))))
-- \cpu|Add1~11\ = CARRY((\cpu|E_src1\(5) & (\cpu|E_src2\(5) & !\cpu|Add1~9\)) # (!\cpu|E_src1\(5) & ((\cpu|E_src2\(5)) # (!\cpu|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(5),
	datab => \cpu|E_src2\(5),
	datad => VCC,
	cin => \cpu|Add1~9\,
	combout => \cpu|Add1~10_combout\,
	cout => \cpu|Add1~11\);

-- Location: LCCOMB_X42_Y29_N28
\cpu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~12_combout\ = ((\cpu|E_src2\(6) $ (\cpu|E_src1\(6) $ (\cpu|Add1~11\)))) # (GND)
-- \cpu|Add1~13\ = CARRY((\cpu|E_src2\(6) & (\cpu|E_src1\(6) & !\cpu|Add1~11\)) # (!\cpu|E_src2\(6) & ((\cpu|E_src1\(6)) # (!\cpu|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(6),
	datab => \cpu|E_src1\(6),
	datad => VCC,
	cin => \cpu|Add1~11\,
	combout => \cpu|Add1~12_combout\,
	cout => \cpu|Add1~13\);

-- Location: LCCOMB_X42_Y29_N30
\cpu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~14_combout\ = (\cpu|E_src1\(7) & ((\cpu|E_src2\(7) & (!\cpu|Add1~13\)) # (!\cpu|E_src2\(7) & (\cpu|Add1~13\ & VCC)))) # (!\cpu|E_src1\(7) & ((\cpu|E_src2\(7) & ((\cpu|Add1~13\) # (GND))) # (!\cpu|E_src2\(7) & (!\cpu|Add1~13\))))
-- \cpu|Add1~15\ = CARRY((\cpu|E_src1\(7) & (\cpu|E_src2\(7) & !\cpu|Add1~13\)) # (!\cpu|E_src1\(7) & ((\cpu|E_src2\(7)) # (!\cpu|Add1~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(7),
	datab => \cpu|E_src2\(7),
	datad => VCC,
	cin => \cpu|Add1~13\,
	combout => \cpu|Add1~14_combout\,
	cout => \cpu|Add1~15\);

-- Location: LCCOMB_X42_Y28_N0
\cpu|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~16_combout\ = ((\cpu|E_src2\(8) $ (\cpu|E_src1\(8) $ (\cpu|Add1~15\)))) # (GND)
-- \cpu|Add1~17\ = CARRY((\cpu|E_src2\(8) & (\cpu|E_src1\(8) & !\cpu|Add1~15\)) # (!\cpu|E_src2\(8) & ((\cpu|E_src1\(8)) # (!\cpu|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(8),
	datab => \cpu|E_src1\(8),
	datad => VCC,
	cin => \cpu|Add1~15\,
	combout => \cpu|Add1~16_combout\,
	cout => \cpu|Add1~17\);

-- Location: LCCOMB_X42_Y28_N2
\cpu|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~18_combout\ = (\cpu|E_src1\(9) & ((\cpu|E_src2\(9) & (!\cpu|Add1~17\)) # (!\cpu|E_src2\(9) & (\cpu|Add1~17\ & VCC)))) # (!\cpu|E_src1\(9) & ((\cpu|E_src2\(9) & ((\cpu|Add1~17\) # (GND))) # (!\cpu|E_src2\(9) & (!\cpu|Add1~17\))))
-- \cpu|Add1~19\ = CARRY((\cpu|E_src1\(9) & (\cpu|E_src2\(9) & !\cpu|Add1~17\)) # (!\cpu|E_src1\(9) & ((\cpu|E_src2\(9)) # (!\cpu|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(9),
	datab => \cpu|E_src2\(9),
	datad => VCC,
	cin => \cpu|Add1~17\,
	combout => \cpu|Add1~18_combout\,
	cout => \cpu|Add1~19\);

-- Location: LCCOMB_X42_Y28_N4
\cpu|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~20_combout\ = ((\cpu|E_src2\(10) $ (\cpu|E_src1\(10) $ (\cpu|Add1~19\)))) # (GND)
-- \cpu|Add1~21\ = CARRY((\cpu|E_src2\(10) & (\cpu|E_src1\(10) & !\cpu|Add1~19\)) # (!\cpu|E_src2\(10) & ((\cpu|E_src1\(10)) # (!\cpu|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(10),
	datab => \cpu|E_src1\(10),
	datad => VCC,
	cin => \cpu|Add1~19\,
	combout => \cpu|Add1~20_combout\,
	cout => \cpu|Add1~21\);

-- Location: LCCOMB_X42_Y28_N6
\cpu|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~22_combout\ = (\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & (!\cpu|Add1~21\)) # (!\cpu|E_src2\(11) & (\cpu|Add1~21\ & VCC)))) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11) & ((\cpu|Add1~21\) # (GND))) # (!\cpu|E_src2\(11) & (!\cpu|Add1~21\))))
-- \cpu|Add1~23\ = CARRY((\cpu|E_src1\(11) & (\cpu|E_src2\(11) & !\cpu|Add1~21\)) # (!\cpu|E_src1\(11) & ((\cpu|E_src2\(11)) # (!\cpu|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(11),
	datab => \cpu|E_src2\(11),
	datad => VCC,
	cin => \cpu|Add1~21\,
	combout => \cpu|Add1~22_combout\,
	cout => \cpu|Add1~23\);

-- Location: LCCOMB_X42_Y28_N8
\cpu|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~24_combout\ = ((\cpu|E_src2\(12) $ (\cpu|E_src1\(12) $ (\cpu|Add1~23\)))) # (GND)
-- \cpu|Add1~25\ = CARRY((\cpu|E_src2\(12) & (\cpu|E_src1\(12) & !\cpu|Add1~23\)) # (!\cpu|E_src2\(12) & ((\cpu|E_src1\(12)) # (!\cpu|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(12),
	datab => \cpu|E_src1\(12),
	datad => VCC,
	cin => \cpu|Add1~23\,
	combout => \cpu|Add1~24_combout\,
	cout => \cpu|Add1~25\);

-- Location: LCCOMB_X42_Y28_N12
\cpu|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~28_combout\ = ((\cpu|E_src2\(14) $ (\cpu|E_src1\(14) $ (\cpu|Add1~27\)))) # (GND)
-- \cpu|Add1~29\ = CARRY((\cpu|E_src2\(14) & (\cpu|E_src1\(14) & !\cpu|Add1~27\)) # (!\cpu|E_src2\(14) & ((\cpu|E_src1\(14)) # (!\cpu|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(14),
	datab => \cpu|E_src1\(14),
	datad => VCC,
	cin => \cpu|Add1~27\,
	combout => \cpu|Add1~28_combout\,
	cout => \cpu|Add1~29\);

-- Location: LCCOMB_X42_Y28_N16
\cpu|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~32_combout\ = ((\cpu|E_src2\(16) $ (\cpu|E_src1\(16) $ (\cpu|Add1~31\)))) # (GND)
-- \cpu|Add1~33\ = CARRY((\cpu|E_src2\(16) & (\cpu|E_src1\(16) & !\cpu|Add1~31\)) # (!\cpu|E_src2\(16) & ((\cpu|E_src1\(16)) # (!\cpu|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(16),
	datab => \cpu|E_src1\(16),
	datad => VCC,
	cin => \cpu|Add1~31\,
	combout => \cpu|Add1~32_combout\,
	cout => \cpu|Add1~33\);

-- Location: LCCOMB_X42_Y28_N18
\cpu|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~34_combout\ = (\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & (!\cpu|Add1~33\)) # (!\cpu|E_src1\(17) & ((\cpu|Add1~33\) # (GND))))) # (!\cpu|E_src2\(17) & ((\cpu|E_src1\(17) & (\cpu|Add1~33\ & VCC)) # (!\cpu|E_src1\(17) & (!\cpu|Add1~33\))))
-- \cpu|Add1~35\ = CARRY((\cpu|E_src2\(17) & ((!\cpu|Add1~33\) # (!\cpu|E_src1\(17)))) # (!\cpu|E_src2\(17) & (!\cpu|E_src1\(17) & !\cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(17),
	datab => \cpu|E_src1\(17),
	datad => VCC,
	cin => \cpu|Add1~33\,
	combout => \cpu|Add1~34_combout\,
	cout => \cpu|Add1~35\);

-- Location: LCCOMB_X42_Y28_N22
\cpu|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~38_combout\ = (\cpu|E_src1\(19) & ((\cpu|E_src2\(19) & (!\cpu|Add1~37\)) # (!\cpu|E_src2\(19) & (\cpu|Add1~37\ & VCC)))) # (!\cpu|E_src1\(19) & ((\cpu|E_src2\(19) & ((\cpu|Add1~37\) # (GND))) # (!\cpu|E_src2\(19) & (!\cpu|Add1~37\))))
-- \cpu|Add1~39\ = CARRY((\cpu|E_src1\(19) & (\cpu|E_src2\(19) & !\cpu|Add1~37\)) # (!\cpu|E_src1\(19) & ((\cpu|E_src2\(19)) # (!\cpu|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(19),
	datab => \cpu|E_src2\(19),
	datad => VCC,
	cin => \cpu|Add1~37\,
	combout => \cpu|Add1~38_combout\,
	cout => \cpu|Add1~39\);

-- Location: LCCOMB_X42_Y28_N26
\cpu|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~42_combout\ = (\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & (!\cpu|Add1~41\)) # (!\cpu|E_src1\(21) & ((\cpu|Add1~41\) # (GND))))) # (!\cpu|E_src2\(21) & ((\cpu|E_src1\(21) & (\cpu|Add1~41\ & VCC)) # (!\cpu|E_src1\(21) & (!\cpu|Add1~41\))))
-- \cpu|Add1~43\ = CARRY((\cpu|E_src2\(21) & ((!\cpu|Add1~41\) # (!\cpu|E_src1\(21)))) # (!\cpu|E_src2\(21) & (!\cpu|E_src1\(21) & !\cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(21),
	datab => \cpu|E_src1\(21),
	datad => VCC,
	cin => \cpu|Add1~41\,
	combout => \cpu|Add1~42_combout\,
	cout => \cpu|Add1~43\);

-- Location: LCCOMB_X42_Y28_N30
\cpu|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~46_combout\ = (\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & (!\cpu|Add1~45\)) # (!\cpu|E_src2\(23) & (\cpu|Add1~45\ & VCC)))) # (!\cpu|E_src1\(23) & ((\cpu|E_src2\(23) & ((\cpu|Add1~45\) # (GND))) # (!\cpu|E_src2\(23) & (!\cpu|Add1~45\))))
-- \cpu|Add1~47\ = CARRY((\cpu|E_src1\(23) & (\cpu|E_src2\(23) & !\cpu|Add1~45\)) # (!\cpu|E_src1\(23) & ((\cpu|E_src2\(23)) # (!\cpu|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(23),
	datab => \cpu|E_src2\(23),
	datad => VCC,
	cin => \cpu|Add1~45\,
	combout => \cpu|Add1~46_combout\,
	cout => \cpu|Add1~47\);

-- Location: LCCOMB_X42_Y26_N26
\cpu|E_shift_rot_result_nxt[22]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[22]~23_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(23)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(21),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(23),
	combout => \cpu|E_shift_rot_result_nxt[22]~23_combout\);

-- Location: LCFF_X42_Y26_N27
\cpu|E_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[22]~23_combout\,
	sdata => \cpu|E_src1\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X42_Y26_N28
\cpu|E_shift_rot_result_nxt[23]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[23]~24_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(24))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(24),
	datad => \cpu|E_shift_rot_result\(22),
	combout => \cpu|E_shift_rot_result_nxt[23]~24_combout\);

-- Location: LCCOMB_X34_Y27_N20
\cpu|R_src1[23]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[23]~54_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[23]~54_combout\);

-- Location: LCFF_X34_Y27_N21
\cpu|E_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[23]~54_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(23));

-- Location: LCFF_X42_Y26_N29
\cpu|E_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[23]~24_combout\,
	sdata => \cpu|E_src1\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X40_Y27_N22
\cpu|E_shift_rot_result_nxt[24]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[24]~25_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(25))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(25),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(23),
	combout => \cpu|E_shift_rot_result_nxt[24]~25_combout\);

-- Location: LCFF_X40_Y27_N23
\cpu|E_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[24]~25_combout\,
	sdata => \cpu|E_src1\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X40_Y27_N8
\cpu|E_shift_rot_result_nxt[25]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[25]~26_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(26)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(24),
	datad => \cpu|E_shift_rot_result\(26),
	combout => \cpu|E_shift_rot_result_nxt[25]~26_combout\);

-- Location: LCCOMB_X34_Y27_N16
\cpu|R_src1[25]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[25]~52_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[25]~52_combout\);

-- Location: LCFF_X34_Y27_N17
\cpu|E_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[25]~52_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(25));

-- Location: LCFF_X40_Y27_N9
\cpu|E_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[25]~26_combout\,
	sdata => \cpu|E_src1\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X40_Y27_N2
\cpu|E_shift_rot_result_nxt[26]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[26]~27_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(27))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(27),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(25),
	combout => \cpu|E_shift_rot_result_nxt[26]~27_combout\);

-- Location: LCFF_X40_Y27_N3
\cpu|E_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[26]~27_combout\,
	sdata => \cpu|E_src1\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X40_Y27_N6
\cpu|E_shift_rot_result_nxt[27]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[27]~29_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(28))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(28),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(26),
	combout => \cpu|E_shift_rot_result_nxt[27]~29_combout\);

-- Location: LCFF_X40_Y27_N7
\cpu|E_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[27]~29_combout\,
	sdata => \cpu|E_src1\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X41_Y27_N28
\cpu|E_logic_result[27]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[27]~21_combout\ = (\cpu|E_src1\(27) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(27)))))) # (!\cpu|E_src1\(27) & ((\cpu|E_src2\(27) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(27) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(27),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src2\(27),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[27]~21_combout\);

-- Location: LCCOMB_X37_Y27_N10
\cpu|E_alu_result[27]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~60_combout\ = (\cpu|W_alu_result[20]~15_combout\ & (((\cpu|E_shift_rot_result\(27))) # (!\cpu|W_alu_result[20]~14_combout\))) # (!\cpu|W_alu_result[20]~15_combout\ & (\cpu|W_alu_result[20]~14_combout\ & 
-- ((\cpu|E_logic_result[27]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|E_shift_rot_result\(27),
	datad => \cpu|E_logic_result[27]~21_combout\,
	combout => \cpu|E_alu_result[27]~60_combout\);

-- Location: LCCOMB_X37_Y27_N16
\cpu|E_alu_result[27]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~61_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (((\cpu|E_alu_result[27]~60_combout\)))) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_alu_result[27]~60_combout\ & ((\cpu|Add1~54_combout\))) # 
-- (!\cpu|E_alu_result[27]~60_combout\ & (\cpu|Add2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~54_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|Add1~54_combout\,
	datad => \cpu|E_alu_result[27]~60_combout\,
	combout => \cpu|E_alu_result[27]~61_combout\);

-- Location: LCCOMB_X37_Y27_N20
\cpu|E_alu_result[27]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[27]~83_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (\cpu|E_alu_result[27]~61_combout\ & !\cpu|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|E_alu_result[27]~61_combout\,
	datad => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result[27]~83_combout\);

-- Location: LCFF_X37_Y27_N21
\cpu|W_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[27]~83_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(27));

-- Location: LCCOMB_X37_Y27_N30
\cpu|W_rf_wr_data[27]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[27]~28_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte3_data\(3))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(27) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte3_data\(3),
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|W_alu_result\(27),
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[27]~28_combout\);

-- Location: LCCOMB_X34_Y28_N2
\cpu|E_src2[23]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[23]~7_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[23]~7_combout\);

-- Location: LCFF_X34_Y28_N3
\cpu|E_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[23]~7_combout\,
	sdata => \cpu|D_iw\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(23));

-- Location: LCCOMB_X42_Y26_N18
\cpu|E_logic_result[23]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[23]~24_combout\ = (\cpu|E_src2\(23) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(23)))))) # (!\cpu|E_src2\(23) & ((\cpu|E_src1\(23) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(23) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(23),
	datac => \cpu|E_src1\(23),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[23]~24_combout\);

-- Location: LCCOMB_X42_Y26_N16
\cpu|E_alu_result[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~42_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_shift_rot_result\(23)) # ((!\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|W_alu_result[20]~15_combout\ & (((\cpu|E_logic_result[23]~24_combout\ & 
-- \cpu|W_alu_result[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(23),
	datab => \cpu|E_logic_result[23]~24_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|W_alu_result[20]~14_combout\,
	combout => \cpu|E_alu_result[23]~42_combout\);

-- Location: LCCOMB_X40_Y26_N2
\cpu|E_alu_result[23]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~43_combout\ = (\cpu|E_alu_result[23]~42_combout\ & (((\cpu|Add1~46_combout\) # (\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|E_alu_result[23]~42_combout\ & (\cpu|Add2~46_combout\ & ((!\cpu|W_alu_result[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~46_combout\,
	datab => \cpu|E_alu_result[23]~42_combout\,
	datac => \cpu|Add1~46_combout\,
	datad => \cpu|W_alu_result[20]~14_combout\,
	combout => \cpu|E_alu_result[23]~43_combout\);

-- Location: LCCOMB_X40_Y26_N12
\cpu|E_alu_result[23]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[23]~74_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (\cpu|E_alu_result[23]~43_combout\ & !\cpu|R_ctrl_br_cmp~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|E_alu_result[23]~43_combout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result[23]~74_combout\);

-- Location: LCFF_X40_Y26_N13
\cpu|W_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[23]~74_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(23));

-- Location: LCCOMB_X40_Y26_N10
\cpu|W_rf_wr_data[23]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[23]~19_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(7))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~34_combout\ & \cpu|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|av_ld_byte2_data\(7),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|W_alu_result\(23),
	combout => \cpu|W_rf_wr_data[23]~19_combout\);

-- Location: LCCOMB_X41_Y26_N10
\cpu|R_src1[16]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[16]~61_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[16]~61_combout\);

-- Location: LCFF_X41_Y26_N11
\cpu|E_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[16]~61_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(16));

-- Location: LCCOMB_X33_Y28_N14
\cpu|R_src2_lo[14]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[14]~6_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(20))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(20),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \cpu|R_src2_lo[14]~6_combout\);

-- Location: LCFF_X33_Y28_N15
\cpu|E_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[14]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(14));

-- Location: LCCOMB_X34_Y28_N24
\cpu|R_src2_lo[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[10]~10_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(16))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|D_iw\(16),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \cpu|R_src2_lo[10]~10_combout\);

-- Location: LCFF_X34_Y28_N25
\cpu|E_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[10]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(10));

-- Location: LCCOMB_X38_Y27_N24
\cpu|E_src1[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[7]~9_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \cpu|D_iw\(11),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[7]~9_combout\);

-- Location: LCCOMB_X37_Y29_N12
\cpu|R_ctrl_br_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_ctrl_br_nxt~0_combout\ = (\cpu|D_iw\(1) & (\cpu|D_iw\(2) & !\cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(0),
	combout => \cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCFF_X37_Y29_N13
\cpu|R_ctrl_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_ctrl_br_nxt~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_br~regout\);

-- Location: LCCOMB_X38_Y28_N6
\cpu|Equal101~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~1_combout\ = (!\cpu|D_iw\(15) & !\cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(14),
	combout => \cpu|Equal101~1_combout\);

-- Location: LCCOMB_X36_Y29_N28
\cpu|Equal101~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~4_combout\ = (\cpu|D_ctrl_force_src2_zero~2_combout\ & (\cpu|Equal101~0_combout\ & (\cpu|Equal101~1_combout\ & \cpu|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_force_src2_zero~2_combout\,
	datab => \cpu|Equal101~0_combout\,
	datac => \cpu|Equal101~1_combout\,
	datad => \cpu|Equal2~4_combout\,
	combout => \cpu|Equal101~4_combout\);

-- Location: LCCOMB_X37_Y29_N28
\cpu|D_ctrl_force_src2_zero~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~2_combout\ = (\cpu|D_iw\(11) & !\cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X37_Y29_N4
\cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (!\cpu|D_iw\(12) & ((\cpu|D_iw\(13)) # (\cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(12),
	combout => \cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X37_Y29_N14
\cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\cpu|Equal2~3_combout\ & (\cpu|D_ctrl_force_src2_zero~2_combout\ & (\cpu|D_ctrl_uncond_cti_non_br~0_combout\ & \cpu|Equal2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datad => \cpu|Equal2~8_combout\,
	combout => \cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: LCCOMB_X36_Y29_N2
\cpu|D_ctrl_uncond_cti_non_br~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_uncond_cti_non_br~2_combout\ = (\cpu|D_ctrl_jmp_direct~0_combout\) # ((\cpu|Equal101~4_combout\) # ((\cpu|D_ctrl_uncond_cti_non_br~1_combout\) # (\cpu|Equal101~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_jmp_direct~0_combout\,
	datab => \cpu|Equal101~4_combout\,
	datac => \cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	datad => \cpu|Equal101~6_combout\,
	combout => \cpu|D_ctrl_uncond_cti_non_br~2_combout\);

-- Location: LCFF_X36_Y29_N3
\cpu|R_ctrl_uncond_cti_non_br\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_uncond_cti_non_br~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_uncond_cti_non_br~regout\);

-- Location: LCCOMB_X38_Y29_N0
\cpu|F_pc_sel_nxt.10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_sel_nxt.10~0_combout\ = (\cpu|W_status_reg_pie_inst_nxt~0_combout\) # ((!\cpu|R_ctrl_uncond_cti_non_br~regout\ & ((!\cpu|R_ctrl_br~regout\) # (!\cpu|W_cmp_result~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_cmp_result~regout\,
	datab => \cpu|R_ctrl_br~regout\,
	datac => \cpu|R_ctrl_uncond_cti_non_br~regout\,
	datad => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X40_Y25_N24
\cpu|W_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_valid~0_combout\ = (!\cpu|d_write_nxt~4_combout\ & (!\cpu|d_write_nxt~2_combout\ & (!\cpu|E_stall~4_combout\ & \cpu|E_valid~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write_nxt~4_combout\,
	datab => \cpu|d_write_nxt~2_combout\,
	datac => \cpu|E_stall~4_combout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|W_valid~0_combout\);

-- Location: LCFF_X40_Y25_N25
\cpu|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_valid~regout\);

-- Location: LCFF_X36_Y30_N25
\cpu|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[5]~4_combout\,
	sdata => \cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(5));

-- Location: LCCOMB_X37_Y30_N8
\cpu|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[4]~8_combout\ = (\cpu|F_pc\(4) & (\cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\cpu|F_pc\(4) & (!\cpu|F_pc_plus_one[3]~7\ & VCC))
-- \cpu|F_pc_plus_one[4]~9\ = CARRY((\cpu|F_pc\(4) & !\cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(4),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[3]~7\,
	combout => \cpu|F_pc_plus_one[4]~8_combout\,
	cout => \cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X37_Y30_N10
\cpu|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[5]~10_combout\ = (\cpu|F_pc\(5) & (!\cpu|F_pc_plus_one[4]~9\)) # (!\cpu|F_pc\(5) & ((\cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \cpu|F_pc_plus_one[5]~11\ = CARRY((!\cpu|F_pc_plus_one[4]~9\) # (!\cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(5),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[4]~9\,
	combout => \cpu|F_pc_plus_one[5]~10_combout\,
	cout => \cpu|F_pc_plus_one[5]~11\);

-- Location: LCFF_X38_Y27_N25
\cpu|E_src1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[7]~9_combout\,
	sdata => \cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(7));

-- Location: LCCOMB_X41_Y29_N16
\cpu|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~0_combout\ = (\cpu|E_src2\(0) & (\cpu|E_src1\(0) $ (VCC))) # (!\cpu|E_src2\(0) & (\cpu|E_src1\(0) & VCC))
-- \cpu|Add2~1\ = CARRY((\cpu|E_src2\(0) & \cpu|E_src1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(0),
	datab => \cpu|E_src1\(0),
	datad => VCC,
	combout => \cpu|Add2~0_combout\,
	cout => \cpu|Add2~1\);

-- Location: LCCOMB_X41_Y29_N22
\cpu|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~6_combout\ = (\cpu|E_src1\(3) & ((\cpu|E_src2\(3) & (\cpu|Add2~5\ & VCC)) # (!\cpu|E_src2\(3) & (!\cpu|Add2~5\)))) # (!\cpu|E_src1\(3) & ((\cpu|E_src2\(3) & (!\cpu|Add2~5\)) # (!\cpu|E_src2\(3) & ((\cpu|Add2~5\) # (GND)))))
-- \cpu|Add2~7\ = CARRY((\cpu|E_src1\(3) & (!\cpu|E_src2\(3) & !\cpu|Add2~5\)) # (!\cpu|E_src1\(3) & ((!\cpu|Add2~5\) # (!\cpu|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(3),
	datab => \cpu|E_src2\(3),
	datad => VCC,
	cin => \cpu|Add2~5\,
	combout => \cpu|Add2~6_combout\,
	cout => \cpu|Add2~7\);

-- Location: LCCOMB_X41_Y29_N24
\cpu|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~8_combout\ = ((\cpu|E_src2\(4) $ (\cpu|E_src1\(4) $ (!\cpu|Add2~7\)))) # (GND)
-- \cpu|Add2~9\ = CARRY((\cpu|E_src2\(4) & ((\cpu|E_src1\(4)) # (!\cpu|Add2~7\))) # (!\cpu|E_src2\(4) & (\cpu|E_src1\(4) & !\cpu|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(4),
	datab => \cpu|E_src1\(4),
	datad => VCC,
	cin => \cpu|Add2~7\,
	combout => \cpu|Add2~8_combout\,
	cout => \cpu|Add2~9\);

-- Location: LCCOMB_X41_Y29_N26
\cpu|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~10_combout\ = (\cpu|E_src1\(5) & ((\cpu|E_src2\(5) & (\cpu|Add2~9\ & VCC)) # (!\cpu|E_src2\(5) & (!\cpu|Add2~9\)))) # (!\cpu|E_src1\(5) & ((\cpu|E_src2\(5) & (!\cpu|Add2~9\)) # (!\cpu|E_src2\(5) & ((\cpu|Add2~9\) # (GND)))))
-- \cpu|Add2~11\ = CARRY((\cpu|E_src1\(5) & (!\cpu|E_src2\(5) & !\cpu|Add2~9\)) # (!\cpu|E_src1\(5) & ((!\cpu|Add2~9\) # (!\cpu|E_src2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(5),
	datab => \cpu|E_src2\(5),
	datad => VCC,
	cin => \cpu|Add2~9\,
	combout => \cpu|Add2~10_combout\,
	cout => \cpu|Add2~11\);

-- Location: LCCOMB_X41_Y28_N2
\cpu|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~18_combout\ = (\cpu|E_src1\(9) & ((\cpu|E_src2\(9) & (\cpu|Add2~17\ & VCC)) # (!\cpu|E_src2\(9) & (!\cpu|Add2~17\)))) # (!\cpu|E_src1\(9) & ((\cpu|E_src2\(9) & (!\cpu|Add2~17\)) # (!\cpu|E_src2\(9) & ((\cpu|Add2~17\) # (GND)))))
-- \cpu|Add2~19\ = CARRY((\cpu|E_src1\(9) & (!\cpu|E_src2\(9) & !\cpu|Add2~17\)) # (!\cpu|E_src1\(9) & ((!\cpu|Add2~17\) # (!\cpu|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(9),
	datab => \cpu|E_src2\(9),
	datad => VCC,
	cin => \cpu|Add2~17\,
	combout => \cpu|Add2~18_combout\,
	cout => \cpu|Add2~19\);

-- Location: LCCOMB_X41_Y28_N12
\cpu|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~28_combout\ = ((\cpu|E_src1\(14) $ (\cpu|E_src2\(14) $ (!\cpu|Add2~27\)))) # (GND)
-- \cpu|Add2~29\ = CARRY((\cpu|E_src1\(14) & ((\cpu|E_src2\(14)) # (!\cpu|Add2~27\))) # (!\cpu|E_src1\(14) & (\cpu|E_src2\(14) & !\cpu|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(14),
	datab => \cpu|E_src2\(14),
	datad => VCC,
	cin => \cpu|Add2~27\,
	combout => \cpu|Add2~28_combout\,
	cout => \cpu|Add2~29\);

-- Location: LCCOMB_X41_Y28_N16
\cpu|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~32_combout\ = ((\cpu|E_src2\(16) $ (\cpu|E_src1\(16) $ (!\cpu|Add2~31\)))) # (GND)
-- \cpu|Add2~33\ = CARRY((\cpu|E_src2\(16) & ((\cpu|E_src1\(16)) # (!\cpu|Add2~31\))) # (!\cpu|E_src2\(16) & (\cpu|E_src1\(16) & !\cpu|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(16),
	datab => \cpu|E_src1\(16),
	datad => VCC,
	cin => \cpu|Add2~31\,
	combout => \cpu|Add2~32_combout\,
	cout => \cpu|Add2~33\);

-- Location: LCCOMB_X41_Y28_N22
\cpu|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~38_combout\ = (\cpu|E_src1\(19) & ((\cpu|E_src2\(19) & (\cpu|Add2~37\ & VCC)) # (!\cpu|E_src2\(19) & (!\cpu|Add2~37\)))) # (!\cpu|E_src1\(19) & ((\cpu|E_src2\(19) & (!\cpu|Add2~37\)) # (!\cpu|E_src2\(19) & ((\cpu|Add2~37\) # (GND)))))
-- \cpu|Add2~39\ = CARRY((\cpu|E_src1\(19) & (!\cpu|E_src2\(19) & !\cpu|Add2~37\)) # (!\cpu|E_src1\(19) & ((!\cpu|Add2~37\) # (!\cpu|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(19),
	datab => \cpu|E_src2\(19),
	datad => VCC,
	cin => \cpu|Add2~37\,
	combout => \cpu|Add2~38_combout\,
	cout => \cpu|Add2~39\);

-- Location: LCCOMB_X38_Y26_N30
\cpu|E_alu_result[21]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~63_combout\ = (\cpu|E_alu_result[21]~62_combout\ & (((\cpu|W_alu_result[20]~14_combout\) # (\cpu|Add1~42_combout\)))) # (!\cpu|E_alu_result[21]~62_combout\ & (\cpu|Add2~42_combout\ & (!\cpu|W_alu_result[20]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[21]~62_combout\,
	datab => \cpu|Add2~42_combout\,
	datac => \cpu|W_alu_result[20]~14_combout\,
	datad => \cpu|Add1~42_combout\,
	combout => \cpu|E_alu_result[21]~63_combout\);

-- Location: LCCOMB_X38_Y26_N26
\cpu|E_alu_result[21]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[21]~84_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[21]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[21]~63_combout\,
	combout => \cpu|E_alu_result[21]~84_combout\);

-- Location: LCFF_X38_Y26_N27
\cpu|W_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[21]~84_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(21));

-- Location: LCCOMB_X38_Y26_N22
\cpu|W_rf_wr_data[21]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[21]~29_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(5))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(21) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte2_data\(5),
	datab => \cpu|W_alu_result\(21),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[21]~29_combout\);

-- Location: LCCOMB_X35_Y28_N16
\cpu|E_src2[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[20]~10_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[20]~10_combout\);

-- Location: LCCOMB_X35_Y28_N24
\cpu|D_iw[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[10]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory|the_altsyncram|auto_generated|q_a\(10),
	combout => \cpu|D_iw[10]~feeder_combout\);

-- Location: LCFF_X35_Y28_N25
\cpu|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[10]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(10));

-- Location: LCFF_X35_Y28_N17
\cpu|E_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[20]~10_combout\,
	sdata => \cpu|D_iw\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(20));

-- Location: LCCOMB_X42_Y26_N8
\cpu|E_logic_result[20]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[20]~27_combout\ = (\cpu|E_src1\(20) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(20) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(20) & ((\cpu|E_src2\(20) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(20) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(20),
	datab => \cpu|E_src2\(20),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[20]~27_combout\);

-- Location: LCCOMB_X42_Y26_N6
\cpu|E_shift_rot_result_nxt[21]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[21]~30_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(22)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(20),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(22),
	combout => \cpu|E_shift_rot_result_nxt[21]~30_combout\);

-- Location: LCFF_X42_Y26_N7
\cpu|E_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[21]~30_combout\,
	sdata => \cpu|E_src1\(21),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X42_Y26_N24
\cpu|E_shift_rot_result_nxt[20]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[20]~31_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(21)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(19),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(21),
	combout => \cpu|E_shift_rot_result_nxt[20]~31_combout\);

-- Location: LCFF_X42_Y26_N25
\cpu|E_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[20]~31_combout\,
	sdata => \cpu|E_src1\(20),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X42_Y26_N14
\cpu|E_alu_result[20]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~65_combout\ = (\cpu|E_alu_result[20]~64_combout\ & (((\cpu|E_shift_rot_result\(20)) # (!\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|E_alu_result[20]~64_combout\ & (\cpu|E_logic_result[20]~27_combout\ & 
-- ((\cpu|W_alu_result[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[20]~64_combout\,
	datab => \cpu|E_logic_result[20]~27_combout\,
	datac => \cpu|E_shift_rot_result\(20),
	datad => \cpu|W_alu_result[20]~14_combout\,
	combout => \cpu|E_alu_result[20]~65_combout\);

-- Location: LCCOMB_X42_Y26_N20
\cpu|E_alu_result[20]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[20]~85_combout\ = (\cpu|E_alu_result[20]~65_combout\ & (!\cpu|R_ctrl_br_cmp~regout\ & !\cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_alu_result[20]~65_combout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|R_ctrl_rdctl_inst~regout\,
	combout => \cpu|E_alu_result[20]~85_combout\);

-- Location: LCFF_X42_Y26_N21
\cpu|W_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[20]~85_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(20));

-- Location: LCCOMB_X35_Y27_N28
\cpu|W_rf_wr_data[20]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[20]~30_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(4))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(20) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte2_data\(4),
	datab => \cpu|W_alu_result\(20),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[20]~30_combout\);

-- Location: LCCOMB_X35_Y28_N26
\cpu|E_src2[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[19]~11_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[19]~11_combout\);

-- Location: LCFF_X35_Y28_N27
\cpu|E_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[19]~11_combout\,
	sdata => \cpu|D_iw\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(19));

-- Location: LCCOMB_X43_Y28_N26
\cpu|E_logic_result[19]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[19]~28_combout\ = (\cpu|E_src1\(19) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(19) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(19) & ((\cpu|R_logic_op\(1) & (\cpu|E_src2\(19))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(19) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src1\(19),
	datac => \cpu|E_src2\(19),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[19]~28_combout\);

-- Location: LCCOMB_X43_Y28_N4
\cpu|E_alu_result[19]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~66_combout\ = (\cpu|W_alu_result[20]~15_combout\ & (((\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|W_alu_result[20]~15_combout\ & ((\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_logic_result[19]~28_combout\))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (\cpu|Add2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|Add2~38_combout\,
	datac => \cpu|W_alu_result[20]~14_combout\,
	datad => \cpu|E_logic_result[19]~28_combout\,
	combout => \cpu|E_alu_result[19]~66_combout\);

-- Location: LCCOMB_X43_Y28_N30
\cpu|E_alu_result[19]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~67_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_alu_result[19]~66_combout\ & (\cpu|E_shift_rot_result\(19))) # (!\cpu|E_alu_result[19]~66_combout\ & ((\cpu|Add1~38_combout\))))) # (!\cpu|W_alu_result[20]~15_combout\ & 
-- (((\cpu|E_alu_result[19]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(19),
	datab => \cpu|W_alu_result[20]~15_combout\,
	datac => \cpu|E_alu_result[19]~66_combout\,
	datad => \cpu|Add1~38_combout\,
	combout => \cpu|E_alu_result[19]~67_combout\);

-- Location: LCCOMB_X43_Y28_N28
\cpu|E_alu_result[19]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[19]~86_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[19]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[19]~67_combout\,
	combout => \cpu|E_alu_result[19]~86_combout\);

-- Location: LCFF_X43_Y28_N29
\cpu|W_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[19]~86_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(19));

-- Location: LCCOMB_X37_Y27_N2
\cpu|W_rf_wr_data[19]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[19]~31_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(3))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~34_combout\ & ((\cpu|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~34_combout\,
	datab => \cpu|av_ld_byte2_data\(3),
	datac => \cpu|W_alu_result\(19),
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[19]~31_combout\);

-- Location: LCCOMB_X34_Y27_N14
\cpu|R_src1[18]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[18]~59_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[18]~59_combout\);

-- Location: LCFF_X34_Y27_N15
\cpu|E_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[18]~59_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(18));

-- Location: LCFF_X43_Y28_N9
\cpu|E_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[18]~20_combout\,
	sdata => \cpu|E_src1\(18),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X34_Y28_N6
\cpu|E_src2[18]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[18]~12_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[18]~12_combout\);

-- Location: LCFF_X34_Y28_N7
\cpu|E_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[18]~12_combout\,
	sdata => \cpu|D_iw\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(18));

-- Location: LCCOMB_X43_Y28_N12
\cpu|E_logic_result[18]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[18]~29_combout\ = (\cpu|E_src1\(18) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(18) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(18) & ((\cpu|R_logic_op\(1) & (\cpu|E_src2\(18))) # (!\cpu|R_logic_op\(1) & (!\cpu|E_src2\(18) & 
-- !\cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src1\(18),
	datac => \cpu|E_src2\(18),
	datad => \cpu|R_logic_op\(0),
	combout => \cpu|E_logic_result[18]~29_combout\);

-- Location: LCCOMB_X43_Y28_N2
\cpu|E_alu_result[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~69_combout\ = (\cpu|E_alu_result[18]~68_combout\ & ((\cpu|E_shift_rot_result\(18)) # ((!\cpu|W_alu_result[20]~14_combout\)))) # (!\cpu|E_alu_result[18]~68_combout\ & (((\cpu|W_alu_result[20]~14_combout\ & 
-- \cpu|E_logic_result[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[18]~68_combout\,
	datab => \cpu|E_shift_rot_result\(18),
	datac => \cpu|W_alu_result[20]~14_combout\,
	datad => \cpu|E_logic_result[18]~29_combout\,
	combout => \cpu|E_alu_result[18]~69_combout\);

-- Location: LCCOMB_X43_Y28_N22
\cpu|E_alu_result[18]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[18]~87_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[18]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[18]~69_combout\,
	combout => \cpu|E_alu_result[18]~87_combout\);

-- Location: LCFF_X43_Y28_N23
\cpu|W_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[18]~87_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(18));

-- Location: LCCOMB_X36_Y27_N30
\cpu|W_rf_wr_data[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[18]~32_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte2_data\(2))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~34_combout\ & ((\cpu|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|av_ld_byte2_data\(2),
	datad => \cpu|W_alu_result\(18),
	combout => \cpu|W_rf_wr_data[18]~32_combout\);

-- Location: LCCOMB_X41_Y26_N26
\cpu|R_src1[17]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[17]~60_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src1~41_combout\,
	datab => \cpu|R_ctrl_jmp_direct~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[17]~60_combout\);

-- Location: LCFF_X41_Y26_N27
\cpu|E_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[17]~60_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(17));

-- Location: LCCOMB_X35_Y28_N20
\cpu|E_src2[17]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src2[17]~13_combout\ = (\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \cpu|D_iw\(21),
	combout => \cpu|E_src2[17]~13_combout\);

-- Location: LCFF_X35_Y28_N21
\cpu|E_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src2[17]~13_combout\,
	sdata => \cpu|D_iw\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|R_src2_hi~2_combout\,
	sload => \cpu|R_ctrl_hi_imm16~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(17));

-- Location: LCCOMB_X43_Y28_N14
\cpu|E_logic_result[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[17]~30_combout\ = (\cpu|E_src1\(17) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(17)))))) # (!\cpu|E_src1\(17) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src2\(17)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src1\(17),
	datad => \cpu|E_src2\(17),
	combout => \cpu|E_logic_result[17]~30_combout\);

-- Location: LCCOMB_X43_Y28_N20
\cpu|E_alu_result[17]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~70_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (((\cpu|E_logic_result[17]~30_combout\) # (\cpu|W_alu_result[20]~15_combout\)))) # (!\cpu|W_alu_result[20]~14_combout\ & (\cpu|Add2~34_combout\ & 
-- ((!\cpu|W_alu_result[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~34_combout\,
	datab => \cpu|E_logic_result[17]~30_combout\,
	datac => \cpu|W_alu_result[20]~14_combout\,
	datad => \cpu|W_alu_result[20]~15_combout\,
	combout => \cpu|E_alu_result[17]~70_combout\);

-- Location: LCCOMB_X43_Y28_N6
\cpu|E_alu_result[17]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~71_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|E_alu_result[17]~70_combout\ & (\cpu|E_shift_rot_result\(17))) # (!\cpu|E_alu_result[17]~70_combout\ & ((\cpu|Add1~34_combout\))))) # (!\cpu|W_alu_result[20]~15_combout\ & 
-- (((\cpu|E_alu_result[17]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(17),
	datab => \cpu|W_alu_result[20]~15_combout\,
	datac => \cpu|E_alu_result[17]~70_combout\,
	datad => \cpu|Add1~34_combout\,
	combout => \cpu|E_alu_result[17]~71_combout\);

-- Location: LCCOMB_X43_Y28_N24
\cpu|E_alu_result[17]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[17]~88_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[17]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[17]~71_combout\,
	combout => \cpu|E_alu_result[17]~88_combout\);

-- Location: LCFF_X43_Y28_N25
\cpu|W_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[17]~88_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(17));

-- Location: LCCOMB_X38_Y26_N2
\cpu|W_rf_wr_data[17]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[17]~33_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(1))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~34_combout\ & \cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte2_data\(1),
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|W_alu_result\(17),
	combout => \cpu|W_rf_wr_data[17]~33_combout\);

-- Location: LCCOMB_X34_Y27_N28
\cpu|R_src1[15]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[15]~45_combout\ = (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) & (!\cpu|R_src1~41_combout\ & ((!\cpu|R_ctrl_jmp_direct~regout\) # (!\cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|R_src1~41_combout\,
	combout => \cpu|R_src1[15]~45_combout\);

-- Location: LCFF_X34_Y27_N29
\cpu|E_src1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[15]~45_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(15));

-- Location: LCFF_X41_Y26_N1
\cpu|E_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[15]~14_combout\,
	sdata => \cpu|E_src1\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X41_Y26_N24
\cpu|E_shift_rot_result_nxt[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[16]~16_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(17))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(17),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(15),
	combout => \cpu|E_shift_rot_result_nxt[16]~16_combout\);

-- Location: LCFF_X41_Y26_N25
\cpu|E_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[16]~16_combout\,
	sdata => \cpu|E_src1\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X36_Y27_N12
\cpu|E_alu_result[16]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~50_combout\ = (\cpu|W_alu_result[20]~15_combout\ & ((\cpu|W_alu_result[20]~14_combout\) # ((\cpu|Add1~32_combout\)))) # (!\cpu|W_alu_result[20]~15_combout\ & (!\cpu|W_alu_result[20]~14_combout\ & (\cpu|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~15_combout\,
	datab => \cpu|W_alu_result[20]~14_combout\,
	datac => \cpu|Add2~32_combout\,
	datad => \cpu|Add1~32_combout\,
	combout => \cpu|E_alu_result[16]~50_combout\);

-- Location: LCCOMB_X43_Y28_N0
\cpu|E_logic_result[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[16]~31_combout\ = (\cpu|E_src2\(16) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(16)))))) # (!\cpu|E_src2\(16) & ((\cpu|E_src1\(16) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(16) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(16),
	datab => \cpu|R_logic_op\(0),
	datac => \cpu|E_src1\(16),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[16]~31_combout\);

-- Location: LCCOMB_X43_Y28_N18
\cpu|E_alu_result[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~51_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_alu_result[16]~50_combout\ & (\cpu|E_shift_rot_result\(16))) # (!\cpu|E_alu_result[16]~50_combout\ & ((\cpu|E_logic_result[16]~31_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|E_alu_result[16]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_shift_rot_result\(16),
	datac => \cpu|E_alu_result[16]~50_combout\,
	datad => \cpu|E_logic_result[16]~31_combout\,
	combout => \cpu|E_alu_result[16]~51_combout\);

-- Location: LCCOMB_X43_Y27_N20
\cpu|E_alu_result[16]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[16]~78_combout\ = (!\cpu|R_ctrl_rdctl_inst~regout\ & (!\cpu|R_ctrl_br_cmp~regout\ & \cpu|E_alu_result[16]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|E_alu_result[16]~51_combout\,
	combout => \cpu|E_alu_result[16]~78_combout\);

-- Location: LCFF_X43_Y27_N21
\cpu|W_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[16]~78_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(16));

-- Location: LCCOMB_X36_Y27_N0
\cpu|W_rf_wr_data[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[16]~23_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte2_data\(0))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(16) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte2_data\(0),
	datab => \cpu|W_alu_result\(16),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[16]~23_combout\);

-- Location: LCCOMB_X38_Y27_N22
\cpu|E_src1[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[13]~3_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(17),
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[13]~3_combout\);

-- Location: LCCOMB_X37_Y30_N12
\cpu|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[6]~12_combout\ = (\cpu|F_pc\(6) & (\cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\cpu|F_pc\(6) & (!\cpu|F_pc_plus_one[5]~11\ & VCC))
-- \cpu|F_pc_plus_one[6]~13\ = CARRY((\cpu|F_pc\(6) & !\cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(6),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[5]~11\,
	combout => \cpu|F_pc_plus_one[6]~12_combout\,
	cout => \cpu|F_pc_plus_one[6]~13\);

-- Location: LCFF_X41_Y30_N19
\cpu|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[6]~5_combout\,
	sdata => \cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(6));

-- Location: LCCOMB_X37_Y30_N14
\cpu|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[7]~14_combout\ = (\cpu|F_pc\(7) & (!\cpu|F_pc_plus_one[6]~13\)) # (!\cpu|F_pc\(7) & ((\cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \cpu|F_pc_plus_one[7]~15\ = CARRY((!\cpu|F_pc_plus_one[6]~13\) # (!\cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(7),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[6]~13\,
	combout => \cpu|F_pc_plus_one[7]~14_combout\,
	cout => \cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X37_Y30_N16
\cpu|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[8]~16_combout\ = (\cpu|F_pc\(8) & (\cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\cpu|F_pc\(8) & (!\cpu|F_pc_plus_one[7]~15\ & VCC))
-- \cpu|F_pc_plus_one[8]~17\ = CARRY((\cpu|F_pc\(8) & !\cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(8),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[7]~15\,
	combout => \cpu|F_pc_plus_one[8]~16_combout\,
	cout => \cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X37_Y30_N18
\cpu|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[9]~18_combout\ = (\cpu|F_pc\(9) & (!\cpu|F_pc_plus_one[8]~17\)) # (!\cpu|F_pc\(9) & ((\cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \cpu|F_pc_plus_one[9]~19\ = CARRY((!\cpu|F_pc_plus_one[8]~17\) # (!\cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(9),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[8]~17\,
	combout => \cpu|F_pc_plus_one[9]~18_combout\,
	cout => \cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X37_Y30_N20
\cpu|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[10]~20_combout\ = (\cpu|F_pc\(10) & (\cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\cpu|F_pc\(10) & (!\cpu|F_pc_plus_one[9]~19\ & VCC))
-- \cpu|F_pc_plus_one[10]~21\ = CARRY((\cpu|F_pc\(10) & !\cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(10),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[9]~19\,
	combout => \cpu|F_pc_plus_one[10]~20_combout\,
	cout => \cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X37_Y30_N22
\cpu|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_plus_one[11]~22_combout\ = \cpu|F_pc\(11) $ (!\cpu|F_pc_plus_one[10]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(11),
	cin => \cpu|F_pc_plus_one[10]~21\,
	combout => \cpu|F_pc_plus_one[11]~22_combout\);

-- Location: LCFF_X38_Y27_N23
\cpu|E_src1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[13]~3_combout\,
	sdata => \cpu|F_pc_plus_one[11]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(13));

-- Location: LCFF_X41_Y26_N29
\cpu|E_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[13]~4_combout\,
	sdata => \cpu|E_src1\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X41_Y26_N16
\cpu|E_shift_rot_result_nxt[14]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[14]~3_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(15))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(15),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(13),
	combout => \cpu|E_shift_rot_result_nxt[14]~3_combout\);

-- Location: LCFF_X41_Y26_N17
\cpu|E_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[14]~3_combout\,
	sdata => \cpu|E_src1\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X40_Y28_N24
\cpu|E_logic_result[14]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[14]~3_combout\ = (\cpu|E_src1\(14) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(14) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(14) & ((\cpu|E_src2\(14) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(14) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(14),
	datab => \cpu|E_src2\(14),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[14]~3_combout\);

-- Location: LCCOMB_X43_Y27_N28
\cpu|E_alu_result[14]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~35_combout\ = (\cpu|W_alu_result[20]~14_combout\ & (((\cpu|W_alu_result[20]~15_combout\)))) # (!\cpu|W_alu_result[20]~14_combout\ & ((\cpu|W_alu_result[20]~15_combout\ & ((\cpu|Add1~28_combout\))) # 
-- (!\cpu|W_alu_result[20]~15_combout\ & (\cpu|Add2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|Add2~28_combout\,
	datac => \cpu|W_alu_result[20]~15_combout\,
	datad => \cpu|Add1~28_combout\,
	combout => \cpu|E_alu_result[14]~35_combout\);

-- Location: LCCOMB_X43_Y27_N14
\cpu|E_alu_result[14]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~36_combout\ = (\cpu|W_alu_result[20]~14_combout\ & ((\cpu|E_alu_result[14]~35_combout\ & (\cpu|E_shift_rot_result\(14))) # (!\cpu|E_alu_result[14]~35_combout\ & ((\cpu|E_logic_result[14]~3_combout\))))) # 
-- (!\cpu|W_alu_result[20]~14_combout\ & (((\cpu|E_alu_result[14]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result[20]~14_combout\,
	datab => \cpu|E_shift_rot_result\(14),
	datac => \cpu|E_logic_result[14]~3_combout\,
	datad => \cpu|E_alu_result[14]~35_combout\,
	combout => \cpu|E_alu_result[14]~36_combout\);

-- Location: LCCOMB_X43_Y27_N0
\cpu|E_alu_result[14]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result[14]~72_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & (\cpu|E_alu_result[14]~36_combout\ & !\cpu|R_ctrl_rdctl_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_br_cmp~regout\,
	datac => \cpu|E_alu_result[14]~36_combout\,
	datad => \cpu|R_ctrl_rdctl_inst~regout\,
	combout => \cpu|E_alu_result[14]~72_combout\);

-- Location: LCFF_X43_Y27_N1
\cpu|W_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_result[14]~72_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(14));

-- Location: LCCOMB_X40_Y29_N28
\cpu|W_rf_wr_data[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[14]~8_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte1_data\(6))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~34_combout\ & \cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(6),
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|W_alu_result\(14),
	combout => \cpu|W_rf_wr_data[14]~8_combout\);

-- Location: LCCOMB_X34_Y28_N14
\cpu|R_src2_lo[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[13]~7_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(19)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \cpu|D_iw\(19),
	datad => \cpu|R_src2_use_imm~regout\,
	combout => \cpu|R_src2_lo[13]~7_combout\);

-- Location: LCFF_X34_Y28_N15
\cpu|E_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[13]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(13));

-- Location: LCCOMB_X40_Y28_N2
\cpu|E_logic_result[13]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[13]~4_combout\ = (\cpu|E_src1\(13) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(13) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(13) & ((\cpu|E_src2\(13) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(13) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(13),
	datab => \cpu|E_src2\(13),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[13]~4_combout\);

-- Location: LCCOMB_X40_Y29_N12
\cpu|W_alu_result[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[13]~3_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[13]~4_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|E_arith_result[13]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[13]~0_combout\,
	datab => \cpu|E_logic_result[13]~4_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[13]~3_combout\);

-- Location: LCFF_X40_Y29_N13
\cpu|W_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[13]~3_combout\,
	sdata => \cpu|E_shift_rot_result\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(13));

-- Location: LCCOMB_X40_Y29_N6
\cpu|W_rf_wr_data[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[13]~9_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte1_data\(5))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~34_combout\ & \cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(5),
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|W_alu_result\(13),
	combout => \cpu|W_rf_wr_data[13]~9_combout\);

-- Location: LCCOMB_X35_Y28_N12
\cpu|R_src2_lo[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[12]~8_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(18)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \cpu|D_iw\(18),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[12]~8_combout\);

-- Location: LCFF_X35_Y28_N13
\cpu|E_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[12]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(12));

-- Location: LCCOMB_X40_Y28_N28
\cpu|E_logic_result[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[12]~5_combout\ = (\cpu|E_src2\(12) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(12)))))) # (!\cpu|E_src2\(12) & ((\cpu|E_src1\(12) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(12) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(12),
	datac => \cpu|E_src1\(12),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[12]~5_combout\);

-- Location: LCCOMB_X40_Y29_N14
\cpu|W_alu_result[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[12]~4_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[12]~5_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|E_arith_result[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[12]~1_combout\,
	datab => \cpu|E_logic_result[12]~5_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[12]~4_combout\);

-- Location: LCCOMB_X41_Y26_N14
\cpu|E_shift_rot_result_nxt[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[12]~5_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(13)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(11),
	datad => \cpu|E_shift_rot_result\(13),
	combout => \cpu|E_shift_rot_result_nxt[12]~5_combout\);

-- Location: LCFF_X41_Y26_N15
\cpu|E_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[12]~5_combout\,
	sdata => \cpu|E_src1\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(12));

-- Location: LCFF_X40_Y29_N15
\cpu|W_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[12]~4_combout\,
	sdata => \cpu|E_shift_rot_result\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(12));

-- Location: LCCOMB_X35_Y27_N16
\cpu|W_rf_wr_data[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[12]~10_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte1_data\(4))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~34_combout\ & \cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(4),
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|W_alu_result\(12),
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[12]~10_combout\);

-- Location: LCCOMB_X34_Y28_N10
\cpu|E_st_data[16]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[16]~2_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datac => \cpu|D_iw\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|E_st_data[16]~2_combout\);

-- Location: LCFF_X34_Y28_N11
\cpu|d_writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[16]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(16));

-- Location: LCCOMB_X38_Y30_N18
\cmd_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~16_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_writedata\(16),
	combout => \cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCFF_X37_Y29_N7
\cpu|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(16),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(16));

-- Location: LCCOMB_X37_Y29_N30
\cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\cpu|Equal2~3_combout\ & (\cpu|Equal2~8_combout\ & (!\cpu|D_iw\(15) & \cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|Equal2~8_combout\,
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X35_Y29_N24
\cpu|D_ctrl_exception~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~4_combout\ = (\cpu|D_iw\(13) & (((\cpu|D_iw\(11) & !\cpu|D_iw\(14))) # (!\cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X35_Y29_N30
\cpu|D_ctrl_exception~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~3_combout\ = (\cpu|D_iw\(12)) # (((!\cpu|D_iw\(15)) # (!\cpu|D_iw\(14))) # (!\cpu|Equal101~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|Equal101~2_combout\,
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X34_Y29_N22
\cpu|D_ctrl_exception\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~combout\ = (((\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ & \cpu|D_ctrl_exception~4_combout\)) # (!\cpu|D_ctrl_exception~3_combout\)) # (!\cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~2_combout\,
	datab => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \cpu|D_ctrl_exception~4_combout\,
	datad => \cpu|D_ctrl_exception~3_combout\,
	combout => \cpu|D_ctrl_exception~combout\);

-- Location: LCFF_X34_Y29_N23
\cpu|R_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_exception~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_exception~regout\);

-- Location: LCCOMB_X35_Y29_N12
\cpu|D_ctrl_break~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_break~0_combout\ = (\cpu|D_iw\(15) & (\cpu|Equal101~2_combout\ & (!\cpu|D_iw\(12) & !\cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|Equal101~2_combout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_break~0_combout\);

-- Location: LCFF_X35_Y29_N13
\cpu|R_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_break~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_break~regout\);

-- Location: LCCOMB_X36_Y29_N0
\cpu|W_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\cpu|R_ctrl_exception~regout\) # (\cpu|R_ctrl_break~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_exception~regout\,
	datad => \cpu|R_ctrl_break~regout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCFF_X41_Y30_N25
\cpu|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[7]~6_combout\,
	sdata => \cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(7));

-- Location: LCFF_X38_Y27_N21
\cpu|E_src1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[9]~7_combout\,
	sdata => \cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(9));

-- Location: LCFF_X41_Y26_N19
\cpu|E_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[9]~8_combout\,
	sdata => \cpu|E_src1\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X41_Y26_N6
\cpu|E_shift_rot_result_nxt[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[10]~7_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(11))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(11),
	datad => \cpu|E_shift_rot_result\(9),
	combout => \cpu|E_shift_rot_result_nxt[10]~7_combout\);

-- Location: LCFF_X41_Y26_N7
\cpu|E_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[10]~7_combout\,
	sdata => \cpu|E_src1\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X41_Y26_N22
\cpu|E_shift_rot_result_nxt[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[11]~6_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(12))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(12),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(10),
	combout => \cpu|E_shift_rot_result_nxt[11]~6_combout\);

-- Location: LCCOMB_X38_Y27_N0
\cpu|E_src1[11]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[11]~5_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \cpu|D_iw\(15),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[11]~5_combout\);

-- Location: LCFF_X38_Y27_N1
\cpu|E_src1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[11]~5_combout\,
	sdata => \cpu|F_pc_plus_one[9]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(11));

-- Location: LCFF_X41_Y26_N23
\cpu|E_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[11]~6_combout\,
	sdata => \cpu|E_src1\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(11));

-- Location: LCFF_X40_Y29_N1
\cpu|W_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[11]~5_combout\,
	sdata => \cpu|E_shift_rot_result\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(11));

-- Location: LCCOMB_X40_Y29_N16
\cpu|W_rf_wr_data[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[11]~11_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte1_data\(3))) # (!\cpu|R_ctrl_ld~regout\ & (((\cpu|W_alu_result\(11) & !\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(3),
	datab => \cpu|W_alu_result\(11),
	datac => \cpu|R_ctrl_ld~regout\,
	datad => \cpu|E_alu_result~34_combout\,
	combout => \cpu|W_rf_wr_data[11]~11_combout\);

-- Location: LCFF_X32_Y28_N7
\cpu|d_writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(6));

-- Location: LCCOMB_X32_Y28_N6
\cmd_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~19_combout\ = (\cpu|d_writedata\(6) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(6),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X38_Y29_N28
\cpu|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[0]~6_combout\ = (\cpu|D_iw\(4)) # ((!\cpu|E_arith_result[1]~3_combout\ & ((\cpu|D_iw\(3)) # (!\cpu|E_arith_result[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[1]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[0]~4_combout\,
	combout => \cpu|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X38_Y29_N29
\cpu|d_byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[0]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(0));

-- Location: LCCOMB_X38_Y29_N6
\cmd_xbar_mux_001|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(32) = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|d_byteenable\(0),
	combout => \cmd_xbar_mux_001|src_data\(32));

-- Location: LCCOMB_X32_Y28_N28
\cmd_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~20_combout\ = (\cpu|d_writedata\(7) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(7),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: M4K_X26_Y25
\memory|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015500C00000001800002038000030100C000000000020000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCFF_X37_Y26_N9
\cpu|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(7));

-- Location: LCCOMB_X38_Y27_N10
\cpu|E_src1[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[3]~1_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \cpu|D_iw\(7),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[3]~1_combout\);

-- Location: LCFF_X38_Y27_N11
\cpu|E_src1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[3]~1_combout\,
	sdata => \cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(3));

-- Location: LCCOMB_X41_Y29_N2
\cpu|E_logic_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[3]~1_combout\ = (\cpu|E_src2\(3) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(3)))))) # (!\cpu|E_src2\(3) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(3)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(1),
	datab => \cpu|E_src2\(3),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|E_src1\(3),
	combout => \cpu|E_logic_result[3]~1_combout\);

-- Location: LCCOMB_X40_Y29_N18
\cpu|W_alu_result[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[3]~1_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[3]~1_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[1]~1_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|E_logic_result[3]~1_combout\,
	combout => \cpu|W_alu_result[3]~1_combout\);

-- Location: LCCOMB_X40_Y27_N0
\cpu|E_shift_rot_result_nxt[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[2]~0_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(3)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(1),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(3),
	combout => \cpu|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: LCFF_X37_Y26_N29
\cpu|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(6));

-- Location: LCCOMB_X38_Y27_N8
\cpu|E_src1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[2]~2_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \cpu|D_iw\(6),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[2]~2_combout\);

-- Location: LCFF_X38_Y27_N9
\cpu|E_src1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[2]~2_combout\,
	sdata => \cpu|F_pc_plus_one[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(2));

-- Location: LCFF_X40_Y27_N1
\cpu|E_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[2]~0_combout\,
	sdata => \cpu|E_src1\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X40_Y27_N18
\cpu|E_shift_rot_result_nxt[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[3]~1_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(4)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(2),
	datad => \cpu|E_shift_rot_result\(4),
	combout => \cpu|E_shift_rot_result_nxt[3]~1_combout\);

-- Location: LCFF_X40_Y27_N19
\cpu|E_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[3]~1_combout\,
	sdata => \cpu|E_src1\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(3));

-- Location: LCFF_X40_Y29_N19
\cpu|W_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[3]~1_combout\,
	sdata => \cpu|E_shift_rot_result\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(3));

-- Location: LCCOMB_X34_Y25_N4
\uart|the_HostSystem_uart_regs|control_wr_strobe~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\ = (\uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\ & (\cpu|W_alu_result\(3) & (\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\,
	datab => \cpu|W_alu_result\(3),
	datac => \cpu|W_alu_result\(2),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\);

-- Location: LCFF_X33_Y26_N7
\uart|the_HostSystem_uart_regs|control_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|control_reg[8]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(8));

-- Location: LCCOMB_X34_Y26_N4
\uart|the_HostSystem_uart_rx|WideOr0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|WideOr0~1_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4)) # 
-- ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \uart|the_HostSystem_uart_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X34_Y26_N26
\uart|the_HostSystem_uart_rx|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|WideOr0~0_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8)) # ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # 
-- ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datad => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_HostSystem_uart_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X34_Y26_N30
\uart|the_HostSystem_uart_rx|WideOr0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|WideOr0~2_combout\ = (\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # ((\uart|the_HostSystem_uart_rx|WideOr0~1_combout\) # 
-- ((\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # (\uart|the_HostSystem_uart_rx|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datab => \uart|the_HostSystem_uart_rx|WideOr0~1_combout\,
	datac => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datad => \uart|the_HostSystem_uart_rx|WideOr0~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X33_Y26_N4
\uart|the_HostSystem_uart_rx|break_detect~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|break_detect~0_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\ & ((\uart|the_HostSystem_uart_rx|break_detect~regout\) # ((!\uart|the_HostSystem_uart_rx|WideOr0~2_combout\ & 
-- \uart|the_HostSystem_uart_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\,
	datab => \uart|the_HostSystem_uart_rx|WideOr0~2_combout\,
	datac => \uart|the_HostSystem_uart_rx|break_detect~regout\,
	datad => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	combout => \uart|the_HostSystem_uart_rx|break_detect~0_combout\);

-- Location: LCFF_X33_Y26_N5
\uart|the_HostSystem_uart_rx|break_detect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|break_detect~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|break_detect~regout\);

-- Location: LCCOMB_X34_Y25_N30
\uart|the_HostSystem_uart_rx|rx_char_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\ = (\uart|the_HostSystem_uart_rx|rx_char_ready~regout\) # ((!\uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & 
-- \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\,
	datab => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart|the_HostSystem_uart_rx|delayed_unxrx_in_processxx3~regout\,
	combout => \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\);

-- Location: LCCOMB_X34_Y25_N26
\uart_s1_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|end_begintransfer~0_combout\ = (\uart_s1_translator|uav_waitrequest~0_combout\ & ((\uart_s1_translator|wait_latency_counter~2_combout\) # (\uart_s1_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|wait_latency_counter~2_combout\,
	datab => \uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \uart_s1_translator|end_begintransfer~regout\,
	combout => \uart_s1_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X34_Y25_N27
\uart_s1_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X34_Y25_N24
\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\ = (!\cpu|W_alu_result\(4) & (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & !\uart_s1_translator|end_begintransfer~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(4),
	datab => \cpu|W_alu_result\(3),
	datac => \cpu|W_alu_result\(2),
	datad => \uart_s1_translator|end_begintransfer~regout\,
	combout => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\);

-- Location: LCCOMB_X34_Y25_N12
\uart|the_HostSystem_uart_rx|rx_char_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\ = (\uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\ & (((!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # (!\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\)) # 
-- (!\uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_char_ready~0_combout\,
	datac => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~1_combout\,
	datad => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\);

-- Location: LCFF_X34_Y25_N13
\uart|the_HostSystem_uart_rx|rx_char_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|rx_char_ready~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\);

-- Location: LCCOMB_X33_Y26_N24
\uart|the_HostSystem_uart_rx|rx_overrun~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\ & ((\uart|the_HostSystem_uart_rx|rx_overrun~regout\) # ((\uart|the_HostSystem_uart_rx|rx_char_ready~regout\ & 
-- \uart|the_HostSystem_uart_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_char_ready~regout\,
	datac => \uart|the_HostSystem_uart_rx|rx_overrun~regout\,
	datad => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	combout => \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\);

-- Location: LCFF_X33_Y26_N25
\uart|the_HostSystem_uart_rx|rx_overrun\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|rx_overrun~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_overrun~regout\);

-- Location: LCCOMB_X34_Y25_N6
\uart|the_HostSystem_uart_regs|status_wr_strobe~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\ = (\uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\ & (\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(2) & !\cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|control_wr_strobe~2_combout\,
	datab => \cpu|W_alu_result\(3),
	datac => \cpu|W_alu_result\(2),
	datad => \cpu|W_alu_result\(4),
	combout => \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X33_Y26_N28
\uart|the_HostSystem_uart_rx|framing_error~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|framing_error~1_combout\ = (!\uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\ & ((\uart|the_HostSystem_uart_rx|framing_error~regout\) # ((\uart|the_HostSystem_uart_rx|framing_error~0_combout\ & 
-- \uart|the_HostSystem_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_rx|framing_error~0_combout\,
	datab => \uart|the_HostSystem_uart_regs|status_wr_strobe~2_combout\,
	datac => \uart|the_HostSystem_uart_rx|framing_error~regout\,
	datad => \uart|the_HostSystem_uart_rx|WideOr0~2_combout\,
	combout => \uart|the_HostSystem_uart_rx|framing_error~1_combout\);

-- Location: LCFF_X33_Y26_N29
\uart|the_HostSystem_uart_rx|framing_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_rx|framing_error~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|framing_error~regout\);

-- Location: LCCOMB_X33_Y26_N8
\uart|the_HostSystem_uart_regs|selected_read_data[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\ = (\uart|the_HostSystem_uart_tx|tx_overrun~regout\) # ((\uart|the_HostSystem_uart_rx|break_detect~regout\) # ((\uart|the_HostSystem_uart_rx|rx_overrun~regout\) # 
-- (\uart|the_HostSystem_uart_rx|framing_error~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_overrun~regout\,
	datab => \uart|the_HostSystem_uart_rx|break_detect~regout\,
	datac => \uart|the_HostSystem_uart_rx|rx_overrun~regout\,
	datad => \uart|the_HostSystem_uart_rx|framing_error~regout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\);

-- Location: LCCOMB_X33_Y26_N14
\uart|the_HostSystem_uart_regs|selected_read_data[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & (\uart|the_HostSystem_uart_regs|control_reg\(8))) # (!\cpu|W_alu_result\(2) & 
-- ((\uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_regs|control_reg\(8),
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[8]~18_combout\,
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\);

-- Location: LCFF_X33_Y26_N15
\uart|the_HostSystem_uart_regs|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[8]~19_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(8));

-- Location: LCFF_X37_Y26_N13
\uart_s1_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X37_Y26_N12
\rsp_xbar_mux|src_data[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_data\(8) = (\rsp_xbar_demux_001|src0_valid~combout\ & ((\memory|the_altsyncram|auto_generated|q_a\(8)) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(8))))) # 
-- (!\rsp_xbar_demux_001|src0_valid~combout\ & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rsp_xbar_demux_001|src0_valid~combout\,
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(8),
	datad => \memory|the_altsyncram|auto_generated|q_a\(8),
	combout => \rsp_xbar_mux|src_data\(8));

-- Location: LCCOMB_X36_Y27_N20
\cpu|av_ld_byte1_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte1_data[0]~7_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_data\(8),
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: LCCOMB_X36_Y27_N18
\rsp_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rsp_xbar_mux|src_payload~13_combout\ = (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\ & (\memory_s1_translator|read_latency_shift_reg\(0) & \memory|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory|the_altsyncram|auto_generated|q_a\(16),
	combout => \rsp_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X36_Y27_N24
\cpu|av_ld_byte2_data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte2_data[0]~7_combout\ = (\cpu|av_ld_aligning_data~regout\ & (\cpu|av_fill_bit~1_combout\)) # (!\cpu|av_ld_aligning_data~regout\ & ((\rsp_xbar_mux|src_payload~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_fill_bit~1_combout\,
	datab => \rsp_xbar_mux|src_payload~13_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: LCFF_X36_Y27_N25
\cpu|av_ld_byte2_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte2_data[0]~7_combout\,
	sdata => \cpu|av_ld_byte3_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte2_data\(0));

-- Location: LCFF_X36_Y27_N21
\cpu|av_ld_byte1_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte1_data[0]~7_combout\,
	sdata => \cpu|av_ld_byte2_data\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|ALT_INV_av_ld_rshift8~1_combout\,
	ena => \cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X40_Y30_N24
\cpu|W_rf_wr_data[8]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[8]~13_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte1_data\(0))))) # (!\cpu|R_ctrl_ld~regout\ & (!\cpu|E_alu_result~34_combout\ & ((\cpu|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|E_alu_result~34_combout\,
	datac => \cpu|av_ld_byte1_data\(0),
	datad => \cpu|W_alu_result\(8),
	combout => \cpu|W_rf_wr_data[8]~13_combout\);

-- Location: LCFF_X31_Y28_N31
\cpu|d_writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[31]~7_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(31));

-- Location: LCCOMB_X31_Y28_N22
\cmd_xbar_mux_001|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~31_combout\ = (\cpu|d_writedata\(31) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(31),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X37_Y26_N6
\cpu|D_iw[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[30]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(30),
	combout => \cpu|D_iw[30]~feeder_combout\);

-- Location: LCFF_X37_Y26_N7
\cpu|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[30]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(30));

-- Location: LCCOMB_X38_Y30_N0
\cpu|E_src1[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[6]~10_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(10),
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[6]~10_combout\);

-- Location: LCFF_X38_Y30_N1
\cpu|E_src1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[6]~10_combout\,
	sdata => \cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(6));

-- Location: LCCOMB_X41_Y29_N0
\cpu|E_logic_result[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[6]~11_combout\ = (\cpu|E_src2\(6) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(6)))))) # (!\cpu|E_src2\(6) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(6)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(6),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src1\(6),
	combout => \cpu|E_logic_result[6]~11_combout\);

-- Location: LCCOMB_X40_Y30_N2
\cpu|W_alu_result[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[6]~10_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[6]~11_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[4]~3_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|E_logic_result[6]~11_combout\,
	combout => \cpu|W_alu_result[6]~10_combout\);

-- Location: LCCOMB_X41_Y26_N20
\cpu|E_shift_rot_result_nxt[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[7]~10_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(8))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(8),
	datab => \cpu|R_ctrl_shift_rot_right~regout\,
	datad => \cpu|E_shift_rot_result\(6),
	combout => \cpu|E_shift_rot_result_nxt[7]~10_combout\);

-- Location: LCFF_X41_Y26_N21
\cpu|E_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[7]~10_combout\,
	sdata => \cpu|E_src1\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X41_Y26_N30
\cpu|E_shift_rot_result_nxt[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[6]~11_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(7)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(5),
	datad => \cpu|E_shift_rot_result\(7),
	combout => \cpu|E_shift_rot_result_nxt[6]~11_combout\);

-- Location: LCFF_X41_Y26_N31
\cpu|E_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[6]~11_combout\,
	sdata => \cpu|E_src1\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(6));

-- Location: LCFF_X40_Y30_N3
\cpu|W_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[6]~10_combout\,
	sdata => \cpu|E_shift_rot_result\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(6));

-- Location: LCFF_X32_Y28_N25
\cpu|d_writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(5));

-- Location: LCCOMB_X32_Y26_N12
\uart|the_HostSystem_uart_regs|tx_data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|tx_data[5]~feeder_combout\ = \cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(5),
	combout => \uart|the_HostSystem_uart_regs|tx_data[5]~feeder_combout\);

-- Location: LCFF_X32_Y26_N13
\uart|the_HostSystem_uart_regs|tx_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|tx_data[5]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(5));

-- Location: LCCOMB_X31_Y26_N4
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(7)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(7),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCCOMB_X31_Y26_N6
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\) # ((\uart|the_HostSystem_uart_tx|baud_clk_en~regout\ & 
-- \uart|the_HostSystem_uart_tx|WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\,
	datac => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datad => \uart|the_HostSystem_uart_tx|WideOr0~combout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\);

-- Location: LCFF_X31_Y26_N5
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: LCCOMB_X32_Y26_N2
\uart|the_HostSystem_uart_regs|tx_data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\ = \cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(6),
	combout => \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\);

-- Location: LCFF_X32_Y26_N3
\uart|the_HostSystem_uart_regs|tx_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|tx_data[6]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(6));

-- Location: LCCOMB_X31_Y26_N30
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(6)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datad => \uart|the_HostSystem_uart_regs|tx_data\(6),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: LCFF_X31_Y26_N31
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCCOMB_X31_Y26_N16
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(5))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(5),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: LCFF_X31_Y26_N17
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X31_Y26_N28
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(4)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datad => \uart|the_HostSystem_uart_regs|tx_data\(4),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: LCFF_X31_Y26_N29
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCCOMB_X31_Y26_N14
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(3))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(3),
	datac => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: LCFF_X31_Y26_N15
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X31_Y26_N8
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(2))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(2),
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: LCFF_X31_Y26_N9
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: LCFF_X32_Y28_N9
\cpu|d_writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(1));

-- Location: LCFF_X32_Y26_N5
\uart|the_HostSystem_uart_regs|tx_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(1));

-- Location: LCCOMB_X31_Y26_N2
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_regs|tx_data\(1)))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datad => \uart|the_HostSystem_uart_regs|tx_data\(1),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: LCFF_X31_Y26_N3
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCCOMB_X31_Y26_N22
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & (\uart|the_HostSystem_uart_regs|tx_data\(0))) # 
-- (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|tx_data\(0),
	datac => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: LCFF_X31_Y26_N23
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X31_Y26_N20
\uart|the_HostSystem_uart_tx|pre_txd~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~1_combout\ = (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2) & (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3) & 
-- (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	combout => \uart|the_HostSystem_uart_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X31_Y26_N10
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\uart|the_HostSystem_uart_tx|do_load_shifter~regout\) # ((!\uart|the_HostSystem_uart_tx|baud_clk_en~regout\ & 
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\,
	datab => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: LCFF_X31_Y26_N11
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X31_Y26_N26
\uart|the_HostSystem_uart_tx|pre_txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~0_combout\ = (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & 
-- (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8) & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_HostSystem_uart_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X31_Y26_N12
\uart|the_HostSystem_uart_tx|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|WideOr0~combout\ = (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # 
-- ((!\uart|the_HostSystem_uart_tx|pre_txd~0_combout\) # (!\uart|the_HostSystem_uart_tx|pre_txd~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datac => \uart|the_HostSystem_uart_tx|pre_txd~1_combout\,
	datad => \uart|the_HostSystem_uart_tx|pre_txd~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|WideOr0~combout\);

-- Location: LCCOMB_X30_Y26_N2
\uart|the_HostSystem_uart_tx|do_load_shifter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_ready~regout\ & !\uart|the_HostSystem_uart_tx|WideOr0~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datac => \uart|the_HostSystem_uart_tx|WideOr0~combout\,
	combout => \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\);

-- Location: LCFF_X30_Y26_N3
\uart|the_HostSystem_uart_tx|do_load_shifter\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|do_load_shifter~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\);

-- Location: LCCOMB_X34_Y25_N22
\uart|the_HostSystem_uart_tx|tx_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_ready~0_combout\ = (\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ & (((\uart|the_HostSystem_uart_tx|tx_ready~regout\ & !\uart|the_HostSystem_uart_tx|do_load_shifter~regout\)) # 
-- (!\uart_s1_translator|end_begintransfer~regout\))) # (!\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ & (((\uart|the_HostSystem_uart_tx|tx_ready~regout\ & !\uart|the_HostSystem_uart_tx|do_load_shifter~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart_s1_translator|end_begintransfer~regout\,
	datac => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datad => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	combout => \uart|the_HostSystem_uart_tx|tx_ready~0_combout\);

-- Location: LCFF_X34_Y25_N23
\uart|the_HostSystem_uart_tx|tx_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|tx_ready~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|tx_ready~regout\);

-- Location: LCFF_X33_Y26_N27
\uart|the_HostSystem_uart_regs|control_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(6));

-- Location: LCCOMB_X33_Y26_N26
\uart|the_HostSystem_uart_regs|selected_read_data[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(6)))) # (!\cpu|W_alu_result\(2) & 
-- (!\uart|the_HostSystem_uart_tx|tx_ready~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_tx|tx_ready~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(6),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\);

-- Location: LCCOMB_X37_Y26_N14
\uart|the_HostSystem_uart_regs|selected_read_data[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data~20_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\) # ((\uart|the_HostSystem_uart_regs|tx_data\(6) & 
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data~20_combout\,
	datab => \uart|the_HostSystem_uart_regs|selected_read_data[6]~21_combout\,
	datac => \uart|the_HostSystem_uart_regs|tx_data\(6),
	datad => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\);

-- Location: LCFF_X37_Y26_N15
\uart|the_HostSystem_uart_regs|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[6]~22_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(6));

-- Location: LCFF_X37_Y26_N25
\uart_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(6),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X37_Y26_N24
\cpu|av_ld_byte0_data_nxt[6]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[6]~22_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(6) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(6))))) # 
-- (!\memory|the_altsyncram|auto_generated|q_a\(6) & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(6),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(6),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte0_data_nxt[6]~22_combout\);

-- Location: LCCOMB_X36_Y26_N10
\cpu|av_ld_byte0_data_nxt[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[6]~30_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(6))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[6]~22_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[6]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(6),
	datab => \cpu|av_ld_byte0_data_nxt[6]~22_combout\,
	datac => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[6]~30_combout\);

-- Location: LCFF_X36_Y26_N11
\cpu|av_ld_byte0_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[6]~30_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X40_Y30_N18
\cpu|W_rf_wr_data[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[6]~15_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(6))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(6) & (!\cpu|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_alu_result\(6),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|av_ld_byte0_data\(6),
	combout => \cpu|W_rf_wr_data[6]~15_combout\);

-- Location: LCCOMB_X31_Y28_N30
\cpu|d_writedata[31]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[31]~7_combout\ = (\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \cpu|d_writedata[31]~7_combout\);

-- Location: LCFF_X32_Y28_N5
\cpu|d_writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata[31]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(15));

-- Location: LCCOMB_X32_Y28_N4
\cmd_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~17_combout\ = (\cpu|d_writedata\(15) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(15),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M4K_X52_Y25
\memory|the_altsyncram|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005510263028C02430300800283FF03CCC0CF00CFD303CC044400010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCFF_X35_Y27_N3
\cpu|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(15),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(15));

-- Location: LCCOMB_X35_Y27_N2
\cpu|Equal101~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~5_combout\ = (\cpu|D_iw\(14) & !\cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(15),
	combout => \cpu|Equal101~5_combout\);

-- Location: LCCOMB_X36_Y29_N30
\cpu|Equal101~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~6_combout\ = (\cpu|Equal101~0_combout\ & (\cpu|Equal101~5_combout\ & (\cpu|D_ctrl_force_src2_zero~2_combout\ & \cpu|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal101~0_combout\,
	datab => \cpu|Equal101~5_combout\,
	datac => \cpu|D_ctrl_force_src2_zero~2_combout\,
	datad => \cpu|Equal2~4_combout\,
	combout => \cpu|Equal101~6_combout\);

-- Location: LCCOMB_X36_Y28_N18
\cpu|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~10_combout\ = (!\cpu|D_iw\(3) & (!\cpu|D_iw\(1) & (!\cpu|D_iw\(4) & \cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(0),
	combout => \cpu|Equal2~10_combout\);

-- Location: LCCOMB_X36_Y28_N16
\cpu|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~11_combout\ = (!\cpu|D_iw\(2) & (!\cpu|D_iw\(5) & \cpu|Equal2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal2~10_combout\,
	combout => \cpu|Equal2~11_combout\);

-- Location: LCCOMB_X36_Y29_N16
\cpu|D_ctrl_force_src2_zero~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_force_src2_zero~6_combout\ = (\cpu|D_ctrl_force_src2_zero~5_combout\) # ((\cpu|Equal101~6_combout\) # ((\cpu|Equal2~11_combout\) # (\cpu|Equal101~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_force_src2_zero~5_combout\,
	datab => \cpu|Equal101~6_combout\,
	datac => \cpu|Equal2~11_combout\,
	datad => \cpu|Equal101~4_combout\,
	combout => \cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCFF_X36_Y29_N17
\cpu|R_ctrl_force_src2_zero\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_force_src2_zero~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_force_src2_zero~regout\);

-- Location: LCCOMB_X38_Y28_N10
\cpu|R_src2_lo~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo~0_combout\ = (\cpu|R_ctrl_hi_imm16~regout\) # (\cpu|R_ctrl_force_src2_zero~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_hi_imm16~regout\,
	datac => \cpu|R_ctrl_force_src2_zero~regout\,
	combout => \cpu|R_src2_lo~0_combout\);

-- Location: LCCOMB_X42_Y29_N2
\cpu|R_src2_lo[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[0]~3_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(6))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(6),
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[0]~3_combout\);

-- Location: LCFF_X42_Y29_N3
\cpu|E_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[0]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(0));

-- Location: LCCOMB_X42_Y29_N14
\cpu|E_arith_result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[0]~4_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~0_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datac => \cpu|Add1~0_combout\,
	datad => \cpu|Add2~0_combout\,
	combout => \cpu|E_arith_result[0]~4_combout\);

-- Location: LCCOMB_X38_Y29_N8
\cpu|E_mem_byte_en[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_mem_byte_en[3]~5_combout\ = (\cpu|D_iw\(4)) # ((\cpu|E_arith_result[1]~3_combout\ & ((\cpu|D_iw\(3)) # (\cpu|E_arith_result[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[1]~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(3),
	datad => \cpu|E_arith_result[0]~4_combout\,
	combout => \cpu|E_mem_byte_en[3]~5_combout\);

-- Location: LCFF_X38_Y29_N9
\cpu|d_byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_mem_byte_en[3]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_byteenable\(3));

-- Location: LCCOMB_X38_Y29_N2
\cmd_xbar_mux_001|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(35) = (\cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|d_byteenable\(3) & \cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|d_byteenable\(3),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(35));

-- Location: LCCOMB_X31_Y28_N4
\cmd_xbar_mux_001|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~29_combout\ = (\cpu|d_writedata\(29) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_writedata\(29),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: M4K_X26_Y32
\memory|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008ED615D657564255D58540551556995599558A921505544440000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y26_N2
\cpu|D_iw[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[29]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(29),
	combout => \cpu|D_iw[29]~feeder_combout\);

-- Location: LCFF_X37_Y26_N3
\cpu|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[29]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(29));

-- Location: LCCOMB_X38_Y30_N10
\cpu|E_src1[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[5]~11_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(9),
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[5]~11_combout\);

-- Location: LCFF_X38_Y30_N11
\cpu|E_src1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[5]~11_combout\,
	sdata => \cpu|F_pc_plus_one[3]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(5));

-- Location: LCFF_X41_Y26_N5
\cpu|E_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[5]~12_combout\,
	sdata => \cpu|E_src1\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X41_Y26_N2
\cpu|E_shift_rot_result_nxt[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[4]~2_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(5)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_shift_rot_result\(3),
	datab => \cpu|E_shift_rot_result\(5),
	datad => \cpu|R_ctrl_shift_rot_right~regout\,
	combout => \cpu|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: LCFF_X41_Y26_N3
\cpu|E_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[4]~2_combout\,
	sdata => \cpu|E_src1\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(4));

-- Location: LCFF_X40_Y30_N9
\cpu|W_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[4]~0_combout\,
	sdata => \cpu|E_shift_rot_result\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(4));

-- Location: LCCOMB_X32_Y26_N16
\uart|the_HostSystem_uart_regs|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|Equal2~0_combout\ = (\cpu|W_alu_result\(2) & (!\cpu|W_alu_result\(4) & !\cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|W_alu_result\(2),
	datac => \cpu|W_alu_result\(4),
	datad => \cpu|W_alu_result\(3),
	combout => \uart|the_HostSystem_uart_regs|Equal2~0_combout\);

-- Location: LCCOMB_X34_Y25_N16
\uart_s1_translator|wait_latency_counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart_s1_translator|wait_latency_counter~4_combout\ = (\uart_s1_translator|wait_latency_counter~2_combout\ & ((\uart_s1_translator|wait_latency_counter\(0) & (!\uart_s1_translator|wait_latency_counter\(1) & 
-- !\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)) # (!\uart_s1_translator|wait_latency_counter\(0) & (\uart_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|wait_latency_counter~2_combout\,
	datab => \uart_s1_translator|wait_latency_counter\(0),
	datac => \uart_s1_translator|wait_latency_counter\(1),
	datad => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \uart_s1_translator|wait_latency_counter~4_combout\);

-- Location: LCFF_X34_Y25_N17
\uart_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart_s1_translator|wait_latency_counter~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X36_Y25_N28
\cpu_data_master_translator|uav_write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|uav_write~0_combout\ = (!\cpu_data_master_translator|write_accepted~regout\ & \cpu|the_HostSystem_cpu_test_bench|d_write~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	combout => \cpu_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X34_Y25_N0
\uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\ = (\uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\ & (\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & (!\uart_s1_translator|wait_latency_counter\(1) & 
-- \cpu_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\,
	datab => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datac => \uart_s1_translator|wait_latency_counter\(1),
	datad => \cpu_data_master_translator|uav_write~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCFF_X32_Y26_N25
\uart|the_HostSystem_uart_regs|tx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_tx|tx_wr_strobe_onset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|tx_data\(3));

-- Location: LCFF_X33_Y26_N31
\uart|the_HostSystem_uart_regs|control_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(3));

-- Location: LCCOMB_X33_Y26_N30
\uart|the_HostSystem_uart_regs|selected_read_data[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\ = (\uart|the_HostSystem_uart_regs|Equal0~0_combout\ & ((\cpu|W_alu_result\(2) & ((\uart|the_HostSystem_uart_regs|control_reg\(3)))) # (!\cpu|W_alu_result\(2) & 
-- (\uart|the_HostSystem_uart_rx|rx_overrun~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal0~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_overrun~regout\,
	datac => \uart|the_HostSystem_uart_regs|control_reg\(3),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\);

-- Location: LCFF_X34_Y26_N25
\uart|the_HostSystem_uart_rx|rx_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(3));

-- Location: LCCOMB_X34_Y26_N24
\uart|the_HostSystem_uart_regs|selected_read_data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\ = (!\cpu|W_alu_result\(3) & (!\cpu|W_alu_result\(4) & (\uart|the_HostSystem_uart_rx|rx_data\(3) & !\cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|W_alu_result\(4),
	datac => \uart|the_HostSystem_uart_rx|rx_data\(3),
	datad => \cpu|W_alu_result\(2),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\);

-- Location: LCCOMB_X35_Y26_N26
\uart|the_HostSystem_uart_regs|selected_read_data[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\ = (\uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\) # ((\uart|the_HostSystem_uart_regs|selected_read_data~12_combout\) # ((\uart|the_HostSystem_uart_regs|Equal2~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|tx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|Equal2~0_combout\,
	datab => \uart|the_HostSystem_uart_regs|tx_data\(3),
	datac => \uart|the_HostSystem_uart_regs|selected_read_data[3]~13_combout\,
	datad => \uart|the_HostSystem_uart_regs|selected_read_data~12_combout\,
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\);

-- Location: LCFF_X35_Y26_N27
\uart|the_HostSystem_uart_regs|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[3]~14_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(3));

-- Location: LCFF_X35_Y26_N23
\uart_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X35_Y26_N22
\cpu|av_ld_byte0_data_nxt[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[3]~20_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(3) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(3))))) # 
-- (!\memory|the_altsyncram|auto_generated|q_a\(3) & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(3),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(3),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte0_data_nxt[3]~20_combout\);

-- Location: LCCOMB_X36_Y26_N20
\cpu|av_ld_byte0_data_nxt[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[3]~28_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(3))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[3]~20_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(3),
	datab => \cpu|av_ld_byte0_data_nxt[3]~20_combout\,
	datac => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[3]~28_combout\);

-- Location: LCFF_X36_Y26_N21
\cpu|av_ld_byte0_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[3]~28_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X35_Y27_N20
\cpu|W_rf_wr_data[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[3]~6_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(3))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(3) & ((!\cpu|E_alu_result~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(3),
	datab => \cpu|av_ld_byte0_data\(3),
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|R_ctrl_ld~regout\,
	combout => \cpu|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X31_Y28_N12
\cpu|d_writedata[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[28]~4_combout\ = (\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \cpu|d_writedata[28]~4_combout\);

-- Location: LCCOMB_X31_Y28_N18
\cpu|d_writedata[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[28]~feeder_combout\ = \cpu|d_writedata[28]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata[28]~4_combout\,
	combout => \cpu|d_writedata[28]~feeder_combout\);

-- Location: LCFF_X31_Y28_N19
\cpu|d_writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[28]~feeder_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(28));

-- Location: LCCOMB_X31_Y28_N2
\cmd_xbar_mux_001|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~28_combout\ = (\cpu|d_writedata\(28) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(28),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCFF_X37_Y26_N1
\cpu|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(28),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(28));

-- Location: LCCOMB_X38_Y29_N16
\cpu|E_src1[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[12]~4_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datab => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[12]~4_combout\);

-- Location: LCFF_X38_Y29_N17
\cpu|E_src1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[12]~4_combout\,
	sdata => \cpu|F_pc_plus_one[10]~20_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(12));

-- Location: LCCOMB_X38_Y29_N18
\cpu|E_arith_result[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[12]~1_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~24_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~24_combout\,
	datac => \cpu|Add1~24_combout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|E_arith_result[12]~1_combout\);

-- Location: LCCOMB_X38_Y29_N24
\cpu|F_pc_no_crst_nxt[10]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[10]~1_combout\ = (!\cpu|W_status_reg_pie_inst_nxt~0_combout\ & ((\cpu|F_pc_sel_nxt~0_combout\ & (\cpu|E_arith_result[12]~1_combout\)) # (!\cpu|F_pc_sel_nxt~0_combout\ & ((\cpu|F_pc_plus_one[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_sel_nxt~0_combout\,
	datab => \cpu|E_arith_result[12]~1_combout\,
	datac => \cpu|F_pc_plus_one[10]~20_combout\,
	datad => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[10]~1_combout\);

-- Location: LCFF_X38_Y29_N25
\cpu|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc_no_crst_nxt[10]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(10));

-- Location: LCCOMB_X38_Y29_N26
\cmd_xbar_mux_001|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(48) = (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|F_pc\(10)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|W_alu_result\(12))))) # (!\cmd_xbar_mux_001|saved_grant\(1) & (((\cmd_xbar_mux_001|saved_grant\(0) & 
-- \cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|F_pc\(10),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|W_alu_result\(12),
	combout => \cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X32_Y28_N24
\cmd_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~10_combout\ = (\cpu|d_writedata\(5) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(5),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: M4K_X52_Y31
\memory|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C96A5969656915595854295595155545595555D554D777770027",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCFF_X37_Y29_N27
\cpu|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(2));

-- Location: LCCOMB_X37_Y30_N26
\cpu|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~4_combout\ = (\cpu|Equal2~3_combout\ & (\cpu|D_iw\(5) & !\cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|Equal2~4_combout\);

-- Location: LCCOMB_X38_Y28_N0
\cpu|D_logic_op[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op[1]~0_combout\ = (\cpu|D_ctrl_alu_force_xor~9_combout\) # ((\cpu|Equal2~4_combout\ & (\cpu|D_iw\(15))) # (!\cpu|Equal2~4_combout\ & ((\cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|Equal2~4_combout\,
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_ctrl_alu_force_xor~9_combout\,
	combout => \cpu|D_logic_op[1]~0_combout\);

-- Location: LCFF_X38_Y28_N1
\cpu|R_logic_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_logic_op\(1));

-- Location: LCCOMB_X41_Y29_N8
\cpu|E_logic_result[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[2]~0_combout\ = (\cpu|E_src2\(2) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src1\(2)))))) # (!\cpu|E_src2\(2) & ((\cpu|R_logic_op\(1) & ((\cpu|E_src1\(2)))) # (!\cpu|R_logic_op\(1) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src2\(2),
	datac => \cpu|R_logic_op\(1),
	datad => \cpu|E_src1\(2),
	combout => \cpu|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X40_Y29_N8
\cpu|W_alu_result[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[2]~2_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[2]~0_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|F_pc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[0]~0_combout\,
	datab => \cpu|E_logic_result[2]~0_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[2]~2_combout\);

-- Location: LCFF_X40_Y29_N9
\cpu|W_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[2]~2_combout\,
	sdata => \cpu|E_shift_rot_result\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(2));

-- Location: LCCOMB_X35_Y27_N0
\cpu|W_rf_wr_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[2]~2_combout\ = (\cpu|R_ctrl_ld~regout\ & (\cpu|av_ld_byte0_data\(2))) # (!\cpu|R_ctrl_ld~regout\ & (((!\cpu|E_alu_result~34_combout\ & \cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte0_data\(2),
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|W_alu_result\(2),
	combout => \cpu|W_rf_wr_data[2]~2_combout\);

-- Location: LCCOMB_X38_Y28_N12
\cpu|R_src2_lo[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[11]~9_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(17))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(17),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[11]~9_combout\);

-- Location: LCFF_X38_Y28_N13
\cpu|E_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[11]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(11));

-- Location: LCCOMB_X41_Y30_N12
\cpu|F_pc[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[9]~8_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~22_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~22_combout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~22_combout\,
	combout => \cpu|F_pc[9]~8_combout\);

-- Location: LCFF_X41_Y30_N13
\cpu|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[9]~8_combout\,
	sdata => \cpu|F_pc_plus_one[9]~18_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(9));

-- Location: LCCOMB_X38_Y30_N30
\cmd_xbar_mux_001|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(47) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(11)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(9))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & (\cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|F_pc\(9),
	datad => \cpu|W_alu_result\(11),
	combout => \cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X36_Y28_N24
\cpu|Equal133~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal133~0_combout\ = (!\cpu|D_iw\(4) & !\cpu|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(3),
	combout => \cpu|Equal133~0_combout\);

-- Location: LCCOMB_X35_Y28_N28
\cpu|d_writedata[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[27]~3_combout\ = (\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \cpu|Equal133~0_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \cpu|d_writedata[27]~3_combout\);

-- Location: LCCOMB_X31_Y28_N8
\cpu|d_writedata[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[27]~feeder_combout\ = \cpu|d_writedata[27]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[27]~3_combout\,
	combout => \cpu|d_writedata[27]~feeder_combout\);

-- Location: LCFF_X31_Y28_N9
\cpu|d_writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[27]~feeder_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(27));

-- Location: LCCOMB_X31_Y28_N16
\cmd_xbar_mux_001|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~27_combout\ = (\cpu|d_writedata\(27) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(27),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M4K_X26_Y31
\memory|the_altsyncram|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033BC2FBCBEFC00FFBF0000BF00000200000000003F000805D0028",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y27_N26
\cpu|D_iw[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[27]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(27),
	combout => \cpu|D_iw[27]~feeder_combout\);

-- Location: LCFF_X35_Y27_N27
\cpu|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[27]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(27));

-- Location: LCCOMB_X38_Y27_N26
\cpu|E_src1[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[10]~6_combout\ = (\cpu|R_src1~40_combout\ & ((\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\cpu|R_src1~40_combout\ & (\cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|R_src1~40_combout\,
	datad => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \cpu|E_src1[10]~6_combout\);

-- Location: LCFF_X38_Y27_N27
\cpu|E_src1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[10]~6_combout\,
	sdata => \cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(10));

-- Location: LCCOMB_X41_Y30_N30
\cpu|F_pc[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[8]~7_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~20_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~20_combout\,
	datab => \cpu|Add1~20_combout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|F_pc[8]~7_combout\);

-- Location: LCFF_X41_Y30_N31
\cpu|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[8]~7_combout\,
	sdata => \cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(8));

-- Location: LCCOMB_X32_Y28_N30
\cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(46) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(10)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(8))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|W_alu_result\(10),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|F_pc\(8),
	combout => \cmd_xbar_mux_001|src_data\(46));

-- Location: LCFF_X35_Y28_N29
\cpu|d_writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[27]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(11));

-- Location: LCCOMB_X35_Y28_N2
\cmd_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~12_combout\ = (\cpu|d_writedata\(11) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(11),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: M4K_X26_Y30
\memory|the_altsyncram|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E08223828E420706908506832032880C8F01CBD316F81C8C00028",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCFF_X37_Y29_N29
\cpu|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(11),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(11));

-- Location: LCCOMB_X37_Y29_N18
\cpu|R_src2_use_imm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_use_imm~0_combout\ = (\cpu|D_ctrl_shift_logical~0_combout\ & (((\cpu|R_valid~regout\ & \cpu|R_ctrl_br_nxt~0_combout\)) # (!\cpu|D_iw\(11)))) # (!\cpu|D_ctrl_shift_logical~0_combout\ & (((\cpu|R_valid~regout\ & \cpu|R_ctrl_br_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_shift_logical~0_combout\,
	datab => \cpu|D_iw\(11),
	datac => \cpu|R_valid~regout\,
	datad => \cpu|R_ctrl_br_nxt~0_combout\,
	combout => \cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X37_Y29_N22
\cpu|D_wr_dst_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_wr_dst_reg~2_combout\ = (\cpu|D_iw\(1)) # (!\cpu|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(0),
	combout => \cpu|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X37_Y29_N8
\cpu|R_src2_use_imm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_use_imm~1_combout\ = (\cpu|R_src2_use_imm~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\) # ((\cpu|D_iw\(2) & !\cpu|D_wr_dst_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|R_src2_use_imm~0_combout\,
	datac => \cpu|D_wr_dst_reg~2_combout\,
	datad => \cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu|R_src2_use_imm~1_combout\);

-- Location: LCFF_X37_Y29_N9
\cpu|R_src2_use_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_use_imm~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_src2_use_imm~regout\);

-- Location: LCCOMB_X33_Y28_N24
\cpu|R_src2_lo[9]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[9]~11_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(15))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[9]~11_combout\);

-- Location: LCFF_X33_Y28_N25
\cpu|E_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[9]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(9));

-- Location: LCCOMB_X41_Y30_N24
\cpu|F_pc[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[7]~6_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~18_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add1~18_combout\,
	datad => \cpu|Add2~18_combout\,
	combout => \cpu|F_pc[7]~6_combout\);

-- Location: LCCOMB_X40_Y30_N12
\cpu|W_alu_result[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[9]~7_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[9]~8_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[7]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[9]~8_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[7]~6_combout\,
	combout => \cpu|W_alu_result[9]~7_combout\);

-- Location: LCFF_X40_Y30_N13
\cpu|W_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[9]~7_combout\,
	sdata => \cpu|E_shift_rot_result\(9),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(9));

-- Location: LCCOMB_X38_Y30_N4
\cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(45) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(9)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(7))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|W_alu_result\(9),
	datad => \cpu|F_pc\(7),
	combout => \cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X31_Y28_N10
\cpu|d_writedata[29]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[29]~5_combout\ = (\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu|d_writedata[29]~5_combout\);

-- Location: LCFF_X32_Y28_N1
\cpu|d_writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata[29]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(13));

-- Location: LCCOMB_X32_Y28_N0
\cmd_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~13_combout\ = (\cpu|d_writedata\(13) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(13),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: M4K_X26_Y29
\memory|the_altsyncram|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80C3800E00C70380001403A2B3CCACCF10DFE303CC088800020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCFF_X35_Y29_N5
\cpu|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(12),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(12));

-- Location: LCCOMB_X38_Y27_N30
\cpu|E_src1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[8]~8_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \cpu|D_iw\(12),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[8]~8_combout\);

-- Location: LCFF_X38_Y27_N31
\cpu|E_src1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[8]~8_combout\,
	sdata => \cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(8));

-- Location: LCCOMB_X41_Y30_N18
\cpu|F_pc[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[6]~5_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~16_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~16_combout\,
	datab => \cpu|Add1~16_combout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|F_pc[6]~5_combout\);

-- Location: LCCOMB_X40_Y30_N6
\cpu|W_alu_result[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[8]~8_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[8]~9_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[8]~9_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[6]~5_combout\,
	combout => \cpu|W_alu_result[8]~8_combout\);

-- Location: LCCOMB_X41_Y26_N8
\cpu|E_shift_rot_result_nxt[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_shift_rot_result_nxt[8]~9_combout\ = (\cpu|R_ctrl_shift_rot_right~regout\ & ((\cpu|E_shift_rot_result\(9)))) # (!\cpu|R_ctrl_shift_rot_right~regout\ & (\cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_shift_rot_right~regout\,
	datab => \cpu|E_shift_rot_result\(7),
	datad => \cpu|E_shift_rot_result\(9),
	combout => \cpu|E_shift_rot_result_nxt[8]~9_combout\);

-- Location: LCFF_X41_Y26_N9
\cpu|E_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_shift_rot_result_nxt[8]~9_combout\,
	sdata => \cpu|E_src1\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|E_new_inst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_shift_rot_result\(8));

-- Location: LCFF_X40_Y30_N7
\cpu|W_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[8]~8_combout\,
	sdata => \cpu|E_shift_rot_result\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(8));

-- Location: LCCOMB_X38_Y30_N26
\cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(44) = (\cpu|F_pc\(6) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|W_alu_result\(8) & \cmd_xbar_mux_001|saved_grant\(0))))) # (!\cpu|F_pc\(6) & (((\cpu|W_alu_result\(8) & \cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(6),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|W_alu_result\(8),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(44));

-- Location: LCFF_X35_Y29_N19
\cpu|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(13),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(13));

-- Location: LCCOMB_X37_Y29_N6
\cpu|Equal101~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~2_combout\ = (\cpu|Equal2~3_combout\ & (\cpu|D_iw\(13) & (\cpu|D_iw\(16) & \cpu|Equal2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(16),
	datad => \cpu|Equal2~8_combout\,
	combout => \cpu|Equal101~2_combout\);

-- Location: LCCOMB_X35_Y29_N8
\cpu|Equal101~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal101~3_combout\ = (!\cpu|D_iw\(11) & (\cpu|Equal101~2_combout\ & (\cpu|D_iw\(12) & \cpu|Equal101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|Equal101~2_combout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|Equal101~1_combout\,
	combout => \cpu|Equal101~3_combout\);

-- Location: LCFF_X35_Y29_N9
\cpu|R_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|Equal101~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X43_Y27_N18
\cpu|E_alu_result~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_result~34_combout\ = (\cpu|R_ctrl_rdctl_inst~regout\) # (\cpu|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_rdctl_inst~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|E_alu_result~34_combout\);

-- Location: LCCOMB_X36_Y26_N28
\cpu|av_ld_byte0_data_nxt[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[1]~24_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte1_data\(1)))) # (!\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte0_data_nxt[1]~16_combout\)))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (\cpu|av_ld_byte0_data_nxt[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte0_data_nxt[1]~16_combout\,
	datab => \cpu|av_ld_byte1_data\(1),
	datac => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[1]~24_combout\);

-- Location: LCFF_X36_Y26_N29
\cpu|av_ld_byte0_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[1]~24_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X35_Y27_N8
\cpu|W_rf_wr_data[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[1]~0_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(1))))) # (!\cpu|R_ctrl_ld~regout\ & (\cpu|W_alu_result\(1) & (!\cpu|E_alu_result~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(1),
	datab => \cpu|R_ctrl_ld~regout\,
	datac => \cpu|E_alu_result~34_combout\,
	datad => \cpu|av_ld_byte0_data\(1),
	combout => \cpu|W_rf_wr_data[1]~0_combout\);

-- Location: LCCOMB_X34_Y28_N18
\cpu|d_writedata[26]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[26]~2_combout\ = (\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu|d_writedata[26]~2_combout\);

-- Location: LCCOMB_X31_Y28_N0
\cpu|d_writedata[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[26]~feeder_combout\ = \cpu|d_writedata[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata[26]~2_combout\,
	combout => \cpu|d_writedata[26]~feeder_combout\);

-- Location: LCFF_X31_Y28_N1
\cpu|d_writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[26]~feeder_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(26));

-- Location: LCCOMB_X31_Y28_N24
\cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~7_combout\ = (\cpu|d_writedata\(26) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(26),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCFF_X34_Y29_N13
\cpu|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(26),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(26));

-- Location: LCCOMB_X38_Y28_N22
\cpu|R_src2_lo[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[7]~13_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(13))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(13),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[7]~13_combout\);

-- Location: LCFF_X38_Y28_N23
\cpu|E_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[7]~13_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(7));

-- Location: LCCOMB_X36_Y30_N24
\cpu|F_pc[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[5]~4_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~14_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~14_combout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~14_combout\,
	combout => \cpu|F_pc[5]~4_combout\);

-- Location: LCCOMB_X40_Y30_N0
\cpu|W_alu_result[7]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[7]~9_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[7]~10_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[7]~10_combout\,
	datab => \cpu|F_pc[5]~4_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[7]~9_combout\);

-- Location: LCFF_X40_Y30_N1
\cpu|W_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[7]~9_combout\,
	sdata => \cpu|E_shift_rot_result\(7),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(7));

-- Location: LCCOMB_X36_Y30_N22
\cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(43) = (\cpu|F_pc\(5) & ((\cmd_xbar_mux_001|saved_grant\(1)) # ((\cmd_xbar_mux_001|saved_grant\(0) & \cpu|W_alu_result\(7))))) # (!\cpu|F_pc\(5) & (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(5),
	datab => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|W_alu_result\(7),
	combout => \cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X32_Y28_N26
\cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~0_combout\ = (\cpu|d_writedata\(4) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(4),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: M4K_X26_Y33
\memory|the_altsyncram|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155CBF8CBE32BC228CACA83E83CD28A348BD88A8A08088AAAA003A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCFF_X36_Y28_N11
\cpu|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(3));

-- Location: LCCOMB_X37_Y28_N26
\cpu|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~5_combout\ = (\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & (!\cpu|D_iw\(3) & \cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal2~5_combout\);

-- Location: LCCOMB_X37_Y28_N22
\cpu|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~0_combout\ = (\cpu|D_iw\(1) & (!\cpu|D_iw\(0) & (\cpu|D_iw\(3) & !\cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal2~0_combout\);

-- Location: LCCOMB_X37_Y28_N28
\cpu|D_ctrl_alu_subtract~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_alu_subtract~0_combout\ = (\cpu|Equal2~0_combout\) # ((\cpu|Equal2~5_combout\ & \cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal2~5_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~0_combout\,
	combout => \cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X37_Y28_N8
\cpu|E_alu_sub~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_alu_sub~0_combout\ = (\cpu|R_valid~regout\ & ((\cpu|D_ctrl_alu_subtract~0_combout\) # ((\cpu|D_ctrl_alu_subtract~2_combout\ & !\cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \cpu|D_ctrl_alu_subtract~0_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|R_valid~regout\,
	combout => \cpu|E_alu_sub~0_combout\);

-- Location: LCFF_X37_Y28_N9
\cpu|E_alu_sub\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_alu_sub~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_alu_sub~regout\);

-- Location: LCCOMB_X36_Y30_N18
\cpu|F_pc[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[4]~3_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~12_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~12_combout\,
	datab => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~12_combout\,
	combout => \cpu|F_pc[4]~3_combout\);

-- Location: LCFF_X36_Y30_N19
\cpu|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[4]~3_combout\,
	sdata => \cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(4));

-- Location: LCCOMB_X36_Y30_N20
\cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(42) = (\cpu|W_alu_result\(6) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|F_pc\(4) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|W_alu_result\(6) & (\cpu|F_pc\(4) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(6),
	datab => \cpu|F_pc\(4),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(42));

-- Location: LCFF_X33_Y28_N17
\cpu|d_writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[25]~1_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(25));

-- Location: LCCOMB_X33_Y28_N6
\cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~6_combout\ = (\cpu|d_writedata\(25) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(25),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M4K_X52_Y32
\memory|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000282C0E2C38BC01FE2F05403E00000000000000003E00000AA0000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCFF_X34_Y29_N19
\cpu|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(25),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(25));

-- Location: LCFF_X33_Y28_N27
\cpu|d_writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_writedata[24]~0_combout\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(24));

-- Location: LCCOMB_X33_Y28_N20
\cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~5_combout\ = (\cpu|d_writedata\(24) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(24),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCFF_X34_Y29_N9
\cpu|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(24),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(24));

-- Location: LCCOMB_X38_Y28_N24
\cpu|R_src2_lo[5]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[5]~15_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(11)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_use_imm~regout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \cpu|D_iw\(11),
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[5]~15_combout\);

-- Location: LCFF_X38_Y28_N25
\cpu|E_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[5]~15_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(5));

-- Location: LCCOMB_X42_Y29_N6
\cpu|E_arith_result[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[5]~2_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~10_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Add2~10_combout\,
	datac => \cpu|E_alu_sub~regout\,
	datad => \cpu|Add1~10_combout\,
	combout => \cpu|E_arith_result[5]~2_combout\);

-- Location: LCCOMB_X41_Y30_N8
\cpu|F_pc_no_crst_nxt[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc_no_crst_nxt[3]~2_combout\ = (\cpu|W_status_reg_pie_inst_nxt~0_combout\) # ((\cpu|F_pc_sel_nxt.10~0_combout\ & (\cpu|F_pc_plus_one[3]~6_combout\)) # (!\cpu|F_pc_sel_nxt.10~0_combout\ & ((\cpu|E_arith_result[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \cpu|F_pc_plus_one[3]~6_combout\,
	datac => \cpu|E_arith_result[5]~2_combout\,
	datad => \cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \cpu|F_pc_no_crst_nxt[3]~2_combout\);

-- Location: LCFF_X41_Y30_N9
\cpu|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc_no_crst_nxt[3]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(3));

-- Location: LCCOMB_X38_Y30_N16
\cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(41) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(5)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(3))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & (\cpu|F_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|F_pc\(3),
	datad => \cpu|W_alu_result\(5),
	combout => \cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X31_Y28_N28
\cpu|E_st_data[23]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[23]~1_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datac => \cpu|D_iw\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \cpu|E_st_data[23]~1_combout\);

-- Location: LCFF_X31_Y28_N29
\cpu|d_writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[23]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(23));

-- Location: LCCOMB_X31_Y28_N6
\cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~4_combout\ = (\cpu|d_writedata\(23) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(23),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M4K_X52_Y28
\memory|the_altsyncram|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000453003300CCC200F3309000F02AAAAAAB82A8AAA830E3FAAF0005",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCFF_X34_Y29_N15
\cpu|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(23),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(23));

-- Location: LCCOMB_X33_Y28_N0
\cpu|E_st_data[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[22]~0_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|E_st_data[22]~0_combout\);

-- Location: LCFF_X33_Y28_N1
\cpu|d_writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[22]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(22));

-- Location: LCCOMB_X33_Y28_N18
\cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~3_combout\ = (\cpu|d_writedata\(22) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(22),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCFF_X34_Y29_N5
\cpu|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(22),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(22));

-- Location: LCCOMB_X33_Y28_N12
\cpu|d_writedata[30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[30]~6_combout\ = (\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \cpu|Equal133~0_combout\,
	combout => \cpu|d_writedata[30]~6_combout\);

-- Location: LCFF_X32_Y28_N11
\cpu|d_writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata[30]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(14));

-- Location: LCCOMB_X32_Y28_N10
\cmd_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~15_combout\ = (\cpu|d_writedata\(14) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(14),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCFF_X35_Y29_N31
\cpu|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(14),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(14));

-- Location: LCCOMB_X35_Y29_N14
\cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\cpu|D_iw\(14) & (\cpu|D_iw\(13) & ((\cpu|D_iw\(11)) # (!\cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X34_Y29_N6
\cpu|D_ctrl_exception~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_exception~2_combout\ = (\cpu|D_ctrl_exception~1_combout\ & (((!\cpu|D_iw\(2)) # (!\cpu|Equal2~1_combout\)) # (!\cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~1_combout\,
	datab => \cpu|D_iw\(5),
	datac => \cpu|Equal2~1_combout\,
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X34_Y29_N2
\cpu|D_dst_regnum[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[4]~5_combout\ = (\cpu|D_dst_regnum[4]~4_combout\) # (((\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\)) # (!\cpu|D_ctrl_exception~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[4]~4_combout\,
	datab => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \cpu|D_ctrl_exception~2_combout\,
	datad => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_dst_regnum[4]~5_combout\);

-- Location: LCFF_X34_Y29_N3
\cpu|R_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[4]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(4));

-- Location: LCFF_X32_Y28_N23
\cpu|d_writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(2));

-- Location: LCCOMB_X32_Y28_N22
\cmd_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~11_combout\ = (\cpu|d_writedata\(2) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(2),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCFF_X36_Y28_N13
\cpu|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(5),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(5));

-- Location: LCCOMB_X36_Y28_N8
\cpu|D_ctrl_jmp_direct~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_jmp_direct~0_combout\ = (\cpu|Equal133~0_combout\ & (!\cpu|D_iw\(5) & (!\cpu|D_iw\(2) & !\cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCFF_X36_Y28_N9
\cpu|R_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_jmp_direct~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X38_Y27_N2
\cpu|R_src1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1~40_combout\ = (!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|R_ctrl_jmp_direct~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1~40_combout\);

-- Location: LCCOMB_X38_Y27_N12
\cpu|E_src1[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_src1[4]~0_combout\ = (\cpu|R_src1~40_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\cpu|R_src1~40_combout\ & ((\cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \cpu|D_iw\(8),
	datad => \cpu|R_src1~40_combout\,
	combout => \cpu|E_src1[4]~0_combout\);

-- Location: LCFF_X38_Y27_N13
\cpu|E_src1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_src1[4]~0_combout\,
	sdata => \cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \cpu|R_src1~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(4));

-- Location: LCCOMB_X37_Y30_N24
\cpu|F_pc[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[2]~2_combout\ = (\cpu|E_alu_sub~regout\ & (\cpu|Add1~8_combout\)) # (!\cpu|E_alu_sub~regout\ & ((\cpu|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add1~8_combout\,
	datad => \cpu|Add2~8_combout\,
	combout => \cpu|F_pc[2]~2_combout\);

-- Location: LCFF_X37_Y30_N25
\cpu|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[2]~2_combout\,
	sdata => \cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(2));

-- Location: LCCOMB_X32_Y28_N12
\cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(40) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(4)) # ((\cpu|F_pc\(2) & \cmd_xbar_mux_001|saved_grant\(1))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cpu|F_pc\(2) & (\cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|F_pc\(2),
	datac => \cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|W_alu_result\(4),
	combout => \cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X35_Y28_N14
\cpu|D_iw[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[9]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \memory|the_altsyncram|auto_generated|q_a\(9),
	combout => \cpu|D_iw[9]~feeder_combout\);

-- Location: LCFF_X35_Y28_N15
\cpu|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[9]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(9));

-- Location: LCCOMB_X35_Y28_N0
\cpu|R_src2_lo[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[3]~4_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(9)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \cpu|D_iw\(9),
	datac => \cpu|R_src2_use_imm~regout\,
	datad => \cpu|R_src2_lo~0_combout\,
	combout => \cpu|R_src2_lo[3]~4_combout\);

-- Location: LCFF_X35_Y28_N1
\cpu|E_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[3]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(3));

-- Location: LCCOMB_X41_Y30_N26
\cpu|F_pc[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[1]~1_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~6_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_sub~regout\,
	datab => \cpu|Add2~6_combout\,
	datad => \cpu|Add1~6_combout\,
	combout => \cpu|F_pc[1]~1_combout\);

-- Location: LCFF_X41_Y30_N27
\cpu|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[1]~1_combout\,
	sdata => \cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(1));

-- Location: LCCOMB_X38_Y30_N22
\cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(39) = (\cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|W_alu_result\(3)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(1))))) # (!\cmd_xbar_mux_001|saved_grant\(0) & (\cmd_xbar_mux_001|saved_grant\(1) & (\cpu|F_pc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|F_pc\(1),
	datad => \cpu|W_alu_result\(3),
	combout => \cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X32_Y28_N8
\cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~2_combout\ = (\cpu|d_writedata\(1) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(1),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: M4K_X26_Y34
\memory|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017C8EA48E923E81148F8FC294A80F4D03CE8CE7410488600000020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X36_Y28_N1
\cpu|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(1));

-- Location: LCCOMB_X36_Y28_N12
\cpu|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~0_combout\ = (\cpu|D_iw\(1)) # ((!\cpu|D_iw\(4) & (\cpu|D_iw\(5) & !\cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X36_Y28_N0
\cpu|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_b_is_dst~1_combout\ = (\cpu|D_iw\(2) & ((\cpu|D_iw\(0) & (\cpu|D_iw\(1))) # (!\cpu|D_iw\(0) & ((!\cpu|D_ctrl_b_is_dst~0_combout\))))) # (!\cpu|D_iw\(2) & ((\cpu|D_iw\(0)) # ((!\cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X34_Y29_N18
\cpu|D_dst_regnum[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[3]~2_combout\ = (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(25))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \cpu|D_iw\(25),
	datad => \cpu|D_iw\(20),
	combout => \cpu|D_dst_regnum[3]~2_combout\);

-- Location: LCCOMB_X34_Y29_N24
\cpu|D_dst_regnum[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[3]~3_combout\ = ((\cpu|D_dst_regnum[3]~2_combout\) # ((\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\))) # (!\cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~2_combout\,
	datab => \cpu|D_dst_regnum[3]~2_combout\,
	datac => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_dst_regnum[3]~3_combout\);

-- Location: LCFF_X34_Y29_N25
\cpu|R_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[3]~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X33_Y28_N26
\cpu|d_writedata[24]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[24]~0_combout\ = (\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu|d_writedata[24]~0_combout\);

-- Location: LCFF_X32_Y28_N15
\cpu|d_writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata[24]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(8));

-- Location: LCCOMB_X32_Y28_N14
\cmd_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~18_combout\ = (\cpu|d_writedata\(8) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(8),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCFF_X37_Y26_N19
\cpu|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(8),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(8));

-- Location: LCCOMB_X34_Y28_N28
\cpu|R_src2_lo[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[2]~1_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & (\cpu|D_iw\(8))) # (!\cpu|R_src2_use_imm~regout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|D_iw\(8),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \cpu|R_src2_use_imm~regout\,
	combout => \cpu|R_src2_lo[2]~1_combout\);

-- Location: LCFF_X34_Y28_N29
\cpu|E_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[2]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(2));

-- Location: LCCOMB_X41_Y30_N16
\cpu|F_pc[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_pc[0]~0_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~4_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add2~4_combout\,
	datab => \cpu|Add1~4_combout\,
	datad => \cpu|E_alu_sub~regout\,
	combout => \cpu|F_pc[0]~0_combout\);

-- Location: LCFF_X41_Y30_N17
\cpu|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_pc[0]~0_combout\,
	sdata => \cpu|F_pc_plus_one[0]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|W_status_reg_pie_inst_nxt~0_combout\,
	sload => \cpu|F_pc_sel_nxt.10~0_combout\,
	ena => \cpu|W_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|F_pc\(0));

-- Location: LCCOMB_X38_Y30_N20
\cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_data\(38) = (\cpu|W_alu_result\(2) & ((\cmd_xbar_mux_001|saved_grant\(0)) # ((\cmd_xbar_mux_001|saved_grant\(1) & \cpu|F_pc\(0))))) # (!\cpu|W_alu_result\(2) & (\cmd_xbar_mux_001|saved_grant\(1) & (\cpu|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(2),
	datab => \cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|F_pc\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X35_Y28_N18
\cpu|E_st_data[19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[19]~4_combout\ = (\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \cpu|D_iw\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|E_st_data[19]~4_combout\);

-- Location: LCFF_X35_Y28_N19
\cpu|d_writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[19]~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(19));

-- Location: LCCOMB_X35_Y28_N6
\cmd_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~23_combout\ = (\cpu|d_writedata\(19) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(19),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: M4K_X52_Y27
\memory|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003460123018C01070300501683F303CCC0CF00CFE303DC088800008",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "HostSystem_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 2,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \memory|wren~0_combout\,
	clk0 => \clk_clk~clkctrl_outclk\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y27_N12
\cpu|D_iw[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[19]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(19),
	combout => \cpu|D_iw[19]~feeder_combout\);

-- Location: LCFF_X35_Y27_N13
\cpu|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[19]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(19));

-- Location: LCCOMB_X34_Y29_N8
\cpu|D_dst_regnum[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[2]~0_combout\ = (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(24)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_iw\(19),
	datac => \cpu|D_iw\(24),
	datad => \cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu|D_dst_regnum[2]~0_combout\);

-- Location: LCCOMB_X34_Y29_N30
\cpu|D_dst_regnum[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[2]~1_combout\ = ((\cpu|D_dst_regnum[2]~0_combout\) # ((\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\))) # (!\cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~2_combout\,
	datab => \cpu|D_dst_regnum[2]~0_combout\,
	datac => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_dst_regnum[2]~1_combout\);

-- Location: LCFF_X34_Y29_N31
\cpu|R_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[2]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(2));

-- Location: LCFF_X32_Y28_N21
\cpu|d_writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(3));

-- Location: LCCOMB_X32_Y28_N20
\cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~1_combout\ = (\cpu|d_writedata\(3) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(3),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCFF_X36_Y28_N25
\cpu|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(4),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(4));

-- Location: LCCOMB_X34_Y28_N30
\cpu|E_st_data[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[18]~6_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datac => \cpu|D_iw\(4),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \cpu|E_st_data[18]~6_combout\);

-- Location: LCFF_X34_Y28_N31
\cpu|d_writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[18]~6_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(18));

-- Location: LCCOMB_X38_Y30_N8
\cmd_xbar_mux_001|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~25_combout\ = (\cpu|d_writedata\(18) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_writedata\(18),
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X35_Y28_N8
\cpu|D_iw[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[18]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(18),
	combout => \cpu|D_iw[18]~feeder_combout\);

-- Location: LCFF_X35_Y28_N9
\cpu|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[18]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(18));

-- Location: LCCOMB_X34_Y29_N14
\cpu|D_dst_regnum[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[1]~8_combout\ = (\cpu|D_ctrl_exception~2_combout\ & ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(23)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~2_combout\,
	datab => \cpu|D_iw\(18),
	datac => \cpu|D_iw\(23),
	datad => \cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu|D_dst_regnum[1]~8_combout\);

-- Location: LCCOMB_X34_Y29_N28
\cpu|D_dst_regnum[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[1]~9_combout\ = (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu|D_dst_regnum[1]~8_combout\ & ((!\cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # (!\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_dst_regnum[1]~8_combout\,
	datac => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_dst_regnum[1]~9_combout\);

-- Location: LCFF_X34_Y29_N29
\cpu|R_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[1]~9_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X33_Y28_N8
\cpu|E_st_data[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_st_data[17]~5_combout\ = (\cpu|D_iw\(4) & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\cpu|D_iw\(4) & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|E_st_data[17]~5_combout\);

-- Location: LCFF_X33_Y28_N9
\cpu|d_writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_st_data[17]~5_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(17));

-- Location: LCCOMB_X38_Y30_N14
\cmd_xbar_mux_001|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~24_combout\ = (\cmd_xbar_mux_001|saved_grant\(0) & \cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cmd_xbar_mux_001|saved_grant\(0),
	datac => \cpu|d_writedata\(17),
	combout => \cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X38_Y28_N26
\cpu|D_iw[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_iw[17]~feeder_combout\ = \memory|the_altsyncram|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|the_altsyncram|auto_generated|q_a\(17),
	combout => \cpu|D_iw[17]~feeder_combout\);

-- Location: LCFF_X38_Y28_N27
\cpu|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_iw[17]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(17));

-- Location: LCCOMB_X34_Y29_N4
\cpu|D_dst_regnum[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[0]~6_combout\ = (\cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\cpu|D_ctrl_b_is_dst~1_combout\ & ((\cpu|D_iw\(22)))) # (!\cpu|D_ctrl_b_is_dst~1_combout\ & (\cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_iw\(17),
	datac => \cpu|D_iw\(22),
	datad => \cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \cpu|D_dst_regnum[0]~6_combout\);

-- Location: LCCOMB_X34_Y29_N26
\cpu|D_dst_regnum[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_dst_regnum[0]~7_combout\ = ((\cpu|D_dst_regnum[0]~6_combout\) # ((\cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\))) # (!\cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~2_combout\,
	datab => \cpu|D_dst_regnum[0]~6_combout\,
	datac => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datad => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \cpu|D_dst_regnum[0]~7_combout\);

-- Location: LCFF_X34_Y29_N27
\cpu|R_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_dst_regnum[0]~7_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_dst_regnum\(0));

-- Location: LCFF_X32_Y28_N19
\cpu|d_writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(0));

-- Location: LCCOMB_X32_Y28_N18
\cmd_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_mux_001|src_payload~9_combout\ = (\cpu|d_writedata\(0) & \cmd_xbar_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|d_writedata\(0),
	datad => \cmd_xbar_mux_001|saved_grant\(0),
	combout => \cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCFF_X36_Y28_N3
\cpu|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory|the_altsyncram|auto_generated|q_a\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_iw\(0));

-- Location: LCCOMB_X37_Y28_N12
\cpu|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_logic~9_combout\ = (\cpu|D_iw\(1)) # ((\cpu|D_iw\(0)) # (\cpu|D_iw\(3) $ (!\cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(4),
	combout => \cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X37_Y30_N30
\cpu|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~6_combout\ = (\cpu|Equal2~3_combout\ & (\cpu|D_iw\(13) & (\cpu|D_iw\(5) & !\cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_iw\(13),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|Equal2~6_combout\);

-- Location: LCCOMB_X33_Y28_N22
\cpu|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal2~7_combout\ = (!\cpu|D_iw\(16) & (!\cpu|D_iw\(11) & (\cpu|D_iw\(12) & \cpu|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datab => \cpu|D_iw\(11),
	datac => \cpu|D_iw\(12),
	datad => \cpu|Equal2~6_combout\,
	combout => \cpu|Equal2~7_combout\);

-- Location: LCCOMB_X37_Y28_N10
\cpu|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_logic~8_combout\ = (\cpu|Equal2~7_combout\) # ((\cpu|D_iw\(2) & ((\cpu|Equal2~2_combout\) # (!\cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~2_combout\,
	datab => \cpu|D_ctrl_logic~9_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal2~7_combout\,
	combout => \cpu|D_ctrl_logic~8_combout\);

-- Location: LCFF_X37_Y28_N11
\cpu|R_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_logic~8_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_logic~regout\);

-- Location: LCCOMB_X40_Y30_N26
\cpu|W_alu_result[10]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[10]~6_combout\ = (\cpu|R_ctrl_logic~regout\ & (\cpu|E_logic_result[10]~7_combout\)) # (!\cpu|R_ctrl_logic~regout\ & ((\cpu|F_pc[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[10]~7_combout\,
	datab => \cpu|R_ctrl_logic~regout\,
	datad => \cpu|F_pc[8]~7_combout\,
	combout => \cpu|W_alu_result[10]~6_combout\);

-- Location: LCFF_X40_Y30_N27
\cpu|W_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[10]~6_combout\,
	sdata => \cpu|E_shift_rot_result\(10),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(10));

-- Location: LCCOMB_X40_Y30_N22
\addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~1_combout\ = (!\cpu|W_alu_result\(9) & (!\cpu|W_alu_result\(10) & (!\cpu|W_alu_result\(7) & !\cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(9),
	datab => \cpu|W_alu_result\(10),
	datac => \cpu|W_alu_result\(7),
	datad => \cpu|W_alu_result\(8),
	combout => \addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X40_Y29_N22
\addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~0_combout\ = (!\cpu|W_alu_result\(13) & (!\cpu|W_alu_result\(11) & (!\cpu|W_alu_result\(12) & \cpu|W_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(13),
	datab => \cpu|W_alu_result\(11),
	datac => \cpu|W_alu_result\(12),
	datad => \cpu|W_alu_result\(14),
	combout => \addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X40_Y30_N16
\addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \addr_router|Equal1~2_combout\ = (!\cpu|W_alu_result\(5) & (\addr_router|Equal1~1_combout\ & (!\cpu|W_alu_result\(6) & \addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_alu_result\(5),
	datab => \addr_router|Equal1~1_combout\,
	datac => \cpu|W_alu_result\(6),
	datad => \addr_router|Equal1~0_combout\,
	combout => \addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X37_Y25_N0
\cmd_xbar_demux|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cmd_xbar_demux|WideOr0~0_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & (!\addr_router|Equal1~2_combout\ & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \addr_router|Equal1~2_combout\,
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X40_Y30_N10
\uart|the_HostSystem_uart_regs|control_wr_strobe~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_wr_strobe~3_combout\ = (!\cpu|W_alu_result\(5) & !\cpu|W_alu_result\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|W_alu_result\(5),
	datad => \cpu|W_alu_result\(6),
	combout => \uart|the_HostSystem_uart_regs|control_wr_strobe~3_combout\);

-- Location: LCCOMB_X36_Y25_N10
\uart|the_HostSystem_uart_regs|control_wr_strobe~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\ = (\addr_router|Equal1~0_combout\ & (\uart|the_HostSystem_uart_regs|control_wr_strobe~3_combout\ & (!\uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \addr_router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \addr_router|Equal1~0_combout\,
	datab => \uart|the_HostSystem_uart_regs|control_wr_strobe~3_combout\,
	datac => \uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \addr_router|Equal1~1_combout\,
	combout => \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\);

-- Location: LCCOMB_X36_Y25_N12
\cpu_data_master_translator|write_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|write_accepted~0_combout\ = (\cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & ((\cmd_xbar_demux|WideOr0~0_combout\) # ((!\uart_s1_translator|uav_waitrequest~0_combout\ & 
-- \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart_s1_translator|uav_waitrequest~0_combout\,
	datab => \cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datac => \cmd_xbar_demux|WideOr0~0_combout\,
	datad => \uart|the_HostSystem_uart_regs|control_wr_strobe~4_combout\,
	combout => \cpu_data_master_translator|write_accepted~0_combout\);

-- Location: LCCOMB_X36_Y25_N30
\cpu_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|read_accepted~0_combout\ = (!\cpu|av_ld_getting_data~1_combout\ & ((\cpu_data_master_translator|read_accepted~regout\) # ((\cpu_data_master_translator|write_accepted~0_combout\ & \cpu|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_getting_data~1_combout\,
	datab => \cpu_data_master_translator|write_accepted~0_combout\,
	datac => \cpu_data_master_translator|read_accepted~regout\,
	datad => \cpu|d_read~regout\,
	combout => \cpu_data_master_translator|read_accepted~0_combout\);

-- Location: LCFF_X36_Y25_N31
\cpu_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_data_master_translator|read_accepted~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X36_Y25_N26
\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\ = (!\cpu_data_master_translator|read_accepted~regout\ & \cpu|d_read~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu_data_master_translator|read_accepted~regout\,
	datad => \cpu|d_read~regout\,
	combout => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X36_Y25_N0
\cpu_data_master_translator|end_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|end_begintransfer~0_combout\ = (!\cpu_data_master_translator|write_accepted~0_combout\ & ((\uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\) # ((\cpu_data_master_translator|end_begintransfer~regout\) # 
-- (\cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|write_accepted~0_combout\,
	datab => \uart|the_HostSystem_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \cpu_data_master_translator|end_begintransfer~regout\,
	datad => \cpu_data_master_translator|uav_write~0_combout\,
	combout => \cpu_data_master_translator|end_begintransfer~0_combout\);

-- Location: LCFF_X36_Y25_N1
\cpu_data_master_translator|end_begintransfer\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_data_master_translator|end_begintransfer~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_data_master_translator|end_begintransfer~regout\);

-- Location: LCCOMB_X36_Y25_N22
\cpu|d_write_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_write_nxt~3_combout\ = (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & ((\cpu|d_read~regout\ & ((!\cpu|av_ld_getting_data~1_combout\))) # (!\cpu|d_read~regout\ & (!\cpu_data_master_translator|write_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \cpu|av_ld_getting_data~1_combout\,
	datad => \cpu|d_read~regout\,
	combout => \cpu|d_write_nxt~3_combout\);

-- Location: LCCOMB_X36_Y25_N24
\cpu|d_write_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_write_nxt~4_combout\ = (\cpu|d_write_nxt~3_combout\ & (((\cpu|d_read~regout\) # (!\cpu_data_master_translator|end_begintransfer~regout\)) # (!\cpu_data_master_translator|write_accepted~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|write_accepted~0_combout\,
	datab => \cpu_data_master_translator|end_begintransfer~regout\,
	datac => \cpu|d_write_nxt~3_combout\,
	datad => \cpu|d_read~regout\,
	combout => \cpu|d_write_nxt~4_combout\);

-- Location: LCCOMB_X36_Y25_N16
\cpu|d_write_nxt\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_write_nxt~combout\ = (\cpu|d_write_nxt~4_combout\) # ((\cpu|R_ctrl_st~regout\ & \cpu|E_new_inst~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_st~regout\,
	datac => \cpu|d_write_nxt~4_combout\,
	datad => \cpu|E_new_inst~regout\,
	combout => \cpu|d_write_nxt~combout\);

-- Location: LCFF_X36_Y25_N17
\cpu|the_HostSystem_cpu_test_bench|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|d_write_nxt~combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\);

-- Location: LCCOMB_X36_Y25_N2
\cpu_data_master_translator|write_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|write_accepted~1_combout\ = (\cpu_data_master_translator|write_accepted~regout\) # ((\cpu_data_master_translator|write_accepted~0_combout\ & \cpu|the_HostSystem_cpu_test_bench|d_write~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|write_accepted~0_combout\,
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	combout => \cpu_data_master_translator|write_accepted~1_combout\);

-- Location: LCCOMB_X36_Y25_N18
\cpu_data_master_translator|write_accepted~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu_data_master_translator|write_accepted~2_combout\ = (\cpu_data_master_translator|write_accepted~1_combout\ & ((\cpu|d_read~regout\ & ((!\cpu|av_ld_getting_data~1_combout\))) # (!\cpu|d_read~regout\ & 
-- (\cpu_data_master_translator|av_waitrequest~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_data_master_translator|av_waitrequest~0_combout\,
	datab => \cpu_data_master_translator|write_accepted~1_combout\,
	datac => \cpu|av_ld_getting_data~1_combout\,
	datad => \cpu|d_read~regout\,
	combout => \cpu_data_master_translator|write_accepted~2_combout\);

-- Location: LCFF_X36_Y25_N19
\cpu_data_master_translator|write_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu_data_master_translator|write_accepted~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu_data_master_translator|write_accepted~regout\);

-- Location: LCCOMB_X36_Y25_N4
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\cpu|the_HostSystem_cpu_test_bench|d_write~regout\ & (!\cpu_data_master_translator|write_accepted~regout\ & (\cmd_xbar_mux_001|saved_grant\(0) & 
-- !\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_HostSystem_cpu_test_bench|d_write~regout\,
	datab => \cpu_data_master_translator|write_accepted~regout\,
	datac => \cmd_xbar_mux_001|saved_grant\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X38_Y25_N15
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\);

-- Location: LCCOMB_X38_Y25_N14
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\) # ((\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\ & 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	datac => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]~regout\,
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X38_Y25_N31
\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\);

-- Location: LCCOMB_X38_Y25_N10
\cpu|F_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|F_valid~0_combout\ = (!\cpu|i_read~regout\ & (!\memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\ & (\memory_s1_translator|read_latency_shift_reg\(0) & 
-- \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_read~regout\,
	datab => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]~regout\,
	datac => \memory_s1_translator|read_latency_shift_reg\(0),
	datad => \memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]~regout\,
	combout => \cpu|F_valid~0_combout\);

-- Location: LCFF_X38_Y25_N11
\cpu|D_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|F_valid~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|D_valid~regout\);

-- Location: LCFF_X37_Y29_N19
\cpu|R_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|D_valid~regout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_valid~regout\);

-- Location: LCCOMB_X38_Y29_N22
\cpu|R_src1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1~41_combout\ = (\cpu|R_ctrl_retaddr~regout\ & ((\cpu|R_valid~regout\) # ((\cpu|R_ctrl_br~regout\ & \cpu|E_valid~regout\)))) # (!\cpu|R_ctrl_retaddr~regout\ & (((\cpu|R_ctrl_br~regout\ & \cpu|E_valid~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_retaddr~regout\,
	datab => \cpu|R_valid~regout\,
	datac => \cpu|R_ctrl_br~regout\,
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1~41_combout\);

-- Location: LCCOMB_X42_Y29_N12
\cpu|R_src1[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src1[0]~43_combout\ = (!\cpu|R_src1~41_combout\ & (\cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\cpu|E_valid~regout\) # (!\cpu|R_ctrl_jmp_direct~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_jmp_direct~regout\,
	datab => \cpu|R_src1~41_combout\,
	datac => \cpu|HostSystem_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \cpu|E_valid~regout\,
	combout => \cpu|R_src1[0]~43_combout\);

-- Location: LCFF_X42_Y29_N13
\cpu|E_src1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src1[0]~43_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src1\(0));

-- Location: LCCOMB_X42_Y29_N4
\cpu|E_logic_result[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[0]~15_combout\ = (\cpu|E_logic_result[0]~14_combout\) # ((\cpu|Add2~0_combout\ & (\cpu|R_logic_op\(0) & \cpu|R_logic_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[0]~14_combout\,
	datab => \cpu|Add2~0_combout\,
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[0]~15_combout\);

-- Location: LCCOMB_X40_Y29_N20
\cpu|W_alu_result[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_alu_result[0]~13_combout\ = (\cpu|R_ctrl_logic~regout\ & ((\cpu|E_logic_result[0]~15_combout\))) # (!\cpu|R_ctrl_logic~regout\ & (\cpu|E_arith_result[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_result[0]~4_combout\,
	datab => \cpu|E_logic_result[0]~15_combout\,
	datad => \cpu|R_ctrl_logic~regout\,
	combout => \cpu|W_alu_result[0]~13_combout\);

-- Location: LCFF_X40_Y29_N21
\cpu|W_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_alu_result[0]~13_combout\,
	sdata => \cpu|E_shift_rot_result\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \cpu|E_alu_result~34_combout\,
	sload => \cpu|R_ctrl_shift_rot~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_alu_result\(0));

-- Location: LCCOMB_X35_Y29_N20
\cpu|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_ctrl_crst~0_combout\ = (\cpu|D_iw\(15) & (\cpu|Equal101~2_combout\ & (\cpu|D_iw\(12) & \cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|Equal101~2_combout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_crst~0_combout\);

-- Location: LCFF_X35_Y29_N21
\cpu|R_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_ctrl_crst~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_ctrl_crst~regout\);

-- Location: LCCOMB_X36_Y29_N26
\cpu|W_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~1_combout\ = (!\cpu|R_ctrl_exception~regout\ & (!\cpu|R_ctrl_crst~regout\ & !\cpu|R_ctrl_break~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|R_ctrl_exception~regout\,
	datac => \cpu|R_ctrl_crst~regout\,
	datad => \cpu|R_ctrl_break~regout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X36_Y29_N20
\cpu|W_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~2_combout\ = (\cpu|E_wrctl_status~0_combout\ & ((\cpu|E_src1\(0)))) # (!\cpu|E_wrctl_status~0_combout\ & (\cpu|W_status_reg_pie~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_status~0_combout\,
	datab => \cpu|W_status_reg_pie~regout\,
	datad => \cpu|E_src1\(0),
	combout => \cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X36_Y29_N14
\cpu|W_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\cpu|Equal101~6_combout\ & (\cpu|W_bstatus_reg~regout\)) # (!\cpu|Equal101~6_combout\ & ((\cpu|W_status_reg_pie_inst_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_bstatus_reg~regout\,
	datab => \cpu|Equal101~6_combout\,
	datac => \cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X36_Y29_N18
\cpu|W_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_status_reg_pie_inst_nxt~4_combout\ = (\cpu|W_status_reg_pie_inst_nxt~1_combout\ & ((\cpu|Equal101~4_combout\ & (\cpu|W_estatus_reg~regout\)) # (!\cpu|Equal101~4_combout\ & ((\cpu|W_status_reg_pie_inst_nxt~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_estatus_reg~regout\,
	datab => \cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \cpu|W_status_reg_pie_inst_nxt~3_combout\,
	datad => \cpu|Equal101~4_combout\,
	combout => \cpu|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCFF_X36_Y29_N19
\cpu|W_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|W_status_reg_pie_inst_nxt~4_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|E_valid~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_status_reg_pie~regout\);

-- Location: LCCOMB_X36_Y29_N4
\cpu|E_control_rd_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[0]~0_combout\ = (\cpu|D_iw\(6) & (((\cpu|D_iw\(7))))) # (!\cpu|D_iw\(6) & ((\cpu|D_iw\(7) & (\cpu|W_bstatus_reg~regout\)) # (!\cpu|D_iw\(7) & ((\cpu|W_status_reg_pie~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_bstatus_reg~regout\,
	datab => \cpu|W_status_reg_pie~regout\,
	datac => \cpu|D_iw\(6),
	datad => \cpu|D_iw\(7),
	combout => \cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X36_Y29_N12
\cpu|E_control_rd_data[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_control_rd_data[0]~1_combout\ = (!\cpu|D_iw\(8) & ((\cpu|D_iw\(6) & (\cpu|W_estatus_reg~regout\ & !\cpu|E_control_rd_data[0]~0_combout\)) # (!\cpu|D_iw\(6) & ((\cpu|E_control_rd_data[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_estatus_reg~regout\,
	datab => \cpu|D_iw\(6),
	datac => \cpu|D_iw\(8),
	datad => \cpu|E_control_rd_data[0]~0_combout\,
	combout => \cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCFF_X36_Y29_N13
\cpu|W_control_rd_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_control_rd_data[0]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X40_Y26_N30
\cpu|W_rf_wr_data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~4_combout\ = (!\cpu|R_ctrl_br_cmp~regout\ & ((\cpu|R_ctrl_rdctl_inst~regout\ & ((\cpu|W_control_rd_data\(0)))) # (!\cpu|R_ctrl_rdctl_inst~regout\ & (\cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_rdctl_inst~regout\,
	datab => \cpu|W_alu_result\(0),
	datac => \cpu|R_ctrl_br_cmp~regout\,
	datad => \cpu|W_control_rd_data\(0),
	combout => \cpu|W_rf_wr_data[0]~4_combout\);

-- Location: LCCOMB_X41_Y27_N16
\cpu|Add2~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add2~64_combout\ = !\cpu|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu|Add2~63\,
	combout => \cpu|Add2~64_combout\);

-- Location: LCCOMB_X38_Y28_N14
\cpu|R_src2_hi[15]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_hi[15]~1_combout\ = (\cpu|R_src2_hi[15]~0_combout\ & (!\cpu|R_ctrl_force_src2_zero~regout\ & !\cpu|R_ctrl_unsigned_lo_imm16~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_hi[15]~0_combout\,
	datac => \cpu|R_ctrl_force_src2_zero~regout\,
	datad => \cpu|R_ctrl_unsigned_lo_imm16~regout\,
	combout => \cpu|R_src2_hi[15]~1_combout\);

-- Location: LCFF_X38_Y28_N15
\cpu|E_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_hi[15]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(31));

-- Location: LCCOMB_X41_Y25_N2
\cpu|E_arith_src2[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_src2\(31) = \cpu|E_invert_arith_src_msb~regout\ $ (\cpu|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_invert_arith_src_msb~regout\,
	datad => \cpu|E_src2\(31),
	combout => \cpu|E_arith_src2\(31));

-- Location: LCCOMB_X42_Y27_N16
\cpu|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Add1~64_combout\ = \cpu|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu|Add1~63\,
	combout => \cpu|Add1~64_combout\);

-- Location: LCCOMB_X37_Y29_N2
\cpu|E_arith_result[32]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_arith_result[32]~5_combout\ = (\cpu|E_alu_sub~regout\ & ((\cpu|Add1~64_combout\))) # (!\cpu|E_alu_sub~regout\ & (\cpu|Add2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_alu_sub~regout\,
	datac => \cpu|Add2~64_combout\,
	datad => \cpu|Add1~64_combout\,
	combout => \cpu|E_arith_result[32]~5_combout\);

-- Location: LCCOMB_X40_Y28_N20
\cpu|E_logic_result[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[8]~9_combout\ = (\cpu|E_src2\(8) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src1\(8) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src2\(8) & ((\cpu|E_src1\(8) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src1\(8) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2\(8),
	datab => \cpu|E_src1\(8),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[8]~9_combout\);

-- Location: LCCOMB_X40_Y30_N28
\cpu|Equal122~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~2_combout\ = (!\cpu|E_logic_result[7]~10_combout\ & (!\cpu|E_logic_result[5]~12_combout\ & (!\cpu|E_logic_result[8]~9_combout\ & !\cpu|E_logic_result[6]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[7]~10_combout\,
	datab => \cpu|E_logic_result[5]~12_combout\,
	datac => \cpu|E_logic_result[8]~9_combout\,
	datad => \cpu|E_logic_result[6]~11_combout\,
	combout => \cpu|Equal122~2_combout\);

-- Location: LCCOMB_X40_Y28_N10
\cpu|E_logic_result[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[9]~8_combout\ = (\cpu|E_src1\(9) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(9)))))) # (!\cpu|E_src1\(9) & ((\cpu|E_src2\(9) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(9) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(9),
	datac => \cpu|E_src2\(9),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[9]~8_combout\);

-- Location: LCCOMB_X40_Y28_N0
\cpu|E_logic_result[10]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[10]~7_combout\ = (\cpu|E_src1\(10) & (\cpu|R_logic_op\(1) $ (((\cpu|E_src2\(10) & \cpu|R_logic_op\(0)))))) # (!\cpu|E_src1\(10) & ((\cpu|E_src2\(10) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(10) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1\(10),
	datab => \cpu|E_src2\(10),
	datac => \cpu|R_logic_op\(0),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[10]~7_combout\);

-- Location: LCCOMB_X40_Y28_N14
\cpu|Equal122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~0_combout\ = (!\cpu|E_logic_result[11]~6_combout\ & (!\cpu|E_logic_result[12]~5_combout\ & (!\cpu|E_logic_result[9]~8_combout\ & !\cpu|E_logic_result[10]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[11]~6_combout\,
	datab => \cpu|E_logic_result[12]~5_combout\,
	datac => \cpu|E_logic_result[9]~8_combout\,
	datad => \cpu|E_logic_result[10]~7_combout\,
	combout => \cpu|Equal122~0_combout\);

-- Location: LCCOMB_X40_Y28_N16
\cpu|Equal122~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~1_combout\ = (!\cpu|E_logic_result[14]~3_combout\ & (!\cpu|E_logic_result[13]~4_combout\ & (\cpu|Equal122~0_combout\ & !\cpu|E_logic_result[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_logic_result[14]~3_combout\,
	datab => \cpu|E_logic_result[13]~4_combout\,
	datac => \cpu|Equal122~0_combout\,
	datad => \cpu|E_logic_result[0]~15_combout\,
	combout => \cpu|Equal122~1_combout\);

-- Location: LCCOMB_X40_Y28_N18
\cpu|Equal122~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~4_combout\ = (\cpu|Equal122~3_combout\ & (\cpu|Equal122~2_combout\ & \cpu|Equal122~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal122~3_combout\,
	datab => \cpu|Equal122~2_combout\,
	datac => \cpu|Equal122~1_combout\,
	combout => \cpu|Equal122~4_combout\);

-- Location: LCCOMB_X34_Y28_N4
\cpu|R_src2_lo[15]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|R_src2_lo[15]~16_combout\ = (!\cpu|R_src2_lo~0_combout\ & ((\cpu|R_src2_use_imm~regout\ & ((\cpu|D_iw\(21)))) # (!\cpu|R_src2_use_imm~regout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_src2_lo~0_combout\,
	datab => \cpu|R_src2_use_imm~regout\,
	datac => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \cpu|D_iw\(21),
	combout => \cpu|R_src2_lo[15]~16_combout\);

-- Location: LCFF_X34_Y28_N5
\cpu|E_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|R_src2_lo[15]~16_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|E_src2\(15));

-- Location: LCCOMB_X40_Y28_N22
\cpu|E_logic_result[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_logic_result[15]~32_combout\ = (\cpu|E_src1\(15) & (\cpu|R_logic_op\(1) $ (((\cpu|R_logic_op\(0) & \cpu|E_src2\(15)))))) # (!\cpu|E_src1\(15) & ((\cpu|E_src2\(15) & ((\cpu|R_logic_op\(1)))) # (!\cpu|E_src2\(15) & (!\cpu|R_logic_op\(0) & 
-- !\cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_logic_op\(0),
	datab => \cpu|E_src1\(15),
	datac => \cpu|E_src2\(15),
	datad => \cpu|R_logic_op\(1),
	combout => \cpu|E_logic_result[15]~32_combout\);

-- Location: LCCOMB_X40_Y28_N8
\cpu|Equal122~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|Equal122~10_combout\ = (\cpu|Equal122~9_combout\ & (\cpu|Equal122~4_combout\ & !\cpu|E_logic_result[15]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal122~9_combout\,
	datab => \cpu|Equal122~4_combout\,
	datad => \cpu|E_logic_result[15]~32_combout\,
	combout => \cpu|Equal122~10_combout\);

-- Location: LCCOMB_X37_Y29_N0
\cpu|D_logic_op_raw[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|D_logic_op_raw[1]~0_combout\ = (\cpu|Equal2~3_combout\ & ((\cpu|Equal2~8_combout\ & ((\cpu|D_iw\(15)))) # (!\cpu|Equal2~8_combout\ & (\cpu|D_iw\(4))))) # (!\cpu|Equal2~3_combout\ & (\cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal2~3_combout\,
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(15),
	datad => \cpu|Equal2~8_combout\,
	combout => \cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCFF_X37_Y29_N1
\cpu|R_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|D_logic_op_raw[1]~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|R_compare_op\(1));

-- Location: LCCOMB_X37_Y29_N10
\cpu|E_cmp_result~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|E_cmp_result~0_combout\ = (\cpu|R_compare_op\(0) & ((\cpu|R_compare_op\(1) & ((!\cpu|Equal122~10_combout\))) # (!\cpu|R_compare_op\(1) & (!\cpu|E_arith_result[32]~5_combout\)))) # (!\cpu|R_compare_op\(0) & ((\cpu|R_compare_op\(1) & 
-- (\cpu|E_arith_result[32]~5_combout\)) # (!\cpu|R_compare_op\(1) & ((\cpu|Equal122~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_compare_op\(0),
	datab => \cpu|E_arith_result[32]~5_combout\,
	datac => \cpu|Equal122~10_combout\,
	datad => \cpu|R_compare_op\(1),
	combout => \cpu|E_cmp_result~0_combout\);

-- Location: LCFF_X37_Y29_N11
\cpu|W_cmp_result\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|E_cmp_result~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|W_cmp_result~regout\);

-- Location: LCCOMB_X40_Y26_N4
\cpu|W_rf_wr_data[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~3_combout\ = (\cpu|W_cmp_result~regout\ & \cpu|R_ctrl_br_cmp~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|W_cmp_result~regout\,
	datac => \cpu|R_ctrl_br_cmp~regout\,
	combout => \cpu|W_rf_wr_data[0]~3_combout\);

-- Location: LCFF_X34_Y26_N15
\uart|the_HostSystem_uart_rx|rx_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_HostSystem_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_rx|rx_data\(0));

-- Location: LCCOMB_X34_Y26_N6
\uart|the_HostSystem_uart_regs|selected_read_data[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\ = (!\cpu|W_alu_result\(4) & ((\uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\ & (\cpu|W_alu_result\(2))) # (!\uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\ 
-- & (!\cpu|W_alu_result\(2) & \uart|the_HostSystem_uart_rx|rx_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_regs|selected_read_data[0]~10_combout\,
	datab => \cpu|W_alu_result\(2),
	datac => \cpu|W_alu_result\(4),
	datad => \uart|the_HostSystem_uart_rx|rx_data\(0),
	combout => \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\);

-- Location: LCFF_X34_Y26_N7
\uart|the_HostSystem_uart_regs|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|selected_read_data[0]~11_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|readdata\(0));

-- Location: LCFF_X35_Y26_N5
\uart_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \uart|the_HostSystem_uart_regs|readdata\(0),
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X35_Y26_N4
\cpu|av_ld_byte0_data_nxt[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[0]~19_combout\ = (\memory|the_altsyncram|auto_generated|q_a\(0) & ((\rsp_xbar_demux_001|src0_valid~combout\) # ((\uart_s1_translator|read_latency_shift_reg\(0) & \uart_s1_translator|av_readdata_pre\(0))))) # 
-- (!\memory|the_altsyncram|auto_generated|q_a\(0) & (\uart_s1_translator|read_latency_shift_reg\(0) & (\uart_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|q_a\(0),
	datab => \uart_s1_translator|read_latency_shift_reg\(0),
	datac => \uart_s1_translator|av_readdata_pre\(0),
	datad => \rsp_xbar_demux_001|src0_valid~combout\,
	combout => \cpu|av_ld_byte0_data_nxt[0]~19_combout\);

-- Location: LCCOMB_X36_Y26_N2
\cpu|av_ld_byte0_data_nxt[0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|av_ld_byte0_data_nxt[0]~27_combout\ = (\cpu|av_ld_rshift8~0_combout\ & ((\cpu|av_ld_aligning_data~regout\ & (\cpu|av_ld_byte1_data\(0))) # (!\cpu|av_ld_aligning_data~regout\ & ((\cpu|av_ld_byte0_data_nxt[0]~19_combout\))))) # 
-- (!\cpu|av_ld_rshift8~0_combout\ & (((\cpu|av_ld_byte0_data_nxt[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_byte1_data\(0),
	datab => \cpu|av_ld_byte0_data_nxt[0]~19_combout\,
	datac => \cpu|av_ld_rshift8~0_combout\,
	datad => \cpu|av_ld_aligning_data~regout\,
	combout => \cpu|av_ld_byte0_data_nxt[0]~27_combout\);

-- Location: LCFF_X36_Y26_N3
\cpu|av_ld_byte0_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \cpu|av_ld_byte0_data_nxt[0]~27_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X40_Y26_N18
\cpu|W_rf_wr_data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|W_rf_wr_data[0]~5_combout\ = (\cpu|R_ctrl_ld~regout\ & (((\cpu|av_ld_byte0_data\(0))))) # (!\cpu|R_ctrl_ld~regout\ & ((\cpu|W_rf_wr_data[0]~4_combout\) # ((\cpu|W_rf_wr_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|R_ctrl_ld~regout\,
	datab => \cpu|W_rf_wr_data[0]~4_combout\,
	datac => \cpu|W_rf_wr_data[0]~3_combout\,
	datad => \cpu|av_ld_byte0_data\(0),
	combout => \cpu|W_rf_wr_data[0]~5_combout\);

-- Location: LCCOMB_X33_Y28_N16
\cpu|d_writedata[25]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \cpu|d_writedata[25]~1_combout\ = (\cpu|Equal133~0_combout\ & ((\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\cpu|Equal133~0_combout\ & (\cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal133~0_combout\,
	datab => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu|HostSystem_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|d_writedata[25]~1_combout\);

-- Location: LCFF_X32_Y28_N3
\cpu|d_writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \cpu|d_writedata[25]~1_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \cpu|d_writedata\(9));

-- Location: LCCOMB_X32_Y28_N16
\uart|the_HostSystem_uart_regs|control_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\ = \cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|d_writedata\(9),
	combout => \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\);

-- Location: LCFF_X32_Y28_N17
\uart|the_HostSystem_uart_regs|control_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_regs|control_reg[9]~feeder_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \uart|the_HostSystem_uart_regs|control_wr_strobe~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_regs|control_reg\(9));

-- Location: LCCOMB_X31_Y26_N18
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\uart|the_HostSystem_uart_tx|baud_clk_en~regout\ & (!\uart|the_HostSystem_uart_tx|do_load_shifter~regout\ & 
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|baud_clk_en~regout\,
	datac => \uart|the_HostSystem_uart_tx|do_load_shifter~regout\,
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCCOMB_X31_Y26_N24
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	datac => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	combout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: LCFF_X31_Y26_N25
\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X31_Y26_N0
\uart|the_HostSystem_uart_tx|pre_txd~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~2_combout\ = (!\uart|the_HostSystem_uart_tx|pre_txd~regout\ & (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (\uart|the_HostSystem_uart_tx|pre_txd~1_combout\ & 
-- \uart|the_HostSystem_uart_tx|pre_txd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_HostSystem_uart_tx|pre_txd~regout\,
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datac => \uart|the_HostSystem_uart_tx|pre_txd~1_combout\,
	datad => \uart|the_HostSystem_uart_tx|pre_txd~0_combout\,
	combout => \uart|the_HostSystem_uart_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X35_Y26_N24
\uart|the_HostSystem_uart_tx|pre_txd~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|pre_txd~3_combout\ = (!\uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0) & !\uart|the_HostSystem_uart_tx|pre_txd~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datac => \uart|the_HostSystem_uart_tx|pre_txd~2_combout\,
	combout => \uart|the_HostSystem_uart_tx|pre_txd~3_combout\);

-- Location: LCFF_X35_Y26_N25
\uart|the_HostSystem_uart_tx|pre_txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|pre_txd~3_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|pre_txd~regout\);

-- Location: LCCOMB_X34_Y26_N16
\uart|the_HostSystem_uart_tx|txd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uart|the_HostSystem_uart_tx|txd~0_combout\ = (\uart|the_HostSystem_uart_regs|control_reg\(9)) # (\uart|the_HostSystem_uart_tx|pre_txd~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_HostSystem_uart_regs|control_reg\(9),
	datad => \uart|the_HostSystem_uart_tx|pre_txd~regout\,
	combout => \uart|the_HostSystem_uart_tx|txd~0_combout\);

-- Location: LCFF_X34_Y26_N17
\uart|the_HostSystem_uart_tx|txd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \uart|the_HostSystem_uart_tx|txd~0_combout\,
	aclr => \rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \uart|the_HostSystem_uart_tx|txd~regout\);

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X25_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCFF_X25_Y25_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X25_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X25_Y25_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X25_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCFF_X25_Y25_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X25_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X25_Y25_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X25_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X25_Y25_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X25_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X25_Y25_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X25_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X25_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X27_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X27_Y25_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X27_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCFF_X27_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X27_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCFF_X27_Y25_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X27_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X27_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X25_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X25_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X25_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X25_Y25_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X25_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X25_Y25_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X27_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: LCFF_X27_Y25_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X28_Y26_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X28_Y26_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X27_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\);

-- Location: LCCOMB_X27_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X28_Y26_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\);

-- Location: LCCOMB_X30_Y26_N10
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X25_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X25_Y25_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X23_Y25_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X23_Y25_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X23_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X23_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X25_Y25_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X25_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X25_Y27_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X25_Y27_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: LCFF_X25_Y27_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X25_Y27_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X25_Y27_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X25_Y27_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X25_Y27_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X25_Y27_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X25_Y27_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: LCFF_X25_Y27_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X25_Y27_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X25_Y27_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X25_Y27_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X25_Y27_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X25_Y27_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X25_Y27_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y27_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y27_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X25_Y27_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCFF_X28_Y26_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\,
	sdata => \~GND~combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8));

-- Location: LCCOMB_X28_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCFF_X28_Y26_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X27_Y25_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: LCFF_X27_Y23_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCCOMB_X27_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\);

-- Location: LCFF_X27_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X27_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\);

-- Location: LCFF_X27_Y23_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X27_Y26_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X27_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: LCFF_X27_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X27_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\);

-- Location: LCCOMB_X27_Y25_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\);

-- Location: LCFF_X27_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X27_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\);

-- Location: LCFF_X27_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCCOMB_X27_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCFF_X27_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X27_Y26_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X28_Y25_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: LCFF_X28_Y25_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X25_Y25_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X25_Y25_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCFF_X27_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X27_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\);

-- Location: LCFF_X27_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\);

-- Location: LCCOMB_X27_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\);

-- Location: LCFF_X27_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X27_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\);

-- Location: LCFF_X27_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\);

-- Location: LCCOMB_X27_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\);

-- Location: LCCOMB_X25_Y26_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X25_Y25_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X25_Y25_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X25_Y25_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X27_Y22_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCFF_X27_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\);

-- Location: LCCOMB_X33_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: LCCOMB_X27_Y27_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: LCFF_X27_Y27_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout\);

-- Location: CLKCTRL_G9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X27_Y25_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X27_Y25_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X27_Y25_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\);

-- Location: LCFF_X27_Y25_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCFF_X27_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCCOMB_X27_Y22_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: LCFF_X33_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LCCOMB_X33_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\);

-- Location: LCFF_X33_Y25_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LCCOMB_X33_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X33_Y25_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LCCOMB_X33_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X33_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: LCFF_X33_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: LCCOMB_X33_Y25_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X33_Y25_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LCCOMB_X32_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X32_Y25_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LCCOMB_X32_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X32_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCCOMB_X32_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: LCFF_X32_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCFF_X32_Y25_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LCCOMB_X32_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X32_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LCFF_X32_Y25_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LCCOMB_X28_Y24_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X28_Y24_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X28_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: LCFF_X28_Y24_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCFF_X28_Y24_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LCCOMB_X28_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X28_Y24_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X28_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X28_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCFF_X28_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LCFF_X28_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X28_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: LCFF_X28_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCFF_X28_Y24_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X28_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X28_Y24_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X28_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: LCFF_X28_Y24_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: LCFF_X31_Y25_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(15));

-- Location: LCCOMB_X32_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder_combout\);

-- Location: LCFF_X32_Y25_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(14));

-- Location: LCFF_X31_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(14),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(13));

-- Location: LCCOMB_X32_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\);

-- Location: LCFF_X32_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12));

-- Location: LCFF_X31_Y25_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(12),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11));

-- Location: LCFF_X32_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: LCFF_X31_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: LCCOMB_X32_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\);

-- Location: LCFF_X32_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: LCFF_X31_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: LCCOMB_X32_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\);

-- Location: LCFF_X32_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCFF_X31_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LCCOMB_X33_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: LCFF_X33_Y25_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LCFF_X31_Y25_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LCCOMB_X33_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: LCFF_X33_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: LCCOMB_X33_Y25_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\);

-- Location: LCFF_X33_Y25_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LCFF_X33_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X31_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17\);

-- Location: LCCOMB_X31_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19\);

-- Location: LCCOMB_X31_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21\);

-- Location: LCCOMB_X31_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23\);

-- Location: LCCOMB_X30_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCFF_X30_Y25_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\);

-- Location: LCCOMB_X29_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X29_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: LCCOMB_X31_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: LCFF_X31_Y24_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X31_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: LCFF_X31_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X31_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: LCFF_X31_Y24_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LCFF_X31_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LCCOMB_X31_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: LCFF_X29_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X29_Y25_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X29_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X29_Y25_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X29_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X29_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: LCFF_X29_Y25_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LCCOMB_X29_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X29_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: LCFF_X29_Y25_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LCCOMB_X29_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X29_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: LCFF_X29_Y25_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X29_Y25_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\);

-- Location: LCCOMB_X29_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: LCFF_X29_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X30_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y24_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\);

-- Location: LCCOMB_X28_Y22_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\);

-- Location: LCFF_X28_Y22_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: LCCOMB_X29_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\);

-- Location: LCCOMB_X29_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\);

-- Location: LCFF_X29_Y24_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: LCCOMB_X29_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: LCCOMB_X28_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\);

-- Location: LCFF_X28_Y24_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: LCCOMB_X30_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y25_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCFF_X29_Y25_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LCCOMB_X29_Y25_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: LCFF_X29_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X29_Y25_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCFF_X29_Y25_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X30_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y25_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y22_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\);

-- Location: LCCOMB_X29_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36\);

-- Location: LCCOMB_X29_Y24_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\);

-- Location: LCFF_X29_Y24_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(12));

-- Location: LCCOMB_X29_Y24_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\);

-- Location: LCCOMB_X28_Y24_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout\);

-- Location: LCFF_X28_Y24_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15));

-- Location: LCCOMB_X31_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25\);

-- Location: LCCOMB_X31_Y25_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31\);

-- Location: LCCOMB_X31_Y25_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33\);

-- Location: LCCOMB_X31_Y25_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35\);

-- Location: LCCOMB_X31_Y25_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(11),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37\);

-- Location: LCCOMB_X31_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(14),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43\);

-- Location: LCCOMB_X31_Y25_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(15),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45\);

-- Location: LCFF_X29_Y24_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(15));

-- Location: LCFF_X31_Y25_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(14));

-- Location: LCCOMB_X29_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(15),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\);

-- Location: LCFF_X30_Y25_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: LCFF_X31_Y25_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: LCCOMB_X30_Y25_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\);

-- Location: LCFF_X31_Y25_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: LCFF_X30_Y25_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: LCCOMB_X30_Y25_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\);

-- Location: LCCOMB_X30_Y25_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\);

-- Location: LCCOMB_X31_Y25_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46_combout\);

-- Location: LCFF_X31_Y25_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(16));

-- Location: LCCOMB_X29_Y22_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\);

-- Location: LCCOMB_X29_Y24_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout\);

-- Location: LCCOMB_X28_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout\);

-- Location: LCFF_X28_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16));

-- Location: LCCOMB_X28_Y22_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\);

-- Location: LCCOMB_X31_Y22_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X30_Y22_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X29_Y22_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCFF_X30_Y22_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout\);

-- Location: LCCOMB_X30_Y22_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X29_Y22_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: LCFF_X30_Y22_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout\);

-- Location: LCCOMB_X30_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X29_Y22_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: LCFF_X30_Y22_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout\);

-- Location: LCCOMB_X30_Y22_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X31_Y22_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LCCOMB_X31_Y22_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: LCFF_X31_Y22_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\);

-- Location: LCCOMB_X30_Y22_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X29_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: LCFF_X30_Y22_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout\);

-- Location: LCCOMB_X30_Y22_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\);

-- Location: LCCOMB_X30_Y22_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15\);

-- Location: LCCOMB_X31_Y22_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X31_Y22_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\);

-- Location: LCFF_X31_Y22_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout\);

-- Location: LCCOMB_X30_Y22_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19\);

-- Location: LCCOMB_X31_Y22_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\);

-- Location: LCFF_X31_Y22_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout\);

-- Location: LCCOMB_X30_Y22_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\);

-- Location: LCCOMB_X31_Y22_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\);

-- Location: LCFF_X31_Y22_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~regout\);

-- Location: LCCOMB_X30_Y22_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\);

-- Location: LCCOMB_X29_Y22_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\);

-- Location: LCFF_X30_Y22_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~regout\);

-- Location: LCCOMB_X30_Y22_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~regout\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27\);

-- Location: LCCOMB_X29_Y22_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\);

-- Location: LCFF_X30_Y22_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~regout\);

-- Location: LCCOMB_X31_Y22_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: LCCOMB_X31_Y22_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\);

-- Location: LCCOMB_X28_Y22_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\);

-- Location: LCCOMB_X28_Y22_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~7_combout\);

-- Location: LCFF_X28_Y22_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~7_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\);

-- Location: LCCOMB_X31_Y24_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: LCFF_X31_Y24_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\);

-- Location: LCCOMB_X31_Y24_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: LCFF_X31_Y24_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\);

-- Location: LCCOMB_X28_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LCCOMB_X31_Y24_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: LCFF_X31_Y25_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LCFF_X30_Y25_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCCOMB_X30_Y25_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LCFF_X30_Y25_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCFF_X31_Y25_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LCCOMB_X30_Y25_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LCFF_X31_Y25_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LCFF_X30_Y25_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	sdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LCCOMB_X30_Y25_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y25_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X28_Y22_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(16),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: LCCOMB_X28_Y22_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\);

-- Location: LCFF_X28_Y22_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\);

-- Location: LCCOMB_X28_Y20_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: LCFF_X28_Y20_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\);

-- Location: LCCOMB_X28_Y20_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X28_Y22_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: LCFF_X28_Y22_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_clk~clkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	aclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\);

-- Location: LCCOMB_X27_Y24_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X27_Y24_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X27_Y24_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: LCCOMB_X27_Y24_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\);

-- Location: LCFF_X27_Y24_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X27_Y24_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: LCFF_X27_Y24_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X27_Y24_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCFF_X27_Y24_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: LCCOMB_X27_Y24_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X27_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCFF_X27_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCFF_X27_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\);

-- Location: LCCOMB_X27_Y22_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\);

-- Location: LCCOMB_X33_Y25_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\);

-- Location: LCCOMB_X27_Y26_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X28_Y27_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X29_Y27_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\);

-- Location: LCCOMB_X28_Y27_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X29_Y27_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\);

-- Location: LCCOMB_X25_Y27_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X25_Y27_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X28_Y27_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\);

-- Location: LCFF_X29_Y27_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X29_Y27_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\);

-- Location: LCCOMB_X29_Y27_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\);

-- Location: LCFF_X29_Y27_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X29_Y27_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\);

-- Location: LCFF_X29_Y27_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X28_Y27_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCFF_X29_Y27_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X28_Y27_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\);

-- Location: LCFF_X29_Y27_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X28_Y27_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X28_Y27_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X28_Y27_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X28_Y27_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: LCFF_X28_Y27_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X27_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X27_Y26_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X23_Y26_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X24_Y26_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\);

-- Location: LCCOMB_X27_Y26_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\);

-- Location: LCFF_X23_Y26_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X23_Y26_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\);

-- Location: LCCOMB_X23_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\);

-- Location: LCFF_X23_Y26_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X23_Y26_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: LCFF_X23_Y26_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X23_Y26_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCFF_X23_Y26_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X24_Y26_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X24_Y26_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X24_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y26_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X27_Y25_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCFF_X24_Y25_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X24_Y25_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: LCFF_X24_Y25_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCFF_X24_Y25_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X24_Y25_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCFF_X24_Y25_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X25_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y25_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCFF_X25_Y26_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X25_Y26_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X24_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCFF_X23_Y26_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X24_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\);

-- Location: LCFF_X24_Y26_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X24_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X24_Y26_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X25_Y26_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder_combout\);

-- Location: LCCOMB_X25_Y26_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCFF_X25_Y26_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X24_Y26_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X24_Y26_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X25_Y26_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X24_Y26_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X24_Y26_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X24_Y26_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X25_Y26_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCFF_X25_Y26_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X25_Y26_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X25_Y26_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X25_Y26_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCFF_X25_Y26_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCFF_X25_Y26_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCFF_X25_Y26_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~feeder_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X25_Y26_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X27_Y26_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X27_Y26_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X27_Y26_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X27_Y26_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X25_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X6_Y24_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X25_Y26_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X25_Y25_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\serial_txd~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uart|the_HostSystem_uart_tx|ALT_INV_txd~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_serial_txd);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


