

================================================================
== Vivado HLS Report for 'image_filter_Filter2D'
================================================================
* Date:           Thu Jun 23 12:19:09 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        text_isolation_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.39|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  222|  2092966|  222|  2092966|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  221|  2092965| 17 ~ 1929 |          -|          -| 13 ~ 1085 |    no    |
        | + loop_width  |   13|     1925|          5|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    784|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     50|
|Register         |        -|      -|     415|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     415|    836|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_0_U  |image_filter_Filter2D_1_k_buf_0_val_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_1_U  |image_filter_Filter2D_1_k_buf_0_val_0  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_2_U  |image_filter_Filter2D_1_k_buf_0_val_0  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                                       |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_898_p2                       |     +    |      0|  0|  12|          12|           2|
    |ImagLoc_y_fu_492_p2                       |     +    |      0|  0|  12|          12|           4|
    |col_assign_2_fu_1049_p2                   |     +    |      0|  0|   2|           2|           2|
    |col_assign_fu_1000_p2                     |     +    |      0|  0|   2|           2|           2|
    |heightloop_fu_367_p2                      |     +    |      0|  0|  11|          11|           3|
    |i_V_fu_480_p2                             |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_871_p2                             |     +    |      0|  0|  11|          11|           1|
    |p_Val2_1_fu_1378_p2                       |     +    |      0|  0|   5|          11|          11|
    |ref_fu_399_p2                             |     +    |      0|  0|  11|          11|           2|
    |tmp25_fu_1356_p2                          |     +    |      0|  0|   5|          11|          11|
    |tmp26_fu_1362_p2                          |     +    |      0|  0|  10|          10|          10|
    |tmp27_fu_1372_p2                          |     +    |      0|  0|  11|          11|          11|
    |tmp_4_fu_379_p2                           |     +    |      0|  0|  11|          11|           3|
    |tmp_5_i1_fu_447_p2                        |     +    |      0|  0|  13|          13|           2|
    |tmp_5_i_fu_423_p2                         |     +    |      0|  0|  13|          13|           3|
    |widthloop_fu_373_p2                       |     +    |      0|  0|  11|          11|           2|
    |y_1_1_fu_714_p2                           |     +    |      0|  0|  12|          12|           4|
    |y_1_fu_613_p2                             |     +    |      0|  0|  12|          12|           4|
    |locy_1_t_fu_836_p2                        |     -    |      0|  0|   2|           2|           2|
    |locy_2_t_fu_857_p2                        |     -    |      0|  0|   2|           2|           2|
    |p_Val2_2_fu_1342_p2                       |     -    |      0|  0|   9|           1|           9|
    |p_Val2_3_0_2_fu_1294_p2                   |     -    |      0|  0|   9|           9|           9|
    |p_Val2_s_fu_1316_p2                       |     -    |      0|  0|  10|           1|          10|
    |p_assign_1_cast_i1_fu_780_p2              |     -    |      0|  0|   2|           2|           2|
    |p_assign_1_cast_i_fu_679_p2               |     -    |      0|  0|   2|           2|           2|
    |p_assign_1_fu_1015_p2                     |     -    |      0|  0|  15|          15|          15|
    |p_assign_2_fu_564_p2                      |     -    |      0|  0|  13|          13|          13|
    |p_assign_3_fu_656_p2                      |     -    |      0|  0|  12|           3|          12|
    |p_assign_4_fu_757_p2                      |     -    |      0|  0|  12|           3|          12|
    |p_assign_fu_941_p2                        |     -    |      0|  0|  12|           1|          12|
    |tmp_26_fu_817_p2                          |     -    |      0|  0|   2|           2|           2|
    |col_buf_0_val_0_0_2_fu_1122_p3            |  Select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_0_0_9_fu_1135_p3            |  Select  |      0|  0|   8|           1|           8|
    |newSel1_fu_852_p3                         |  Select  |      0|  0|   2|           1|           2|
    |newSel_fu_803_p3                          |  Select  |      0|  0|   2|           1|           2|
    |p_assign_2_i2_fu_831_p3                   |  Select  |      0|  0|   2|           1|           2|
    |p_assign_2_i_fu_1027_p3                   |  Select  |      0|  0|  15|           1|          15|
    |p_dst_data_stream_V_din                   |  Select  |      0|  0|   8|           1|           8|
    |p_i_fu_539_p3                             |  Select  |      0|  0|  11|           1|           2|
    |p_mux_i_i_cast_fu_1434_p3                 |  Select  |      0|  0|   2|           1|           2|
    |p_p2_i1_fu_662_p3                         |  Select  |      0|  0|  12|           1|          12|
    |p_p2_i2_fu_763_p3                         |  Select  |      0|  0|  12|           1|          12|
    |p_p2_i_fu_947_p3                          |  Select  |      0|  0|  12|           1|          12|
    |right_border_buf_0_val_1_2_11_fu_1152_p3  |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_3_fu_1205_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_4_fu_1218_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_5_fu_1227_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_6_fu_1235_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_8_fu_1244_p3   |  Select  |      0|  0|   8|           1|           8|
    |right_border_buf_0_val_1_2_fu_1144_p3     |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp4_fu_1083_p3                       |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_1068_p3                       |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp_i2_fu_684_p3                      |  Select  |      0|  0|   2|           1|           2|
    |sel_tmp_i_fu_1020_p3                      |  Select  |      0|  0|  15|           1|          15|
    |src_kernel_win_0_val_0_0_fu_1075_p3       |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_0_fu_1090_p3       |  Select  |      0|  0|   8|           1|           8|
    |tmp_24_fu_597_p3                          |  Select  |      0|  0|   2|           1|           2|
    |tmp_25_fu_605_p3                          |  Select  |      0|  0|   2|           1|           2|
    |ap_sig_bdd_150                            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_162                            |    and   |      0|  0|   1|           1|           1|
    |or_cond219_i_fu_893_p2                    |    and   |      0|  0|   1|           1|           1|
    |or_cond6_fu_525_p2                        |    and   |      0|  0|   1|           1|           1|
    |or_cond7_fu_989_p2                        |    and   |      0|  0|   1|           1|           1|
    |or_cond_i1_fu_927_p2                      |    and   |      0|  0|   1|           1|           1|
    |or_cond_i2_fu_638_p2                      |    and   |      0|  0|   1|           1|           1|
    |or_cond_i3_fu_739_p2                      |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_1429_p2                       |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_i1_fu_575_p2                     |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_i2_fu_704_p2                     |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_i3_fu_797_p2                     |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_i_fu_972_p2                      |    and   |      0|  0|   1|           1|           1|
    |icmp1_fu_887_p2                           |   icmp   |      0|  0|  11|          10|           1|
    |icmp_fu_514_p2                            |   icmp   |      0|  0|  13|          11|           1|
    |not_i_i_i_fu_1406_p2                      |   icmp   |      0|  0|   3|           3|           1|
    |sel_tmp1_fu_825_p2                        |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp2_fu_1130_p2                       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp3_fu_841_p2                        |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp5_fu_846_p2                        |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp6_fu_1200_p2                       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp7_fu_1213_p2                       |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp8_fu_821_p2                        |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp_fu_1117_p2                        |   icmp   |      0|  0|   2|           2|           1|
    |tmp_14_fu_520_p2                          |   icmp   |      0|  0|  14|          12|          12|
    |tmp_17_fu_978_p2                          |   icmp   |      0|  0|  13|          11|           1|
    |tmp_18_fu_984_p2                          |   icmp   |      0|  0|  14|          12|          12|
    |tmp_20_fu_995_p2                          |   icmp   |      0|  0|  14|          12|          12|
    |tmp_3_i1_fu_559_p2                        |   icmp   |      0|  0|  13|          11|          11|
    |tmp_3_i2_fu_674_p2                        |   icmp   |      0|  0|  14|          12|          12|
    |tmp_3_i3_fu_775_p2                        |   icmp   |      0|  0|  14|          12|          12|
    |tmp_3_i_fu_955_p2                         |   icmp   |      0|  0|  14|          12|          12|
    |tmp_6_fu_475_p2                           |   icmp   |      0|  0|  13|          11|          11|
    |tmp_7_fu_486_p2                           |   icmp   |      0|  0|  13|          11|           3|
    |tmp_8_fu_866_p2                           |   icmp   |      0|  0|  13|          11|          11|
    |tmp_i1_fu_546_p2                          |   icmp   |      0|  0|  14|          12|          12|
    |tmp_i2_fu_633_p2                          |   icmp   |      0|  0|  14|          12|          12|
    |tmp_i3_fu_734_p2                          |   icmp   |      0|  0|  14|          12|          12|
    |tmp_i_fu_922_p2                           |   icmp   |      0|  0|  14|          12|          12|
    |tmp_s_fu_498_p2                           |   icmp   |      0|  0|  14|          12|           2|
    |brmerge_fu_811_p2                         |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_i2_fu_698_p2                     |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_i3_fu_791_p2                     |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_i_fu_966_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_i_i_38_fu_1442_p2                     |    or    |      0|  0|   1|           1|           1|
    |p_neg226_i_cast_fu_393_p2                 |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_728_p2                            |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_916_p2                            |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_627_p2                             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_i1_fu_569_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_i2_fu_465_p2                        |    xor   |      0|  0|   5|           2|           3|
    |tmp_i2_not_fu_692_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_i3_not_fu_785_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_1424_p2                        |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_not_fu_960_p2                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 784|         527|         585|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it3            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it4            |   1|          2|    1|          2|
    |p_012_0_i_reg_284                |  11|          2|   11|         22|
    |p_025_0_i_reg_295                |  11|          2|   11|         22|
    |src_kernel_win_0_val_0_1_fu_138  |   8|          3|    8|         24|
    |src_kernel_win_0_val_1_1_fu_154  |   8|          3|    8|         24|
    |src_kernel_win_0_val_2_1_fu_150  |   8|          6|    8|         48|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  50|         28|   50|        152|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ImagLoc_x_reg_1741                        |  12|   0|   12|          0|
    |ap_CS_fsm                                 |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                     |   1|   0|    1|          0|
    |ap_reg_ppstg_col_assign_reg_1777_pp0_it1  |   2|   0|    2|          0|
    |ap_reg_ppstg_or_cond7_reg_1769_pp0_it1    |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_18_reg_1765_pp0_it1      |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_20_reg_1773_pp0_it1      |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_40_reg_1751_pp0_it1      |   1|   0|    1|          0|
    |brmerge_reg_1700                          |   1|   0|    1|          0|
    |col_assign_2_reg_1801                     |   2|   0|    2|          0|
    |col_assign_reg_1777                       |   2|   0|    2|          0|
    |col_buf_0_val_0_0_3_fu_146                |   8|   0|    8|          0|
    |col_buf_0_val_0_0_5_fu_162                |   8|   0|    8|          0|
    |col_buf_0_val_0_0_6_fu_170                |   8|   0|    8|          0|
    |heightloop_reg_1572                       |  11|   0|   11|          0|
    |i_V_reg_1637                              |  11|   0|   11|          0|
    |isneg_reg_1822                            |   1|   0|    1|          0|
    |k_buf_0_val_0_addr_reg_1783               |  11|   0|   11|          0|
    |k_buf_0_val_1_addr_reg_1789               |  11|   0|   11|          0|
    |k_buf_0_val_2_addr_reg_1795               |  11|   0|   11|          0|
    |len_cast4_i30_cast_reg_1614               |  11|   0|   12|          1|
    |len_cast4_i_cast_reg_1603                 |  11|   0|   12|          1|
    |locy_2_t_reg_1724                         |   2|   0|    2|          0|
    |newSel_reg_1695                           |   2|   0|    2|          0|
    |not_i_i_i_reg_1833                        |   1|   0|    1|          0|
    |or_cond219_i_reg_1737                     |   1|   0|    1|          0|
    |or_cond7_reg_1769                         |   1|   0|    1|          0|
    |or_cond_i1_reg_1746                       |   1|   0|    1|          0|
    |p_012_0_i_reg_284                         |  11|   0|   11|          0|
    |p_025_0_i_reg_295                         |  11|   0|   11|          0|
    |p_Val2_3_reg_1828                         |   8|   0|    8|          0|
    |p_neg226_i_cast_reg_1587                  |   2|   0|    2|          0|
    |p_p2_i_reg_1755                           |  12|   0|   12|          0|
    |ref_cast_reg_1598                         |  11|   0|   12|          1|
    |ref_reg_1593                              |  11|   0|   11|          0|
    |right_border_buf_0_val_0_0_fu_198         |   8|   0|    8|          0|
    |right_border_buf_0_val_0_1_fu_202         |   8|   0|    8|          0|
    |right_border_buf_0_val_0_2_fu_206         |   8|   0|    8|          0|
    |right_border_buf_0_val_1_2_1_fu_174       |   8|   0|    8|          0|
    |right_border_buf_0_val_1_2_2_fu_178       |   8|   0|    8|          0|
    |right_border_buf_0_val_1_2_7_fu_182       |   8|   0|    8|          0|
    |sel_tmp1_reg_1709                         |   1|   0|    1|          0|
    |sel_tmp3_reg_1714                         |   1|   0|    1|          0|
    |sel_tmp5_reg_1719                         |   1|   0|    1|          0|
    |sel_tmp7_i2_reg_1673                      |   1|   0|    1|          0|
    |sel_tmp7_i3_reg_1690                      |   1|   0|    1|          0|
    |sel_tmp7_i_reg_1760                       |   1|   0|    1|          0|
    |sel_tmp8_reg_1704                         |   1|   0|    1|          0|
    |sel_tmp_i2_reg_1668                       |   2|   0|    2|          0|
    |src_kernel_win_0_val_0_1_6_reg_1807       |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_fu_138           |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_2_fu_142           |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_6_reg_1817       |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_fu_154           |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_2_fu_158           |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_9_reg_1812       |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_fu_150           |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_2_fu_166           |   8|   0|    8|          0|
    |tmp_15_reg_1647                           |   1|   0|    1|          0|
    |tmp_17_cast_reg_1582                      |  11|   0|   12|          1|
    |tmp_18_reg_1765                           |   1|   0|    1|          0|
    |tmp_19_reg_1651                           |   2|   0|    2|          0|
    |tmp_1_reg_1567                            |  11|   0|   11|          0|
    |tmp_20_reg_1773                           |   1|   0|    1|          0|
    |tmp_25_reg_1657                           |   2|   0|    2|          0|
    |tmp_31_reg_1663                           |   2|   0|    2|          0|
    |tmp_32_reg_1678                           |   2|   0|    2|          0|
    |tmp_36_reg_1685                           |   2|   0|    2|          0|
    |tmp_40_reg_1751                           |   1|   0|    1|          0|
    |tmp_5_cast_i_reg_1609                     |  14|   0|   15|          1|
    |tmp_5_i1_reg_1623                         |  12|   0|   13|          1|
    |tmp_5_i2_reg_1628                         |   2|   0|    2|          0|
    |tmp_7_reg_1642                            |   1|   0|    1|          0|
    |tmp_8_reg_1728                            |   1|   0|    1|          0|
    |widthloop_reg_1577                        |  11|   0|   11|          0|
    |or_cond219_i_reg_1737                     |   0|   1|    1|          0|
    |tmp_8_reg_1728                            |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 415|   2|  423|          6|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | image_filter_Filter2D | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | image_filter_Filter2D | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | image_filter_Filter2D | return value |
|ap_done                      | out |    1| ap_ctrl_hs | image_filter_Filter2D | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | image_filter_Filter2D | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | image_filter_Filter2D | return value |
|p_src_rows_V_read            |  in |   12|   ap_none  |   p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read            |  in |   12|   ap_none  |   p_src_cols_V_read   |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_V  |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+-----------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_6)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	9  / (!tmp_8)
	7  / (tmp_8)
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: src_kernel_win_0_val_0_1 [1/1] 0.00ns
arrayctor.loop.i:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_0_2 [1/1] 0.00ns
arrayctor.loop.i:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_3 [1/1] 0.00ns
arrayctor.loop.i:2  %col_buf_0_val_0_0_3 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_1 [1/1] 0.00ns
arrayctor.loop.i:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_1 [1/1] 0.00ns
arrayctor.loop.i:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_2 [1/1] 0.00ns
arrayctor.loop.i:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_5 [1/1] 0.00ns
arrayctor.loop.i:6  %col_buf_0_val_0_0_5 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_2 [1/1] 0.00ns
arrayctor.loop.i:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_6 [1/1] 0.00ns
arrayctor.loop.i:8  %col_buf_0_val_0_0_6 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_1 [1/1] 0.00ns
arrayctor.loop.i:9  %right_border_buf_0_val_1_2_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_2 [1/1] 0.00ns
arrayctor.loop.i:10  %right_border_buf_0_val_1_2_2 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_7 [1/1] 0.00ns
arrayctor.loop.i:11  %right_border_buf_0_val_1_2_7 = alloca i8, align 1

ST_1: stg_22 [1/1] 0.00ns
arrayctor.loop.i:12  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str187, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str188, [1 x i8]* @str188, [8 x i8]* @str187)

ST_1: stg_23 [1/1] 0.00ns
arrayctor.loop.i:13  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str183, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str184, [1 x i8]* @str184, [8 x i8]* @str183)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
arrayctor.loop.i:14  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
arrayctor.loop.i:15  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_0 [1/1] 2.39ns
arrayctor.loop.i:16  %k_buf_0_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_1 [1/1] 2.39ns
arrayctor.loop.i:17  %k_buf_0_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_2 [1/1] 2.39ns
arrayctor.loop.i:18  %k_buf_0_val_2 = alloca [1920 x i8], align 1

ST_1: right_border_buf_0_val_0_0 [1/1] 0.00ns
arrayctor.loop.i:19  %right_border_buf_0_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_1 [1/1] 0.00ns
arrayctor.loop.i:20  %right_border_buf_0_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_2 [1/1] 0.00ns
arrayctor.loop.i:21  %right_border_buf_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0 [1/1] 0.00ns
arrayctor.loop.i:22  %col_buf_0_val_0_0 = alloca i8, align 1

ST_1: tmp_1 [1/1] 0.00ns
arrayctor.loop.i:23  %tmp_1 = trunc i12 %p_src_rows_V_read_1 to i11

ST_1: tmp_2 [1/1] 0.00ns
arrayctor.loop.i:24  %tmp_2 = trunc i12 %p_src_cols_V_read_1 to i11

ST_1: stg_35 [1/1] 0.00ns
arrayctor.loop.i:25  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i_i [1/1] 0.00ns
arrayctor.loop.i:26  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str15) nounwind

ST_1: rend_i_i [1/1] 0.00ns
arrayctor.loop.i:27  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str15, i32 %rbegin_i_i) nounwind

ST_1: stg_38 [1/1] 0.00ns
arrayctor.loop.i:28  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i243_i [1/1] 0.00ns
arrayctor.loop.i:29  %rbegin_i243_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str29) nounwind

ST_1: rend_i244_i [1/1] 0.00ns
arrayctor.loop.i:30  %rend_i244_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str29, i32 %rbegin_i243_i) nounwind

ST_1: stg_41 [1/1] 0.00ns
arrayctor.loop.i:31  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i245_i [1/1] 0.00ns
arrayctor.loop.i:32  %rbegin_i245_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str39) nounwind

ST_1: rend_i246_i [1/1] 0.00ns
arrayctor.loop.i:33  %rend_i246_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str39, i32 %rbegin_i245_i) nounwind

ST_1: stg_44 [1/1] 0.00ns
arrayctor.loop.i:34  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: heightloop [1/1] 1.84ns
arrayctor.loop.i:35  %heightloop = add i11 %tmp_1, 5

ST_1: widthloop [1/1] 1.84ns
arrayctor.loop.i:36  %widthloop = add i11 %tmp_2, 2

ST_1: tmp_4 [1/1] 1.84ns
arrayctor.loop.i:37  %tmp_4 = add i11 %tmp_2, -3

ST_1: tmp_17_cast [1/1] 0.00ns
arrayctor.loop.i:38  %tmp_17_cast = zext i11 %tmp_4 to i12

ST_1: tmp_3 [1/1] 0.00ns
arrayctor.loop.i:39  %tmp_3 = trunc i12 %p_src_cols_V_read_1 to i2

ST_1: p_neg226_i_cast [1/1] 1.37ns
arrayctor.loop.i:40  %p_neg226_i_cast = xor i2 %tmp_3, -1

ST_1: ref [1/1] 1.84ns
arrayctor.loop.i:41  %ref = add i11 %tmp_1, -1

ST_1: ref_cast [1/1] 0.00ns
arrayctor.loop.i:42  %ref_cast = zext i11 %ref to i12

ST_1: len_cast4_i_cast [1/1] 0.00ns
arrayctor.loop.i:43  %len_cast4_i_cast = zext i11 %tmp_2 to i12

ST_1: tmp_5 [1/1] 0.00ns
arrayctor.loop.i:44  %tmp_5 = shl i12 %p_src_cols_V_read_1, 1

ST_1: tmp_4_cast_i_cast [1/1] 0.00ns
arrayctor.loop.i:45  %tmp_4_cast_i_cast = zext i12 %tmp_5 to i13

ST_1: tmp_5_i [1/1] 1.84ns
arrayctor.loop.i:46  %tmp_5_i = add i13 %tmp_4_cast_i_cast, -2

ST_1: tmp_5_cast_i [1/1] 0.00ns
arrayctor.loop.i:47  %tmp_5_cast_i = sext i13 %tmp_5_i to i15

ST_1: len_cast4_i30_cast [1/1] 0.00ns
arrayctor.loop.i:48  %len_cast4_i30_cast = zext i11 %tmp_1 to i12

ST_1: tmp_10 [1/1] 0.00ns
arrayctor.loop.i:49  %tmp_10 = shl i12 %p_src_rows_V_read_1, 1

ST_1: tmp_4_cast_i46_cast [1/1] 0.00ns
arrayctor.loop.i:50  %tmp_4_cast_i46_cast = zext i12 %tmp_10 to i13

ST_1: tmp_5_i1 [1/1] 1.84ns
arrayctor.loop.i:51  %tmp_5_i1 = add i13 %tmp_4_cast_i46_cast, 2

ST_1: tmp_11 [1/1] 0.00ns
arrayctor.loop.i:52  %tmp_11 = trunc i12 %p_src_rows_V_read_1 to i1

ST_1: tmp_4_i2 [1/1] 0.00ns
arrayctor.loop.i:53  %tmp_4_i2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_11, i1 false)

ST_1: tmp_5_i2 [1/1] 1.37ns
arrayctor.loop.i:54  %tmp_5_i2 = xor i2 %tmp_4_i2, -2

ST_1: stg_65 [1/1] 1.57ns
arrayctor.loop.i:55  br label %0


 <State 2>: 8.09ns
ST_2: p_012_0_i [1/1] 0.00ns
:0  %p_012_0_i = phi i11 [ 0, %arrayctor.loop.i ], [ %i_V, %5 ]

ST_2: tmp_18_cast [1/1] 0.00ns
:1  %tmp_18_cast = zext i11 %p_012_0_i to i12

ST_2: tmp_6 [1/1] 2.11ns
:2  %tmp_6 = icmp ult i11 %p_012_0_i, %heightloop

ST_2: stg_69 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 1085, i64 0)

ST_2: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_012_0_i, 1

ST_2: stg_71 [1/1] 0.00ns
:5  br i1 %tmp_6, label %1, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>.exit"

ST_2: tmp_7 [1/1] 2.11ns
:2  %tmp_7 = icmp ugt i11 %p_012_0_i, 4

ST_2: ImagLoc_y [1/1] 1.84ns
:3  %ImagLoc_y = add i12 %tmp_18_cast, -4

ST_2: tmp_s [1/1] 2.14ns
:4  %tmp_s = icmp slt i12 %ImagLoc_y, -1

ST_2: tmp_12 [1/1] 0.00ns
:5  %tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %ImagLoc_y, i32 1, i32 11)

ST_2: icmp [1/1] 2.11ns
:6  %icmp = icmp sgt i11 %tmp_12, 0

ST_2: tmp_14 [1/1] 2.14ns
:7  %tmp_14 = icmp slt i12 %ImagLoc_y, %ref_cast

ST_2: or_cond6 [1/1] 1.37ns
:8  %or_cond6 = and i1 %icmp, %tmp_14

ST_2: tmp_15 [1/1] 0.00ns
:9  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_y, i32 11)

ST_2: p_i [1/1] 1.37ns
:10  %p_i = select i1 %tmp_14, i11 2, i11 %ref

ST_2: tmp_i1 [1/1] 2.14ns
:11  %tmp_i1 = icmp slt i12 %ImagLoc_y, %len_cast4_i30_cast

ST_2: tmp_16 [1/1] 0.00ns
:12  %tmp_16 = trunc i12 %ImagLoc_y to i11

ST_2: p_p2_cast1_i40_cast [1/1] 0.00ns
:13  %p_p2_cast1_i40_cast = zext i11 %tmp_16 to i13

ST_2: tmp_3_i1 [1/1] 2.11ns
:14  %tmp_3_i1 = icmp ult i11 %tmp_16, %tmp_1

ST_2: p_assign_2 [1/1] 1.96ns
:15  %p_assign_2 = sub i13 %tmp_5_i1, %p_p2_cast1_i40_cast

ST_2: sel_tmp6_i1 [1/1] 1.37ns
:16  %sel_tmp6_i1 = xor i1 %tmp_i1, true

ST_2: sel_tmp7_i1 [1/1] 1.37ns
:17  %sel_tmp7_i1 = and i1 %tmp_3_i1, %sel_tmp6_i1

ST_2: tmp_19 [1/1] 0.00ns
:18  %tmp_19 = trunc i11 %p_i to i2

ST_2: tmp_21 [1/1] 0.00ns
:19  %tmp_21 = trunc i12 %ImagLoc_y to i2

ST_2: tmp_22 [1/1] 0.00ns
:20  %tmp_22 = trunc i12 %ImagLoc_y to i2

ST_2: tmp_23 [1/1] 0.00ns
:21  %tmp_23 = trunc i13 %p_assign_2 to i2

ST_2: tmp_24 [1/1] 1.37ns
:22  %tmp_24 = select i1 %tmp_i1, i2 %tmp_22, i2 %tmp_23

ST_2: tmp_25 [1/1] 1.37ns
:23  %tmp_25 = select i1 %sel_tmp7_i1, i2 %tmp_21, i2 %tmp_24

ST_2: y_1 [1/1] 1.84ns
:27  %y_1 = add i12 %tmp_18_cast, -5

ST_2: tmp_27 [1/1] 0.00ns
:28  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1, i32 11)

ST_2: rev [1/1] 1.37ns
:29  %rev = xor i1 %tmp_27, true

ST_2: tmp_i2 [1/1] 2.14ns
:30  %tmp_i2 = icmp slt i12 %y_1, %len_cast4_i30_cast

ST_2: or_cond_i2 [1/1] 1.37ns
:31  %or_cond_i2 = and i1 %tmp_i2, %rev

ST_2: tmp_29 [1/1] 0.00ns
:32  %tmp_29 = trunc i12 %y_1 to i2

ST_2: tmp_30 [1/1] 0.00ns
:33  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1, i32 11)

ST_2: p_assign_3 [1/1] 1.84ns
:34  %p_assign_3 = sub i12 5, %tmp_18_cast

ST_2: p_p2_i1 [1/1] 1.37ns
:35  %p_p2_i1 = select i1 %tmp_30, i12 %p_assign_3, i12 %y_1

ST_2: tmp_31 [1/1] 0.00ns
:36  %tmp_31 = trunc i12 %p_p2_i1 to i2

ST_2: tmp_3_i2 [1/1] 2.14ns
:37  %tmp_3_i2 = icmp ult i12 %p_p2_i1, %len_cast4_i30_cast

ST_2: p_assign_1_cast_i [1/1] 0.80ns
:38  %p_assign_1_cast_i = sub i2 %tmp_5_i2, %tmp_31

ST_2: sel_tmp_i2 [1/1] 1.37ns
:39  %sel_tmp_i2 = select i1 %or_cond_i2, i2 %tmp_29, i2 %p_assign_1_cast_i

ST_2: tmp_i2_not [1/1] 1.37ns
:40  %tmp_i2_not = xor i1 %tmp_i2, true

ST_2: sel_tmp6_i2 [1/1] 1.37ns
:41  %sel_tmp6_i2 = or i1 %tmp_27, %tmp_i2_not

ST_2: sel_tmp7_i2 [1/1] 1.37ns
:42  %sel_tmp7_i2 = and i1 %tmp_3_i2, %sel_tmp6_i2

ST_2: tmp_32 [1/1] 0.00ns
:44  %tmp_32 = trunc i11 %p_i to i2

ST_2: y_1_1 [1/1] 1.84ns
:48  %y_1_1 = add i12 %tmp_18_cast, -6

ST_2: tmp_33 [1/1] 0.00ns
:49  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1_1, i32 11)

ST_2: rev1 [1/1] 1.37ns
:50  %rev1 = xor i1 %tmp_33, true

ST_2: tmp_i3 [1/1] 2.14ns
:51  %tmp_i3 = icmp slt i12 %y_1_1, %len_cast4_i30_cast

ST_2: or_cond_i3 [1/1] 1.37ns
:52  %or_cond_i3 = and i1 %tmp_i3, %rev1

ST_2: tmp_34 [1/1] 0.00ns
:53  %tmp_34 = trunc i12 %y_1_1 to i2

ST_2: tmp_35 [1/1] 0.00ns
:54  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %y_1_1, i32 11)

ST_2: p_assign_4 [1/1] 1.84ns
:55  %p_assign_4 = sub i12 6, %tmp_18_cast

ST_2: p_p2_i2 [1/1] 1.37ns
:56  %p_p2_i2 = select i1 %tmp_35, i12 %p_assign_4, i12 %y_1_1

ST_2: tmp_36 [1/1] 0.00ns
:57  %tmp_36 = trunc i12 %p_p2_i2 to i2

ST_2: tmp_3_i3 [1/1] 2.14ns
:58  %tmp_3_i3 = icmp ult i12 %p_p2_i2, %len_cast4_i30_cast

ST_2: p_assign_1_cast_i1 [1/1] 0.80ns
:59  %p_assign_1_cast_i1 = sub i2 %tmp_5_i2, %tmp_36

ST_2: tmp_i3_not [1/1] 1.37ns
:60  %tmp_i3_not = xor i1 %tmp_i3, true

ST_2: sel_tmp6_i3 [1/1] 1.37ns
:61  %sel_tmp6_i3 = or i1 %tmp_33, %tmp_i3_not

ST_2: sel_tmp7_i3 [1/1] 1.37ns
:62  %sel_tmp7_i3 = and i1 %tmp_3_i3, %sel_tmp6_i3

ST_2: newSel [1/1] 1.37ns
:63  %newSel = select i1 %or_cond_i3, i2 %tmp_34, i2 %p_assign_1_cast_i1

ST_2: brmerge [1/1] 1.37ns
:66  %brmerge = or i1 %tmp_s, %or_cond6

ST_2: stg_128 [1/1] 0.00ns
filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>.exit:0  ret void


 <State 3>: 3.53ns
ST_3: stg_129 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_3: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_3: tmp_26 [1/1] 0.80ns
:24  %tmp_26 = sub i2 %tmp_19, %tmp_25

ST_3: sel_tmp8 [1/1] 1.36ns
:25  %sel_tmp8 = icmp eq i2 %tmp_19, %tmp_25

ST_3: sel_tmp1 [1/1] 1.36ns
:26  %sel_tmp1 = icmp eq i2 %tmp_26, 1

ST_3: p_assign_2_i2 [1/1] 1.37ns
:43  %p_assign_2_i2 = select i1 %sel_tmp7_i2, i2 %tmp_31, i2 %sel_tmp_i2

ST_3: locy_1_t [1/1] 0.80ns
:45  %locy_1_t = sub i2 %tmp_32, %p_assign_2_i2

ST_3: sel_tmp3 [1/1] 1.36ns
:46  %sel_tmp3 = icmp eq i2 %tmp_32, %p_assign_2_i2

ST_3: sel_tmp5 [1/1] 1.36ns
:47  %sel_tmp5 = icmp eq i2 %locy_1_t, 1

ST_3: newSel1 [1/1] 1.37ns
:64  %newSel1 = select i1 %sel_tmp7_i3, i2 %tmp_36, i2 %newSel

ST_3: locy_2_t [1/1] 0.80ns
:65  %locy_2_t = sub i2 %tmp_32, %newSel1

ST_3: stg_140 [1/1] 1.57ns
:67  br label %2


 <State 4>: 8.09ns
ST_4: p_025_0_i [1/1] 0.00ns
:0  %p_025_0_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge238.i ]

ST_4: tmp_21_cast [1/1] 0.00ns
:4  %tmp_21_cast = zext i11 %p_025_0_i to i12

ST_4: tmp_8 [1/1] 2.11ns
:5  %tmp_8 = icmp ult i11 %p_025_0_i, %widthloop

ST_4: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_025_0_i, 1

ST_4: stg_145 [1/1] 0.00ns
:8  br i1 %tmp_8, label %.critedge.i, label %5

ST_4: tmp_37 [1/1] 0.00ns
.critedge.i:3  %tmp_37 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_025_0_i, i32 1, i32 10)

ST_4: icmp1 [1/1] 2.07ns
.critedge.i:4  %icmp1 = icmp ne i10 %tmp_37, 0

ST_4: or_cond219_i [1/1] 1.37ns
.critedge.i:5  %or_cond219_i = and i1 %tmp_7, %icmp1

ST_4: ImagLoc_x [1/1] 1.84ns
.critedge.i:7  %ImagLoc_x = add i12 %tmp_21_cast, -1

ST_4: tmp_38 [1/1] 0.00ns
.critedge.i:8  %tmp_38 = trunc i12 %ImagLoc_x to i2

ST_4: tmp_39 [1/1] 0.00ns
.critedge.i:9  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_4: rev2 [1/1] 1.37ns
.critedge.i:10  %rev2 = xor i1 %tmp_39, true

ST_4: tmp_i [1/1] 2.14ns
.critedge.i:11  %tmp_i = icmp slt i12 %ImagLoc_x, %len_cast4_i_cast

ST_4: or_cond_i1 [1/1] 1.37ns
.critedge.i:12  %or_cond_i1 = and i1 %tmp_i, %rev2

ST_4: tmp_40 [1/1] 0.00ns
.critedge.i:14  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_4: p_assign [1/1] 1.84ns
.critedge.i:15  %p_assign = sub i12 1, %tmp_21_cast

ST_4: p_p2_i [1/1] 1.37ns
.critedge.i:16  %p_p2_i = select i1 %tmp_40, i12 %p_assign, i12 %ImagLoc_x

ST_4: tmp_3_i [1/1] 2.14ns
.critedge.i:19  %tmp_3_i = icmp ult i12 %p_p2_i, %len_cast4_i_cast

ST_4: tmp_i_not [1/1] 1.37ns
.critedge.i:22  %tmp_i_not = xor i1 %tmp_i, true

ST_4: sel_tmp6_i [1/1] 1.37ns
.critedge.i:23  %sel_tmp6_i = or i1 %tmp_39, %tmp_i_not

ST_4: sel_tmp7_i [1/1] 1.37ns
.critedge.i:24  %sel_tmp7_i = and i1 %tmp_3_i, %sel_tmp6_i

ST_4: stg_162 [1/1] 0.00ns
.critedge.i:36  br i1 %brmerge, label %._crit_edge.i, label %._crit_edge228.i

ST_4: stg_163 [1/1] 0.00ns
._crit_edge228.i:0  br i1 %tmp_15, label %.loopexit222.i, label %"operator().exit.i2.0_ifconv"

ST_4: stg_164 [1/1] 1.62ns
operator().exit.i2.0_ifconv:4  switch i2 %locy_2_t, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit222.i.pre80
  ]

ST_4: tmp_17 [1/1] 2.11ns
._crit_edge.i:0  %tmp_17 = icmp ne i11 %p_025_0_i, 0

ST_4: tmp_18 [1/1] 2.14ns
._crit_edge.i:1  %tmp_18 = icmp slt i12 %ImagLoc_x, %p_src_cols_V_read_1

ST_4: or_cond7 [1/1] 1.37ns
._crit_edge.i:2  %or_cond7 = and i1 %tmp_17, %tmp_18

ST_4: stg_168 [1/1] 0.00ns
._crit_edge.i:3  br i1 %or_cond7, label %3, label %._crit_edge231.i

ST_4: stg_169 [1/1] 0.00ns
._crit_edge231.i:0  br i1 %tmp_40, label %.loopexit222.i.pre, label %4

ST_4: stg_170 [1/1] 0.00ns
:0  br i1 %tmp_18, label %.loopexit222.i, label %.preheader.preheader.i

ST_4: tmp_20 [1/1] 2.14ns
:0  %tmp_20 = icmp slt i12 %ImagLoc_x, %tmp_17_cast

ST_4: stg_172 [1/1] 0.00ns
:1  br i1 %tmp_20, label %._crit_edge234.i.1.critedge.critedge, label %"operator().exit283.i"

ST_4: col_assign [1/1] 0.80ns
operator().exit283.i:0  %col_assign = add i2 %tmp_38, %p_neg226_i_cast

ST_4: stg_174 [1/1] 1.62ns
operator().exit283.i:1  switch i2 %col_assign, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]


 <State 5>: 7.09ns
ST_5: p_cast_i_cast [1/1] 0.00ns
.critedge.i:13  %p_cast_i_cast = sext i12 %ImagLoc_x to i15

ST_5: p_p2_i_cast [1/1] 0.00ns
.critedge.i:17  %p_p2_i_cast = sext i12 %p_p2_i to i14

ST_5: p_p2_cast1_i_cast [1/1] 0.00ns
.critedge.i:18  %p_p2_cast1_i_cast = zext i14 %p_p2_i_cast to i15

ST_5: p_assign_1 [1/1] 1.96ns
.critedge.i:20  %p_assign_1 = sub i15 %tmp_5_cast_i, %p_p2_cast1_i_cast

ST_5: sel_tmp_i [1/1] 1.37ns
.critedge.i:21  %sel_tmp_i = select i1 %or_cond_i1, i15 %p_cast_i_cast, i15 %p_assign_1

ST_5: p_assign_2_i [1/1] 1.37ns
.critedge.i:25  %p_assign_2_i = select i1 %sel_tmp7_i, i15 %p_p2_cast1_i_cast, i15 %sel_tmp_i

ST_5: x [1/1] 0.00ns
.critedge.i:26  %x = sext i15 %p_assign_2_i to i32

ST_5: tmp_41 [1/1] 0.00ns
.critedge.i:27  %tmp_41 = trunc i15 %p_assign_2_i to i2

ST_5: tmp_13 [1/1] 0.00ns
.critedge.i:28  %tmp_13 = zext i32 %x to i64

ST_5: k_buf_0_val_0_addr [1/1] 0.00ns
.critedge.i:29  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_13

ST_5: right_border_buf_0_val_2_0 [2/2] 2.39ns
.critedge.i:30  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_5: k_buf_0_val_1_addr [1/1] 0.00ns
.critedge.i:32  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_13

ST_5: right_border_buf_0_val_1_0 [2/2] 2.39ns
.critedge.i:33  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_5: k_buf_0_val_2_addr [1/1] 0.00ns
.critedge.i:34  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_13

ST_5: src_kernel_win_0_val_2_0 [2/2] 2.39ns
.critedge.i:35  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_5: stg_190 [1/1] 0.00ns
.loopexit222.i.pre80:3  br label %.loopexit222.i

ST_5: stg_191 [1/1] 0.00ns
branch6:3  br label %.loopexit222.i

ST_5: stg_192 [1/1] 0.00ns
branch8:3  br label %.loopexit222.i

ST_5: col_assign_2 [1/1] 0.80ns
.preheader.preheader.i:6  %col_assign_2 = add i2 %tmp_41, %p_neg226_i_cast

ST_5: stg_194 [1/1] 0.00ns
branch10:4  br label %.loopexit222.i

ST_5: stg_195 [1/1] 0.00ns
branch9:4  br label %.loopexit222.i

ST_5: stg_196 [1/1] 0.00ns
branch11:4  br label %.loopexit222.i

ST_5: stg_197 [1/1] 0.00ns
.loopexit222.i.pre:3  br label %.loopexit222.i

ST_5: stg_198 [1/1] 0.00ns
._crit_edge234.i.1:5  br label %.loopexit222.i


 <State 6>: 6.70ns
ST_6: src_kernel_win_0_val_0_1_6 [1/1] 0.00ns
:1  %src_kernel_win_0_val_0_1_6 = load i8* %src_kernel_win_0_val_0_1, align 1

ST_6: src_kernel_win_0_val_2_1_9 [1/1] 0.00ns
:2  %src_kernel_win_0_val_2_1_9 = load i8* %src_kernel_win_0_val_2_1, align 1

ST_6: src_kernel_win_0_val_1_1_6 [1/1] 0.00ns
:3  %src_kernel_win_0_val_1_1_6 = load i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_202 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)

ST_6: stg_203 [1/1] 0.00ns
.critedge.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_6: tmp_9 [1/1] 0.00ns
.critedge.i:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_6: stg_205 [1/1] 0.00ns
.critedge.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_206 [1/1] 0.00ns
.critedge.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1830) nounwind

ST_6: right_border_buf_0_val_2_0 [1/2] 2.39ns
.critedge.i:30  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_6: stg_208 [1/1] 0.00ns
.critedge.i:31  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

ST_6: right_border_buf_0_val_1_0 [1/2] 2.39ns
.critedge.i:33  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_6: src_kernel_win_0_val_2_0 [1/2] 2.39ns
.critedge.i:35  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_6: sel_tmp9 [1/1] 1.37ns
operator().exit.i2.0_ifconv:0  %sel_tmp9 = select i1 %sel_tmp8, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

ST_6: src_kernel_win_0_val_0_0 [1/1] 1.37ns
operator().exit.i2.0_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %sel_tmp1, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp9

ST_6: sel_tmp4 [1/1] 1.37ns
operator().exit.i2.0_ifconv:2  %sel_tmp4 = select i1 %sel_tmp3, i8 %right_border_buf_0_val_2_0, i8 %src_kernel_win_0_val_2_0

ST_6: src_kernel_win_0_val_1_0 [1/1] 1.37ns
operator().exit.i2.0_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %sel_tmp5, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp4

ST_6: stg_215 [1/1] 1.57ns
.loopexit222.i.pre80:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_216 [1/1] 1.94ns
.loopexit222.i.pre80:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_217 [1/1] 1.57ns
.loopexit222.i.pre80:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: stg_218 [1/1] 1.57ns
branch6:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_219 [1/1] 1.94ns
branch6:1  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_220 [1/1] 1.57ns
branch6:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: stg_221 [1/1] 1.57ns
branch8:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_222 [1/1] 1.94ns
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_223 [1/1] 1.57ns
branch8:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: col_buf_0_val_0_0_3_load [1/1] 0.00ns
.preheader.preheader.i:0  %col_buf_0_val_0_0_3_load = load i8* %col_buf_0_val_0_0_3, align 1

ST_6: col_buf_0_val_0_0_5_load [1/1] 0.00ns
.preheader.preheader.i:1  %col_buf_0_val_0_0_5_load = load i8* %col_buf_0_val_0_0_5, align 1

ST_6: col_buf_0_val_0_0_6_load [1/1] 0.00ns
.preheader.preheader.i:2  %col_buf_0_val_0_0_6_load = load i8* %col_buf_0_val_0_0_6, align 1

ST_6: right_border_buf_0_val_1_2_3_34 [1/1] 0.00ns
.preheader.preheader.i:3  %right_border_buf_0_val_1_2_3_34 = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: right_border_buf_0_val_1_2_4_35 [1/1] 0.00ns
.preheader.preheader.i:4  %right_border_buf_0_val_1_2_4_35 = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: right_border_buf_0_val_1_2_5_36 [1/1] 0.00ns
.preheader.preheader.i:5  %right_border_buf_0_val_1_2_5_36 = load i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: sel_tmp [1/1] 1.36ns
.preheader.preheader.i:7  %sel_tmp = icmp eq i2 %col_assign_2, 1

ST_6: col_buf_0_val_0_0_2 [1/1] 1.37ns
.preheader.preheader.i:8  %col_buf_0_val_0_0_2 = select i1 %sel_tmp, i8 %col_buf_0_val_0_0_5_load, i8 %col_buf_0_val_0_0_3_load

ST_6: sel_tmp2 [1/1] 1.36ns
.preheader.preheader.i:9  %sel_tmp2 = icmp eq i2 %col_assign_2, 0

ST_6: col_buf_0_val_0_0_9 [1/1] 1.37ns
.preheader.preheader.i:10  %col_buf_0_val_0_0_9 = select i1 %sel_tmp2, i8 %col_buf_0_val_0_0_6_load, i8 %col_buf_0_val_0_0_2

ST_6: right_border_buf_0_val_1_2 [1/1] 1.37ns
.preheader.preheader.i:11  %right_border_buf_0_val_1_2 = select i1 %sel_tmp, i8 %right_border_buf_0_val_1_2_4_35, i8 %right_border_buf_0_val_1_2_5_36

ST_6: right_border_buf_0_val_1_2_11 [1/1] 1.37ns
.preheader.preheader.i:12  %right_border_buf_0_val_1_2_11 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_2_3_34, i8 %right_border_buf_0_val_1_2

ST_6: stg_236 [1/1] 1.62ns
.preheader.preheader.i:13  switch i2 %col_assign_2, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

ST_6: src_kernel_win_0_val_2_1_7 [1/1] 0.00ns
branch10:0  %src_kernel_win_0_val_2_1_7 = load i8* %right_border_buf_0_val_0_1, align 1

ST_6: stg_238 [1/1] 1.57ns
branch10:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_239 [1/1] 1.94ns
branch10:2  store i8 %src_kernel_win_0_val_2_1_7, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_240 [1/1] 1.57ns
branch10:3  store i8 %col_buf_0_val_0_0_9, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: src_kernel_win_0_val_2_1_6 [1/1] 0.00ns
branch9:0  %src_kernel_win_0_val_2_1_6 = load i8* %right_border_buf_0_val_0_0, align 1

ST_6: stg_242 [1/1] 1.57ns
branch9:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_243 [1/1] 1.94ns
branch9:2  store i8 %src_kernel_win_0_val_2_1_6, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_244 [1/1] 1.57ns
branch9:3  store i8 %col_buf_0_val_0_0_9, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: src_kernel_win_0_val_2_1_5 [1/1] 0.00ns
branch11:0  %src_kernel_win_0_val_2_1_5 = load i8* %right_border_buf_0_val_0_2, align 1

ST_6: stg_246 [1/1] 1.57ns
branch11:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_247 [1/1] 1.94ns
branch11:2  store i8 %src_kernel_win_0_val_2_1_5, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_248 [1/1] 1.57ns
branch11:3  store i8 %col_buf_0_val_0_0_9, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: stg_249 [1/1] 1.57ns
.loopexit222.i.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_250 [1/1] 1.94ns
.loopexit222.i.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_251 [1/1] 1.57ns
.loopexit222.i.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: stg_252 [1/1] 0.00ns
branch13:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

ST_6: stg_253 [1/1] 0.00ns
branch13:1  br label %"operator().exit283.i257"

ST_6: stg_254 [1/1] 0.00ns
branch12:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

ST_6: stg_255 [1/1] 0.00ns
branch12:1  br label %"operator().exit283.i257"

ST_6: stg_256 [1/1] 0.00ns
branch14:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

ST_6: stg_257 [1/1] 0.00ns
branch14:1  br label %"operator().exit283.i257"

ST_6: right_border_buf_0_val_1_2_s [1/1] 0.00ns
operator().exit283.i257:0  %right_border_buf_0_val_1_2_s = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: right_border_buf_0_val_1_2_1_32 [1/1] 0.00ns
operator().exit283.i257:1  %right_border_buf_0_val_1_2_1_32 = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: right_border_buf_0_val_1_2_2_33 [1/1] 0.00ns
operator().exit283.i257:2  %right_border_buf_0_val_1_2_2_33 = load i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_261 [1/1] 2.39ns
operator().exit283.i257:3  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_6: sel_tmp6 [1/1] 1.36ns
operator().exit283.i257:4  %sel_tmp6 = icmp eq i2 %col_assign, 1

ST_6: right_border_buf_0_val_1_2_3 [1/1] 1.37ns
operator().exit283.i257:5  %right_border_buf_0_val_1_2_3 = select i1 %sel_tmp6, i8 %right_border_buf_0_val_1_2_2_33, i8 %right_border_buf_0_val_1_0

ST_6: sel_tmp7 [1/1] 1.36ns
operator().exit283.i257:6  %sel_tmp7 = icmp eq i2 %col_assign, 0

ST_6: right_border_buf_0_val_1_2_4 [1/1] 1.37ns
operator().exit283.i257:7  %right_border_buf_0_val_1_2_4 = select i1 %sel_tmp7, i8 %right_border_buf_0_val_1_2_2_33, i8 %right_border_buf_0_val_1_2_3

ST_6: right_border_buf_0_val_1_2_5 [1/1] 1.37ns
operator().exit283.i257:8  %right_border_buf_0_val_1_2_5 = select i1 %sel_tmp6, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_1_32

ST_6: right_border_buf_0_val_1_2_6 [1/1] 1.37ns
operator().exit283.i257:9  %right_border_buf_0_val_1_2_6 = select i1 %sel_tmp7, i8 %right_border_buf_0_val_1_2_1_32, i8 %right_border_buf_0_val_1_2_5

ST_6: right_border_buf_0_val_1_2_8 [1/1] 1.37ns
operator().exit283.i257:10  %right_border_buf_0_val_1_2_8 = select i1 %sel_tmp7, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_s

ST_6: stg_269 [1/1] 2.39ns
operator().exit283.i257:11  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_6: stg_270 [1/1] 1.62ns
operator().exit283.i257:12  switch i2 %col_assign, label %branch26 [
    i2 0, label %._crit_edge234.i.1.pre
    i2 1, label %branch25
  ]

ST_6: stg_271 [1/1] 0.00ns
branch25:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_272 [1/1] 0.00ns
branch25:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: stg_273 [1/1] 0.00ns
branch25:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: stg_274 [1/1] 0.00ns
branch25:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_5, align 1

ST_6: stg_275 [1/1] 0.00ns
branch25:4  br label %._crit_edge234.i.1

ST_6: stg_276 [1/1] 0.00ns
._crit_edge234.i.1.pre:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_277 [1/1] 0.00ns
._crit_edge234.i.1.pre:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: stg_278 [1/1] 0.00ns
._crit_edge234.i.1.pre:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: stg_279 [1/1] 0.00ns
._crit_edge234.i.1.pre:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_6, align 1

ST_6: stg_280 [1/1] 0.00ns
._crit_edge234.i.1.pre:4  br label %._crit_edge234.i.1

ST_6: stg_281 [1/1] 0.00ns
branch26:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_6: stg_282 [1/1] 0.00ns
branch26:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_6: stg_283 [1/1] 0.00ns
branch26:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_6: stg_284 [1/1] 0.00ns
branch26:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_3, align 1

ST_6: stg_285 [1/1] 0.00ns
branch26:4  br label %._crit_edge234.i.1

ST_6: stg_286 [1/1] 2.39ns
._crit_edge234.i.1.critedge.critedge:0  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_6: stg_287 [1/1] 2.39ns
._crit_edge234.i.1.critedge.critedge:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_6: stg_288 [1/1] 0.00ns
._crit_edge234.i.1.critedge.critedge:2  br label %._crit_edge234.i.1

ST_6: tmp_46 [1/1] 1.70ns
._crit_edge234.i.1:0  %tmp_46 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_290 [1/1] 2.39ns
._crit_edge234.i.1:1  store i8 %tmp_46, i8* %k_buf_0_val_0_addr, align 1

ST_6: stg_291 [1/1] 1.57ns
._crit_edge234.i.1:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_6: stg_292 [1/1] 1.94ns
._crit_edge234.i.1:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_6: stg_293 [1/1] 1.57ns
._crit_edge234.i.1:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_6: stg_294 [1/1] 0.00ns
.loopexit222.i:0  br i1 %or_cond219_i, label %.preheader, label %._crit_edge238.i


 <State 7>: 8.39ns
ST_7: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
.preheader:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1, align 1

ST_7: src_kernel_win_0_val_0_2_lo [1/1] 0.00ns
.preheader:1  %src_kernel_win_0_val_0_2_lo = load i8* %src_kernel_win_0_val_0_2, align 1

ST_7: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
.preheader:2  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1, align 1

ST_7: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
.preheader:3  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1, align 1

ST_7: src_kernel_win_0_val_1_2_lo [1/1] 0.00ns
.preheader:4  %src_kernel_win_0_val_1_2_lo = load i8* %src_kernel_win_0_val_1_2, align 1

ST_7: src_kernel_win_0_val_2_2_lo [1/1] 0.00ns
.preheader:5  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2, align 1

ST_7: OP1_V_0_cast [1/1] 0.00ns
.preheader:6  %OP1_V_0_cast = zext i8 %src_kernel_win_0_val_2_2_lo to i9

ST_7: tmp_147_0_2_cast [1/1] 0.00ns
.preheader:7  %tmp_147_0_2_cast = zext i8 %src_kernel_win_0_val_2_1_lo to i9

ST_7: p_Val2_3_0_2 [1/1] 1.72ns
.preheader:8  %p_Val2_3_0_2 = sub i9 %tmp_147_0_2_cast, %OP1_V_0_cast

ST_7: p_Val2_3_0_2_cast_cast [1/1] 0.00ns
.preheader:9  %p_Val2_3_0_2_cast_cast = sext i9 %p_Val2_3_0_2 to i10

ST_7: p_shl [1/1] 0.00ns
.preheader:10  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_1_2_lo, i1 false)

ST_7: p_shl_cast [1/1] 0.00ns
.preheader:11  %p_shl_cast = zext i9 %p_shl to i10

ST_7: p_Val2_s [1/1] 1.84ns
.preheader:12  %p_Val2_s = sub i10 0, %p_shl_cast

ST_7: tmp_147_1_cast [1/1] 0.00ns
.preheader:13  %tmp_147_1_cast = sext i10 %p_Val2_s to i11

ST_7: p_Val2_114_2 [1/1] 0.00ns
.preheader:14  %p_Val2_114_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_val_1_1_lo, i1 false)

ST_7: tmp_147_1_cast_37 [1/1] 0.00ns
.preheader:15  %tmp_147_1_cast_37 = zext i9 %p_Val2_114_2 to i11

ST_7: OP1_V_2_cast [1/1] 0.00ns
.preheader:16  %OP1_V_2_cast = zext i8 %src_kernel_win_0_val_0_2_lo to i9

ST_7: p_Val2_2 [1/1] 1.72ns
.preheader:17  %p_Val2_2 = sub i9 0, %OP1_V_2_cast

ST_7: tmp_147_2_cast [1/1] 0.00ns
.preheader:18  %tmp_147_2_cast = sext i9 %p_Val2_2 to i11

ST_7: tmp_147_2_2_cast_cast [1/1] 0.00ns
.preheader:19  %tmp_147_2_2_cast_cast = zext i8 %src_kernel_win_0_val_0_1_lo to i10

ST_7: tmp25 [1/1] 1.37ns
.preheader:20  %tmp25 = add i11 %tmp_147_1_cast, %tmp_147_2_cast

ST_7: tmp26 [1/1] 1.84ns
.preheader:21  %tmp26 = add i10 %p_Val2_3_0_2_cast_cast, %tmp_147_2_2_cast_cast

ST_7: tmp132_cast [1/1] 0.00ns
.preheader:22  %tmp132_cast = sext i10 %tmp26 to i11

ST_7: tmp27 [1/1] 1.84ns
.preheader:23  %tmp27 = add i11 %tmp132_cast, %tmp_147_1_cast_37

ST_7: p_Val2_1 [1/1] 1.37ns
.preheader:24  %p_Val2_1 = add i11 %tmp27, %tmp25

ST_7: isneg [1/1] 0.00ns
.preheader:25  %isneg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_1, i32 10)

ST_7: p_Val2_3 [1/1] 0.00ns
.preheader:26  %p_Val2_3 = trunc i11 %p_Val2_1 to i8

ST_7: tmp_28 [1/1] 0.00ns
.preheader:27  %tmp_28 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_1, i32 8, i32 10)

ST_7: not_i_i_i [1/1] 1.62ns
.preheader:29  %not_i_i_i = icmp ne i3 %tmp_28, 0

ST_7: empty [1/1] 0.00ns
._crit_edge238.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_9)

ST_7: stg_325 [1/1] 0.00ns
._crit_edge238.i:1  store i8 %src_kernel_win_0_val_2_1_9, i8* %src_kernel_win_0_val_2_2, align 1

ST_7: stg_326 [1/1] 0.00ns
._crit_edge238.i:2  store i8 %src_kernel_win_0_val_1_1_6, i8* %src_kernel_win_0_val_1_2, align 1

ST_7: stg_327 [1/1] 0.00ns
._crit_edge238.i:3  store i8 %src_kernel_win_0_val_0_1_6, i8* %src_kernel_win_0_val_0_2, align 1

ST_7: stg_328 [1/1] 0.00ns
._crit_edge238.i:4  br label %2


 <State 8>: 7.18ns
ST_8: tmp_i_i [1/1] 1.37ns
.preheader:28  %tmp_i_i = xor i1 %isneg, true

ST_8: overflow [1/1] 1.37ns
.preheader:30  %overflow = and i1 %not_i_i_i, %tmp_i_i

ST_8: p_mux_i_i_cast [1/1] 1.37ns
.preheader:31  %p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0

ST_8: tmp_i_i_38 [1/1] 1.37ns
.preheader:32  %tmp_i_i_38 = or i1 %isneg, %overflow

ST_8: p_Val2_s_39 [1/1] 1.37ns
.preheader:33  %p_Val2_s_39 = select i1 %tmp_i_i_38, i8 %p_mux_i_i_cast, i8 %p_Val2_3

ST_8: stg_334 [1/1] 1.70ns
.preheader:34  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_39)

ST_8: stg_335 [1/1] 0.00ns
.preheader:35  br label %._crit_edge238.i


 <State 9>: 0.00ns
ST_9: empty_40 [1/1] 0.00ns
:0  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp)

ST_9: stg_337 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5f3970; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd5f5680; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd5f7ae0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xd5f8680; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_val_0_1        (alloca           ) [ 0011111111]
src_kernel_win_0_val_0_2        (alloca           ) [ 0011111111]
col_buf_0_val_0_0_3             (alloca           ) [ 0011111111]
src_kernel_win_0_val_2_1        (alloca           ) [ 0011111111]
src_kernel_win_0_val_1_1        (alloca           ) [ 0011111111]
src_kernel_win_0_val_1_2        (alloca           ) [ 0011111111]
col_buf_0_val_0_0_5             (alloca           ) [ 0011111111]
src_kernel_win_0_val_2_2        (alloca           ) [ 0011111111]
col_buf_0_val_0_0_6             (alloca           ) [ 0011111111]
right_border_buf_0_val_1_2_1    (alloca           ) [ 0011111111]
right_border_buf_0_val_1_2_2    (alloca           ) [ 0011111111]
right_border_buf_0_val_1_2_7    (alloca           ) [ 0011111111]
stg_22                          (specinterface    ) [ 0000000000]
stg_23                          (specinterface    ) [ 0000000000]
p_src_cols_V_read_1             (read             ) [ 0011111111]
p_src_rows_V_read_1             (read             ) [ 0000000000]
k_buf_0_val_0                   (alloca           ) [ 0011111111]
k_buf_0_val_1                   (alloca           ) [ 0011111111]
k_buf_0_val_2                   (alloca           ) [ 0011111111]
right_border_buf_0_val_0_0      (alloca           ) [ 0011111111]
right_border_buf_0_val_0_1      (alloca           ) [ 0011111111]
right_border_buf_0_val_0_2      (alloca           ) [ 0011111111]
col_buf_0_val_0_0               (alloca           ) [ 0011111111]
tmp_1                           (trunc            ) [ 0011111111]
tmp_2                           (trunc            ) [ 0000000000]
stg_35                          (speclooptripcount) [ 0000000000]
rbegin_i_i                      (specregionbegin  ) [ 0000000000]
rend_i_i                        (specregionend    ) [ 0000000000]
stg_38                          (speclooptripcount) [ 0000000000]
rbegin_i243_i                   (specregionbegin  ) [ 0000000000]
rend_i244_i                     (specregionend    ) [ 0000000000]
stg_41                          (speclooptripcount) [ 0000000000]
rbegin_i245_i                   (specregionbegin  ) [ 0000000000]
rend_i246_i                     (specregionend    ) [ 0000000000]
stg_44                          (speclooptripcount) [ 0000000000]
heightloop                      (add              ) [ 0011111111]
widthloop                       (add              ) [ 0011111111]
tmp_4                           (add              ) [ 0000000000]
tmp_17_cast                     (zext             ) [ 0011111111]
tmp_3                           (trunc            ) [ 0000000000]
p_neg226_i_cast                 (xor              ) [ 0011111111]
ref                             (add              ) [ 0011111111]
ref_cast                        (zext             ) [ 0011111111]
len_cast4_i_cast                (zext             ) [ 0011111111]
tmp_5                           (shl              ) [ 0000000000]
tmp_4_cast_i_cast               (zext             ) [ 0000000000]
tmp_5_i                         (add              ) [ 0000000000]
tmp_5_cast_i                    (sext             ) [ 0011111111]
len_cast4_i30_cast              (zext             ) [ 0011111111]
tmp_10                          (shl              ) [ 0000000000]
tmp_4_cast_i46_cast             (zext             ) [ 0000000000]
tmp_5_i1                        (add              ) [ 0011111111]
tmp_11                          (trunc            ) [ 0000000000]
tmp_4_i2                        (bitconcatenate   ) [ 0000000000]
tmp_5_i2                        (xor              ) [ 0011111111]
stg_65                          (br               ) [ 0111111111]
p_012_0_i                       (phi              ) [ 0010000000]
tmp_18_cast                     (zext             ) [ 0000000000]
tmp_6                           (icmp             ) [ 0011111111]
stg_69                          (speclooptripcount) [ 0000000000]
i_V                             (add              ) [ 0111111111]
stg_71                          (br               ) [ 0000000000]
tmp_7                           (icmp             ) [ 0001111110]
ImagLoc_y                       (add              ) [ 0000000000]
tmp_s                           (icmp             ) [ 0000000000]
tmp_12                          (partselect       ) [ 0000000000]
icmp                            (icmp             ) [ 0000000000]
tmp_14                          (icmp             ) [ 0000000000]
or_cond6                        (and              ) [ 0000000000]
tmp_15                          (bitselect        ) [ 0001111110]
p_i                             (select           ) [ 0000000000]
tmp_i1                          (icmp             ) [ 0000000000]
tmp_16                          (trunc            ) [ 0000000000]
p_p2_cast1_i40_cast             (zext             ) [ 0000000000]
tmp_3_i1                        (icmp             ) [ 0000000000]
p_assign_2                      (sub              ) [ 0000000000]
sel_tmp6_i1                     (xor              ) [ 0000000000]
sel_tmp7_i1                     (and              ) [ 0000000000]
tmp_19                          (trunc            ) [ 0001000000]
tmp_21                          (trunc            ) [ 0000000000]
tmp_22                          (trunc            ) [ 0000000000]
tmp_23                          (trunc            ) [ 0000000000]
tmp_24                          (select           ) [ 0000000000]
tmp_25                          (select           ) [ 0001000000]
y_1                             (add              ) [ 0000000000]
tmp_27                          (bitselect        ) [ 0000000000]
rev                             (xor              ) [ 0000000000]
tmp_i2                          (icmp             ) [ 0000000000]
or_cond_i2                      (and              ) [ 0000000000]
tmp_29                          (trunc            ) [ 0000000000]
tmp_30                          (bitselect        ) [ 0000000000]
p_assign_3                      (sub              ) [ 0000000000]
p_p2_i1                         (select           ) [ 0000000000]
tmp_31                          (trunc            ) [ 0001000000]
tmp_3_i2                        (icmp             ) [ 0000000000]
p_assign_1_cast_i               (sub              ) [ 0000000000]
sel_tmp_i2                      (select           ) [ 0001000000]
tmp_i2_not                      (xor              ) [ 0000000000]
sel_tmp6_i2                     (or               ) [ 0000000000]
sel_tmp7_i2                     (and              ) [ 0001000000]
tmp_32                          (trunc            ) [ 0001000000]
y_1_1                           (add              ) [ 0000000000]
tmp_33                          (bitselect        ) [ 0000000000]
rev1                            (xor              ) [ 0000000000]
tmp_i3                          (icmp             ) [ 0000000000]
or_cond_i3                      (and              ) [ 0000000000]
tmp_34                          (trunc            ) [ 0000000000]
tmp_35                          (bitselect        ) [ 0000000000]
p_assign_4                      (sub              ) [ 0000000000]
p_p2_i2                         (select           ) [ 0000000000]
tmp_36                          (trunc            ) [ 0001000000]
tmp_3_i3                        (icmp             ) [ 0000000000]
p_assign_1_cast_i1              (sub              ) [ 0000000000]
tmp_i3_not                      (xor              ) [ 0000000000]
sel_tmp6_i3                     (or               ) [ 0000000000]
sel_tmp7_i3                     (and              ) [ 0001000000]
newSel                          (select           ) [ 0001000000]
brmerge                         (or               ) [ 0001111110]
stg_128                         (ret              ) [ 0000000000]
stg_129                         (specloopname     ) [ 0000000000]
tmp                             (specregionbegin  ) [ 0000111111]
tmp_26                          (sub              ) [ 0000000000]
sel_tmp8                        (icmp             ) [ 0000111110]
sel_tmp1                        (icmp             ) [ 0000111110]
p_assign_2_i2                   (select           ) [ 0000000000]
locy_1_t                        (sub              ) [ 0000000000]
sel_tmp3                        (icmp             ) [ 0000111110]
sel_tmp5                        (icmp             ) [ 0000111110]
newSel1                         (select           ) [ 0000000000]
locy_2_t                        (sub              ) [ 0000111110]
stg_140                         (br               ) [ 0011111111]
p_025_0_i                       (phi              ) [ 0000100010]
tmp_21_cast                     (zext             ) [ 0000000000]
tmp_8                           (icmp             ) [ 0011111111]
j_V                             (add              ) [ 0011111111]
stg_145                         (br               ) [ 0000000000]
tmp_37                          (partselect       ) [ 0000000000]
icmp1                           (icmp             ) [ 0000000000]
or_cond219_i                    (and              ) [ 0000111110]
ImagLoc_x                       (add              ) [ 0000110000]
tmp_38                          (trunc            ) [ 0000000000]
tmp_39                          (bitselect        ) [ 0000000000]
rev2                            (xor              ) [ 0000000000]
tmp_i                           (icmp             ) [ 0000000000]
or_cond_i1                      (and              ) [ 0000110000]
tmp_40                          (bitselect        ) [ 0011111111]
p_assign                        (sub              ) [ 0000000000]
p_p2_i                          (select           ) [ 0000110000]
tmp_3_i                         (icmp             ) [ 0000000000]
tmp_i_not                       (xor              ) [ 0000000000]
sel_tmp6_i                      (or               ) [ 0000000000]
sel_tmp7_i                      (and              ) [ 0000110000]
stg_162                         (br               ) [ 0000000000]
stg_163                         (br               ) [ 0000000000]
stg_164                         (switch           ) [ 0000000000]
tmp_17                          (icmp             ) [ 0000000000]
tmp_18                          (icmp             ) [ 0000111000]
or_cond7                        (and              ) [ 0011111111]
stg_168                         (br               ) [ 0000000000]
stg_169                         (br               ) [ 0000000000]
stg_170                         (br               ) [ 0000000000]
tmp_20                          (icmp             ) [ 0011111111]
stg_172                         (br               ) [ 0000000000]
col_assign                      (add              ) [ 0000111000]
stg_174                         (switch           ) [ 0000000000]
p_cast_i_cast                   (sext             ) [ 0000000000]
p_p2_i_cast                     (sext             ) [ 0000000000]
p_p2_cast1_i_cast               (zext             ) [ 0000000000]
p_assign_1                      (sub              ) [ 0000000000]
sel_tmp_i                       (select           ) [ 0000000000]
p_assign_2_i                    (select           ) [ 0000000000]
x                               (sext             ) [ 0000000000]
tmp_41                          (trunc            ) [ 0000000000]
tmp_13                          (zext             ) [ 0000000000]
k_buf_0_val_0_addr              (getelementptr    ) [ 0000101000]
k_buf_0_val_1_addr              (getelementptr    ) [ 0000101000]
k_buf_0_val_2_addr              (getelementptr    ) [ 0000101000]
stg_190                         (br               ) [ 0000000000]
stg_191                         (br               ) [ 0000000000]
stg_192                         (br               ) [ 0000000000]
col_assign_2                    (add              ) [ 0011111111]
stg_194                         (br               ) [ 0000000000]
stg_195                         (br               ) [ 0000000000]
stg_196                         (br               ) [ 0000000000]
stg_197                         (br               ) [ 0000000000]
stg_198                         (br               ) [ 0000000000]
src_kernel_win_0_val_0_1_6      (load             ) [ 0000100100]
src_kernel_win_0_val_2_1_9      (load             ) [ 0000100100]
src_kernel_win_0_val_1_1_6      (load             ) [ 0000100100]
stg_202                         (speclooptripcount) [ 0000000000]
stg_203                         (specloopname     ) [ 0000000000]
tmp_9                           (specregionbegin  ) [ 0000100100]
stg_205                         (specpipeline     ) [ 0000000000]
stg_206                         (specloopname     ) [ 0000000000]
right_border_buf_0_val_2_0      (load             ) [ 0000000000]
stg_208                         (store            ) [ 0000000000]
right_border_buf_0_val_1_0      (load             ) [ 0000000000]
src_kernel_win_0_val_2_0        (load             ) [ 0000000000]
sel_tmp9                        (select           ) [ 0000000000]
src_kernel_win_0_val_0_0        (select           ) [ 0000000000]
sel_tmp4                        (select           ) [ 0000000000]
src_kernel_win_0_val_1_0        (select           ) [ 0000000000]
stg_215                         (store            ) [ 0000000000]
stg_216                         (store            ) [ 0000000000]
stg_217                         (store            ) [ 0000000000]
stg_218                         (store            ) [ 0000000000]
stg_219                         (store            ) [ 0000000000]
stg_220                         (store            ) [ 0000000000]
stg_221                         (store            ) [ 0000000000]
stg_222                         (store            ) [ 0000000000]
stg_223                         (store            ) [ 0000000000]
col_buf_0_val_0_0_3_load        (load             ) [ 0000000000]
col_buf_0_val_0_0_5_load        (load             ) [ 0000000000]
col_buf_0_val_0_0_6_load        (load             ) [ 0000000000]
right_border_buf_0_val_1_2_3_34 (load             ) [ 0000000000]
right_border_buf_0_val_1_2_4_35 (load             ) [ 0000000000]
right_border_buf_0_val_1_2_5_36 (load             ) [ 0000000000]
sel_tmp                         (icmp             ) [ 0000000000]
col_buf_0_val_0_0_2             (select           ) [ 0000000000]
sel_tmp2                        (icmp             ) [ 0000000000]
col_buf_0_val_0_0_9             (select           ) [ 0000000000]
right_border_buf_0_val_1_2      (select           ) [ 0000000000]
right_border_buf_0_val_1_2_11   (select           ) [ 0000000000]
stg_236                         (switch           ) [ 0000000000]
src_kernel_win_0_val_2_1_7      (load             ) [ 0000000000]
stg_238                         (store            ) [ 0000000000]
stg_239                         (store            ) [ 0000000000]
stg_240                         (store            ) [ 0000000000]
src_kernel_win_0_val_2_1_6      (load             ) [ 0000000000]
stg_242                         (store            ) [ 0000000000]
stg_243                         (store            ) [ 0000000000]
stg_244                         (store            ) [ 0000000000]
src_kernel_win_0_val_2_1_5      (load             ) [ 0000000000]
stg_246                         (store            ) [ 0000000000]
stg_247                         (store            ) [ 0000000000]
stg_248                         (store            ) [ 0000000000]
stg_249                         (store            ) [ 0000000000]
stg_250                         (store            ) [ 0000000000]
stg_251                         (store            ) [ 0000000000]
stg_252                         (store            ) [ 0000000000]
stg_253                         (br               ) [ 0000000000]
stg_254                         (store            ) [ 0000000000]
stg_255                         (br               ) [ 0000000000]
stg_256                         (store            ) [ 0000000000]
stg_257                         (br               ) [ 0000000000]
right_border_buf_0_val_1_2_s    (load             ) [ 0000000000]
right_border_buf_0_val_1_2_1_32 (load             ) [ 0000000000]
right_border_buf_0_val_1_2_2_33 (load             ) [ 0000000000]
stg_261                         (store            ) [ 0000000000]
sel_tmp6                        (icmp             ) [ 0000000000]
right_border_buf_0_val_1_2_3    (select           ) [ 0000000000]
sel_tmp7                        (icmp             ) [ 0000000000]
right_border_buf_0_val_1_2_4    (select           ) [ 0000000000]
right_border_buf_0_val_1_2_5    (select           ) [ 0000000000]
right_border_buf_0_val_1_2_6    (select           ) [ 0000000000]
right_border_buf_0_val_1_2_8    (select           ) [ 0000000000]
stg_269                         (store            ) [ 0000000000]
stg_270                         (switch           ) [ 0000000000]
stg_271                         (store            ) [ 0000000000]
stg_272                         (store            ) [ 0000000000]
stg_273                         (store            ) [ 0000000000]
stg_274                         (store            ) [ 0000000000]
stg_275                         (br               ) [ 0000000000]
stg_276                         (store            ) [ 0000000000]
stg_277                         (store            ) [ 0000000000]
stg_278                         (store            ) [ 0000000000]
stg_279                         (store            ) [ 0000000000]
stg_280                         (br               ) [ 0000000000]
stg_281                         (store            ) [ 0000000000]
stg_282                         (store            ) [ 0000000000]
stg_283                         (store            ) [ 0000000000]
stg_284                         (store            ) [ 0000000000]
stg_285                         (br               ) [ 0000000000]
stg_286                         (store            ) [ 0000000000]
stg_287                         (store            ) [ 0000000000]
stg_288                         (br               ) [ 0000000000]
tmp_46                          (read             ) [ 0000000000]
stg_290                         (store            ) [ 0000000000]
stg_291                         (store            ) [ 0000000000]
stg_292                         (store            ) [ 0000000000]
stg_293                         (store            ) [ 0000000000]
stg_294                         (br               ) [ 0000000000]
src_kernel_win_0_val_0_1_lo     (load             ) [ 0000000000]
src_kernel_win_0_val_0_2_lo     (load             ) [ 0000000000]
src_kernel_win_0_val_2_1_lo     (load             ) [ 0000000000]
src_kernel_win_0_val_1_1_lo     (load             ) [ 0000000000]
src_kernel_win_0_val_1_2_lo     (load             ) [ 0000000000]
src_kernel_win_0_val_2_2_lo     (load             ) [ 0000000000]
OP1_V_0_cast                    (zext             ) [ 0000000000]
tmp_147_0_2_cast                (zext             ) [ 0000000000]
p_Val2_3_0_2                    (sub              ) [ 0000000000]
p_Val2_3_0_2_cast_cast          (sext             ) [ 0000000000]
p_shl                           (bitconcatenate   ) [ 0000000000]
p_shl_cast                      (zext             ) [ 0000000000]
p_Val2_s                        (sub              ) [ 0000000000]
tmp_147_1_cast                  (sext             ) [ 0000000000]
p_Val2_114_2                    (bitconcatenate   ) [ 0000000000]
tmp_147_1_cast_37               (zext             ) [ 0000000000]
OP1_V_2_cast                    (zext             ) [ 0000000000]
p_Val2_2                        (sub              ) [ 0000000000]
tmp_147_2_cast                  (sext             ) [ 0000000000]
tmp_147_2_2_cast_cast           (zext             ) [ 0000000000]
tmp25                           (add              ) [ 0000000000]
tmp26                           (add              ) [ 0000000000]
tmp132_cast                     (sext             ) [ 0000000000]
tmp27                           (add              ) [ 0000000000]
p_Val2_1                        (add              ) [ 0000000000]
isneg                           (bitselect        ) [ 0000100010]
p_Val2_3                        (trunc            ) [ 0000100010]
tmp_28                          (partselect       ) [ 0000000000]
not_i_i_i                       (icmp             ) [ 0000100010]
empty                           (specregionend    ) [ 0000000000]
stg_325                         (store            ) [ 0000000000]
stg_326                         (store            ) [ 0000000000]
stg_327                         (store            ) [ 0000000000]
stg_328                         (br               ) [ 0011111111]
tmp_i_i                         (xor              ) [ 0000000000]
overflow                        (and              ) [ 0000000000]
p_mux_i_i_cast                  (select           ) [ 0000000000]
tmp_i_i_38                      (or               ) [ 0000000000]
p_Val2_s_39                     (select           ) [ 0000000000]
stg_334                         (write            ) [ 0000000000]
stg_335                         (br               ) [ 0000000000]
empty_40                        (specregionend    ) [ 0000000000]
stg_337                         (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str187"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str188"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str183"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str184"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1830"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="src_kernel_win_0_val_0_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="src_kernel_win_0_val_0_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="col_buf_0_val_0_0_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="src_kernel_win_0_val_2_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_val_1_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_val_1_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="col_buf_0_val_0_0_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_val_2_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="col_buf_0_val_0_0_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0_6/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_val_1_2_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_val_1_2_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_val_1_2_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_2_7/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_buf_0_val_0_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_buf_0_val_1_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_buf_0_val_2_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_val_0_0_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="right_border_buf_0_val_0_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="right_border_buf_0_val_0_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="col_buf_0_val_0_0_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_buf_0_val_0_0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_src_cols_V_read_1_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="12" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_src_rows_V_read_1_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_46_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="stg_334_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_334/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_buf_0_val_0_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_0_addr/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="3" bw="11" slack="1"/>
<pin id="281" dir="0" index="4" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_2_0/5 stg_290/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="k_buf_0_val_1_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_1_addr/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="3" bw="11" slack="1"/>
<pin id="277" dir="0" index="4" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="right_border_buf_0_val_1_0/5 stg_269/6 stg_287/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="k_buf_0_val_2_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_2_addr/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="3" bw="11" slack="1"/>
<pin id="273" dir="0" index="4" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="src_kernel_win_0_val_2_0/5 stg_261/6 stg_286/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_012_0_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_012_0_i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_012_0_i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="11" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_012_0_i/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="p_025_0_i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0_i (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_025_0_i_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="11" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0_i/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="5"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/6 stg_218/6 stg_221/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="5"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_217/6 stg_220/6 stg_223/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="5"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_222/6 stg_250/6 stg_292/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="5"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_3_34/6 right_border_buf_0_val_1_2_s/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="5"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_4_35/6 right_border_buf_0_val_1_2_1_32/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="5"/>
<pin id="328" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_2_5_36/6 right_border_buf_0_val_1_2_2_33/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="5"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_238/6 stg_242/6 stg_246/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="5"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_240/6 stg_244/6 stg_248/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="5"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_249/6 stg_291/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="5"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_251/6 stg_293/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="5"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_271/6 stg_276/6 stg_281/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="5"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_272/6 stg_277/6 stg_282/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="5"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_273/6 stg_278/6 stg_283/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="heightloop_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="heightloop/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="widthloop_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_17_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_neg226_i_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg226_i_cast/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="ref_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ref/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ref_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ref_cast/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="len_cast4_i_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast4_i_cast/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_4_cast_i_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_5_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_5_cast_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast_i/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="len_cast4_i30_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="len_cast4_i30_cast/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_4_cast_i46_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_i46_cast/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_5_i1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i1/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_4_i2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i2/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_5_i2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5_i2/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_18_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_6_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="0" index="1" bw="11" slack="1"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="i_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="ImagLoc_y_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_y/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_s_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="0" index="1" bw="12" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_12_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="0" index="1" bw="12" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="0" index="3" bw="5" slack="0"/>
<pin id="509" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_14_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="1"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="or_cond6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_15_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="0"/>
<pin id="542" dir="0" index="2" bw="11" slack="1"/>
<pin id="543" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_i1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="0"/>
<pin id="548" dir="0" index="1" bw="12" slack="1"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_16_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="12" slack="0"/>
<pin id="553" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_p2_cast1_i40_cast_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast1_i40_cast/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_3_i1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="11" slack="0"/>
<pin id="561" dir="0" index="1" bw="11" slack="1"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_assign_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="13" slack="1"/>
<pin id="566" dir="0" index="1" bw="11" slack="0"/>
<pin id="567" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sel_tmp6_i1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6_i1/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sel_tmp7_i1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i1/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_19_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_21_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_22_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_23_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="13" slack="0"/>
<pin id="595" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_24_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="2" slack="0"/>
<pin id="600" dir="0" index="2" bw="2" slack="0"/>
<pin id="601" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_25_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="0" index="2" bw="2" slack="0"/>
<pin id="609" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="y_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="0" index="1" bw="4" slack="0"/>
<pin id="616" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_27_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="12" slack="0"/>
<pin id="622" dir="0" index="2" bw="5" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="rev_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_i2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="0"/>
<pin id="635" dir="0" index="1" bw="12" slack="1"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_cond_i2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i2/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_29_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="0"/>
<pin id="646" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_30_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="12" slack="0"/>
<pin id="651" dir="0" index="2" bw="5" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_assign_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_p2_i1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="12" slack="0"/>
<pin id="665" dir="0" index="2" bw="12" slack="0"/>
<pin id="666" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_31_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_3_i2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="0" index="1" bw="12" slack="1"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i2/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_assign_1_cast_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="1"/>
<pin id="681" dir="0" index="1" bw="2" slack="0"/>
<pin id="682" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1_cast_i/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sel_tmp_i2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="2" slack="0"/>
<pin id="687" dir="0" index="2" bw="2" slack="0"/>
<pin id="688" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_i2/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_i2_not_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i2_not/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sel_tmp6_i2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_i2/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sel_tmp7_i2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i2/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_32_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="0"/>
<pin id="712" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="y_1_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="0"/>
<pin id="716" dir="0" index="1" bw="4" slack="0"/>
<pin id="717" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1_1/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_33_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="12" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="rev1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_i3_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="12" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="1"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="or_cond_i3_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i3/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_34_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="0"/>
<pin id="747" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_35_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="12" slack="0"/>
<pin id="752" dir="0" index="2" bw="5" slack="0"/>
<pin id="753" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_assign_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="0" index="1" bw="11" slack="0"/>
<pin id="760" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_4/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_p2_i2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="12" slack="0"/>
<pin id="766" dir="0" index="2" bw="12" slack="0"/>
<pin id="767" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i2/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_36_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_3_i3_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="12" slack="0"/>
<pin id="777" dir="0" index="1" bw="12" slack="1"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i3/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="p_assign_1_cast_i1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="1"/>
<pin id="782" dir="0" index="1" bw="2" slack="0"/>
<pin id="783" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1_cast_i1/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_i3_not_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i3_not/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="sel_tmp6_i3_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_i3/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sel_tmp7_i3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i3/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="newSel_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="0" index="2" bw="2" slack="0"/>
<pin id="807" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="brmerge_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_26_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="1"/>
<pin id="819" dir="0" index="1" bw="2" slack="1"/>
<pin id="820" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sel_tmp8_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="1"/>
<pin id="823" dir="0" index="1" bw="2" slack="1"/>
<pin id="824" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sel_tmp1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="0"/>
<pin id="827" dir="0" index="1" bw="2" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="p_assign_2_i2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="0" index="1" bw="2" slack="1"/>
<pin id="834" dir="0" index="2" bw="2" slack="1"/>
<pin id="835" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_2_i2/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="locy_1_t_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="1"/>
<pin id="838" dir="0" index="1" bw="2" slack="0"/>
<pin id="839" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_1_t/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sel_tmp3_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="1"/>
<pin id="843" dir="0" index="1" bw="2" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sel_tmp5_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="0" index="1" bw="2" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="newSel1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="2" slack="1"/>
<pin id="855" dir="0" index="2" bw="2" slack="1"/>
<pin id="856" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="locy_2_t_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="1"/>
<pin id="859" dir="0" index="1" bw="2" slack="0"/>
<pin id="860" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="locy_2_t/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_21_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="11" slack="0"/>
<pin id="864" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_8_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="0" index="1" bw="11" slack="3"/>
<pin id="869" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="871" class="1004" name="j_V_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_37_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="0"/>
<pin id="879" dir="0" index="1" bw="11" slack="0"/>
<pin id="880" dir="0" index="2" bw="1" slack="0"/>
<pin id="881" dir="0" index="3" bw="5" slack="0"/>
<pin id="882" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="icmp1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="10" slack="0"/>
<pin id="889" dir="0" index="1" bw="10" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="or_cond219_i_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="2"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond219_i/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="ImagLoc_x_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_38_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="12" slack="0"/>
<pin id="906" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_39_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="12" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="rev2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_i_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="12" slack="0"/>
<pin id="924" dir="0" index="1" bw="12" slack="3"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="or_cond_i1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_40_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="12" slack="0"/>
<pin id="936" dir="0" index="2" bw="5" slack="0"/>
<pin id="937" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_assign_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="11" slack="0"/>
<pin id="944" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="p_p2_i_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="12" slack="0"/>
<pin id="950" dir="0" index="2" bw="12" slack="0"/>
<pin id="951" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_3_i_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="0"/>
<pin id="957" dir="0" index="1" bw="12" slack="3"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_i_not_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_not/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sel_tmp6_i_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_i/4 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sel_tmp7_i_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="0"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7_i/4 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_17_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="0"/>
<pin id="980" dir="0" index="1" bw="11" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_18_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="0"/>
<pin id="986" dir="0" index="1" bw="12" slack="3"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="or_cond7_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_20_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="12" slack="0"/>
<pin id="997" dir="0" index="1" bw="12" slack="3"/>
<pin id="998" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="col_assign_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="0"/>
<pin id="1002" dir="0" index="1" bw="2" slack="3"/>
<pin id="1003" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign/4 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="p_cast_i_cast_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="12" slack="1"/>
<pin id="1007" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_i_cast/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_p2_i_cast_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="12" slack="1"/>
<pin id="1010" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_cast/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_p2_cast1_i_cast_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="12" slack="0"/>
<pin id="1013" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_p2_cast1_i_cast/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="p_assign_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="13" slack="4"/>
<pin id="1017" dir="0" index="1" bw="14" slack="0"/>
<pin id="1018" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sel_tmp_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="0" index="1" bw="15" slack="0"/>
<pin id="1023" dir="0" index="2" bw="15" slack="0"/>
<pin id="1024" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp_i/5 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_assign_2_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="0" index="1" bw="15" slack="0"/>
<pin id="1030" dir="0" index="2" bw="15" slack="0"/>
<pin id="1031" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_2_i/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="x_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="15" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_41_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="15" slack="0"/>
<pin id="1040" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_13_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="15" slack="0"/>
<pin id="1044" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="col_assign_2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="2" slack="0"/>
<pin id="1051" dir="0" index="1" bw="2" slack="4"/>
<pin id="1052" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_2/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="src_kernel_win_0_val_0_1_6_load_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="5"/>
<pin id="1056" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_6/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="src_kernel_win_0_val_2_1_9_load_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="5"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_9/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="src_kernel_win_0_val_1_1_6_load_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="5"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_6/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="stg_208_store_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="5"/>
<pin id="1066" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_208/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sel_tmp9_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="3"/>
<pin id="1070" dir="0" index="1" bw="8" slack="0"/>
<pin id="1071" dir="0" index="2" bw="8" slack="0"/>
<pin id="1072" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp9/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="src_kernel_win_0_val_0_0_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="3"/>
<pin id="1077" dir="0" index="1" bw="8" slack="0"/>
<pin id="1078" dir="0" index="2" bw="8" slack="0"/>
<pin id="1079" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sel_tmp4_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="3"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="0" index="2" bw="8" slack="0"/>
<pin id="1087" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="src_kernel_win_0_val_1_0_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="3"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="0" index="2" bw="8" slack="0"/>
<pin id="1094" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="stg_216_store_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="0" index="1" bw="8" slack="5"/>
<pin id="1101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_216/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="stg_219_store_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="0" index="1" bw="8" slack="5"/>
<pin id="1106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_219/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="col_buf_0_val_0_0_3_load_load_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="5"/>
<pin id="1110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_3_load/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="col_buf_0_val_0_0_5_load_load_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="5"/>
<pin id="1113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_5_load/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="col_buf_0_val_0_0_6_load_load_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="5"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_buf_0_val_0_0_6_load/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sel_tmp_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="1"/>
<pin id="1119" dir="0" index="1" bw="2" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="col_buf_0_val_0_0_2_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="8" slack="0"/>
<pin id="1125" dir="0" index="2" bw="8" slack="0"/>
<pin id="1126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0_2/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sel_tmp2_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="2" slack="1"/>
<pin id="1132" dir="0" index="1" bw="2" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="col_buf_0_val_0_0_9_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="8" slack="0"/>
<pin id="1138" dir="0" index="2" bw="8" slack="0"/>
<pin id="1139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0_9/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="right_border_buf_0_val_1_2_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="8" slack="0"/>
<pin id="1147" dir="0" index="2" bw="8" slack="0"/>
<pin id="1148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2/6 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="right_border_buf_0_val_1_2_11_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="8" slack="0"/>
<pin id="1155" dir="0" index="2" bw="8" slack="0"/>
<pin id="1156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_11/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="src_kernel_win_0_val_2_1_7_load_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="5"/>
<pin id="1163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_7/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="stg_239_store_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="0" index="1" bw="8" slack="5"/>
<pin id="1167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_239/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="src_kernel_win_0_val_2_1_6_load_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="5"/>
<pin id="1171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_6/6 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="stg_243_store_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="0"/>
<pin id="1174" dir="0" index="1" bw="8" slack="5"/>
<pin id="1175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_243/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="src_kernel_win_0_val_2_1_5_load_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="5"/>
<pin id="1179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_5/6 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="stg_247_store_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="0"/>
<pin id="1182" dir="0" index="1" bw="8" slack="5"/>
<pin id="1183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_247/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="stg_252_store_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="8" slack="0"/>
<pin id="1187" dir="0" index="1" bw="8" slack="5"/>
<pin id="1188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_252/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="stg_254_store_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="0"/>
<pin id="1192" dir="0" index="1" bw="8" slack="5"/>
<pin id="1193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_254/6 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="stg_256_store_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="5"/>
<pin id="1198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_256/6 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="sel_tmp6_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="2" slack="2"/>
<pin id="1202" dir="0" index="1" bw="2" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="right_border_buf_0_val_1_2_3_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="8" slack="0"/>
<pin id="1208" dir="0" index="2" bw="8" slack="0"/>
<pin id="1209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_3/6 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sel_tmp7_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="2" slack="2"/>
<pin id="1215" dir="0" index="1" bw="2" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="right_border_buf_0_val_1_2_4_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="8" slack="0"/>
<pin id="1221" dir="0" index="2" bw="8" slack="0"/>
<pin id="1222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_4/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="right_border_buf_0_val_1_2_5_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="0" index="2" bw="8" slack="0"/>
<pin id="1231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_5/6 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="right_border_buf_0_val_1_2_6_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="8" slack="0"/>
<pin id="1238" dir="0" index="2" bw="8" slack="0"/>
<pin id="1239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_6/6 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="right_border_buf_0_val_1_2_8_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="8" slack="0"/>
<pin id="1247" dir="0" index="2" bw="8" slack="0"/>
<pin id="1248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_border_buf_0_val_1_2_8/6 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="stg_274_store_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="0"/>
<pin id="1255" dir="0" index="1" bw="8" slack="5"/>
<pin id="1256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_274/6 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="stg_279_store_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="8" slack="0"/>
<pin id="1260" dir="0" index="1" bw="8" slack="5"/>
<pin id="1261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_279/6 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="stg_284_store_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="0" index="1" bw="8" slack="5"/>
<pin id="1266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_284/6 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="src_kernel_win_0_val_0_1_lo_load_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="6"/>
<pin id="1270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo/7 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="src_kernel_win_0_val_0_2_lo_load_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="6"/>
<pin id="1273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_2_lo/7 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="6"/>
<pin id="1276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/7 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="src_kernel_win_0_val_1_1_lo_load_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="6"/>
<pin id="1279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo/7 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="src_kernel_win_0_val_1_2_lo_load_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="6"/>
<pin id="1282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_2_lo/7 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="src_kernel_win_0_val_2_2_lo_load_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="8" slack="6"/>
<pin id="1285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_2_lo/7 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="OP1_V_0_cast_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="0"/>
<pin id="1288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/7 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_147_0_2_cast_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="p_Val2_3_0_2_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="0"/>
<pin id="1296" dir="0" index="1" bw="8" slack="0"/>
<pin id="1297" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_3_0_2/7 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="p_Val2_3_0_2_cast_cast_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="9" slack="0"/>
<pin id="1302" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_3_0_2_cast_cast/7 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="p_shl_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="0"/>
<pin id="1306" dir="0" index="1" bw="8" slack="0"/>
<pin id="1307" dir="0" index="2" bw="1" slack="0"/>
<pin id="1308" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="p_shl_cast_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="9" slack="0"/>
<pin id="1314" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="p_Val2_s_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="9" slack="0"/>
<pin id="1319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_147_1_cast_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="10" slack="0"/>
<pin id="1324" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_147_1_cast/7 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="p_Val2_114_2_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="9" slack="0"/>
<pin id="1328" dir="0" index="1" bw="8" slack="0"/>
<pin id="1329" dir="0" index="2" bw="1" slack="0"/>
<pin id="1330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_114_2/7 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="tmp_147_1_cast_37_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="9" slack="0"/>
<pin id="1336" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_1_cast_37/7 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="OP1_V_2_cast_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="0"/>
<pin id="1340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/7 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="p_Val2_2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="0"/>
<pin id="1344" dir="0" index="1" bw="8" slack="0"/>
<pin id="1345" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="tmp_147_2_cast_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="9" slack="0"/>
<pin id="1350" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_147_2_cast/7 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_147_2_2_cast_cast_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="0"/>
<pin id="1354" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_2_2_cast_cast/7 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp25_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="10" slack="0"/>
<pin id="1358" dir="0" index="1" bw="9" slack="0"/>
<pin id="1359" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp25/7 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="tmp26_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="9" slack="0"/>
<pin id="1364" dir="0" index="1" bw="8" slack="0"/>
<pin id="1365" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp26/7 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="tmp132_cast_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="10" slack="0"/>
<pin id="1370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp132_cast/7 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp27_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="10" slack="0"/>
<pin id="1374" dir="0" index="1" bw="9" slack="0"/>
<pin id="1375" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/7 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="p_Val2_1_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="11" slack="0"/>
<pin id="1380" dir="0" index="1" bw="11" slack="0"/>
<pin id="1381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="isneg_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="0"/>
<pin id="1386" dir="0" index="1" bw="11" slack="0"/>
<pin id="1387" dir="0" index="2" bw="5" slack="0"/>
<pin id="1388" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/7 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="p_Val2_3_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="11" slack="0"/>
<pin id="1394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="tmp_28_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="3" slack="0"/>
<pin id="1398" dir="0" index="1" bw="11" slack="0"/>
<pin id="1399" dir="0" index="2" bw="5" slack="0"/>
<pin id="1400" dir="0" index="3" bw="5" slack="0"/>
<pin id="1401" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="not_i_i_i_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="3" slack="0"/>
<pin id="1408" dir="0" index="1" bw="3" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/7 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="stg_325_store_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="1"/>
<pin id="1414" dir="0" index="1" bw="8" slack="6"/>
<pin id="1415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_325/7 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="stg_326_store_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="1"/>
<pin id="1418" dir="0" index="1" bw="8" slack="6"/>
<pin id="1419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_326/7 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="stg_327_store_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="1"/>
<pin id="1422" dir="0" index="1" bw="8" slack="6"/>
<pin id="1423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_327/7 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="tmp_i_i_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="1"/>
<pin id="1426" dir="0" index="1" bw="1" slack="0"/>
<pin id="1427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/8 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="overflow_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="0" index="1" bw="1" slack="0"/>
<pin id="1432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="p_mux_i_i_cast_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="0"/>
<pin id="1436" dir="0" index="1" bw="8" slack="0"/>
<pin id="1437" dir="0" index="2" bw="8" slack="0"/>
<pin id="1438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/8 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="tmp_i_i_38_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="0" index="1" bw="1" slack="0"/>
<pin id="1445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_38/8 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="p_Val2_s_39_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="8" slack="0"/>
<pin id="1450" dir="0" index="2" bw="8" slack="1"/>
<pin id="1451" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_39/8 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="src_kernel_win_0_val_0_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="5"/>
<pin id="1457" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="src_kernel_win_0_val_0_2_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="6"/>
<pin id="1466" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="col_buf_0_val_0_0_3_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="5"/>
<pin id="1472" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_3 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="src_kernel_win_0_val_2_1_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="8" slack="5"/>
<pin id="1478" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="src_kernel_win_0_val_1_1_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="5"/>
<pin id="1490" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="src_kernel_win_0_val_1_2_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="6"/>
<pin id="1499" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_2 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="col_buf_0_val_0_0_5_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="5"/>
<pin id="1505" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_5 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="src_kernel_win_0_val_2_2_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="6"/>
<pin id="1511" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_2 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="col_buf_0_val_0_0_6_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="5"/>
<pin id="1517" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0_6 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="right_border_buf_0_val_1_2_1_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="5"/>
<pin id="1523" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_1 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="right_border_buf_0_val_1_2_2_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="5"/>
<pin id="1529" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_2 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="right_border_buf_0_val_1_2_7_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="5"/>
<pin id="1535" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_2_7 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="p_src_cols_V_read_1_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="12" slack="3"/>
<pin id="1541" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="right_border_buf_0_val_0_0_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="8" slack="5"/>
<pin id="1546" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="right_border_buf_0_val_0_1_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="8" slack="5"/>
<pin id="1552" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_1 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="right_border_buf_0_val_0_2_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="8" slack="5"/>
<pin id="1558" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_2 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="col_buf_0_val_0_0_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="8" slack="5"/>
<pin id="1564" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_1_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="11" slack="1"/>
<pin id="1569" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="heightloop_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="11" slack="1"/>
<pin id="1574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="1577" class="1005" name="widthloop_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="11" slack="3"/>
<pin id="1579" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="1582" class="1005" name="tmp_17_cast_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="12" slack="3"/>
<pin id="1584" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="1587" class="1005" name="p_neg226_i_cast_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="2" slack="3"/>
<pin id="1589" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_neg226_i_cast "/>
</bind>
</comp>

<comp id="1593" class="1005" name="ref_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="11" slack="1"/>
<pin id="1595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ref "/>
</bind>
</comp>

<comp id="1598" class="1005" name="ref_cast_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="12" slack="1"/>
<pin id="1600" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ref_cast "/>
</bind>
</comp>

<comp id="1603" class="1005" name="len_cast4_i_cast_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="12" slack="3"/>
<pin id="1605" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="len_cast4_i_cast "/>
</bind>
</comp>

<comp id="1609" class="1005" name="tmp_5_cast_i_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="15" slack="4"/>
<pin id="1611" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_5_cast_i "/>
</bind>
</comp>

<comp id="1614" class="1005" name="len_cast4_i30_cast_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="12" slack="1"/>
<pin id="1616" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="len_cast4_i30_cast "/>
</bind>
</comp>

<comp id="1623" class="1005" name="tmp_5_i1_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="13" slack="1"/>
<pin id="1625" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i1 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="tmp_5_i2_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="2" slack="1"/>
<pin id="1630" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i2 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="i_V_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="11" slack="0"/>
<pin id="1639" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_7_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="1" slack="2"/>
<pin id="1644" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_15_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="2"/>
<pin id="1649" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="tmp_19_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="2" slack="1"/>
<pin id="1653" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="tmp_25_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="2" slack="1"/>
<pin id="1659" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_31_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="2" slack="1"/>
<pin id="1665" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="sel_tmp_i2_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="2" slack="1"/>
<pin id="1670" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp_i2 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="sel_tmp7_i2_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7_i2 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="tmp_32_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="2" slack="1"/>
<pin id="1680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="tmp_36_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="2" slack="1"/>
<pin id="1687" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="sel_tmp7_i3_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="1"/>
<pin id="1692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7_i3 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="newSel_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="2" slack="1"/>
<pin id="1697" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="newSel "/>
</bind>
</comp>

<comp id="1700" class="1005" name="brmerge_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="1" slack="2"/>
<pin id="1702" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1704" class="1005" name="sel_tmp8_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="3"/>
<pin id="1706" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="sel_tmp1_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="3"/>
<pin id="1711" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="sel_tmp3_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="3"/>
<pin id="1716" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="sel_tmp5_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="1" slack="3"/>
<pin id="1721" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="locy_2_t_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="2" slack="1"/>
<pin id="1726" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="locy_2_t "/>
</bind>
</comp>

<comp id="1728" class="1005" name="tmp_8_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="1" slack="1"/>
<pin id="1730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="j_V_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="11" slack="0"/>
<pin id="1734" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1737" class="1005" name="or_cond219_i_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="2"/>
<pin id="1739" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond219_i "/>
</bind>
</comp>

<comp id="1741" class="1005" name="ImagLoc_x_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="12" slack="1"/>
<pin id="1743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ImagLoc_x "/>
</bind>
</comp>

<comp id="1746" class="1005" name="or_cond_i1_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="1" slack="1"/>
<pin id="1748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i1 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="tmp_40_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="1"/>
<pin id="1753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="p_p2_i_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="12" slack="1"/>
<pin id="1757" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_p2_i "/>
</bind>
</comp>

<comp id="1760" class="1005" name="sel_tmp7_i_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="1"/>
<pin id="1762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7_i "/>
</bind>
</comp>

<comp id="1765" class="1005" name="tmp_18_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="1" slack="1"/>
<pin id="1767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="or_cond7_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="1"/>
<pin id="1771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond7 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="tmp_20_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="2"/>
<pin id="1775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="col_assign_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="2" slack="2"/>
<pin id="1779" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="col_assign "/>
</bind>
</comp>

<comp id="1783" class="1005" name="k_buf_0_val_0_addr_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="11" slack="1"/>
<pin id="1785" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_0_addr "/>
</bind>
</comp>

<comp id="1789" class="1005" name="k_buf_0_val_1_addr_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="11" slack="1"/>
<pin id="1791" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_1_addr "/>
</bind>
</comp>

<comp id="1795" class="1005" name="k_buf_0_val_2_addr_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="11" slack="1"/>
<pin id="1797" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_2_addr "/>
</bind>
</comp>

<comp id="1801" class="1005" name="col_assign_2_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="2" slack="1"/>
<pin id="1803" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_2 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="src_kernel_win_0_val_0_1_6_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="8" slack="1"/>
<pin id="1809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_6 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="src_kernel_win_0_val_2_1_9_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="8" slack="1"/>
<pin id="1814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_9 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="src_kernel_win_0_val_1_1_6_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="8" slack="1"/>
<pin id="1819" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_6 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="isneg_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="1" slack="1"/>
<pin id="1824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1828" class="1005" name="p_Val2_3_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="8" slack="1"/>
<pin id="1830" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="not_i_i_i_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="1" slack="1"/>
<pin id="1835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="118" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="136" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="256" pin="2"/><net_sink comp="267" pin=4"/></net>

<net id="279"><net_src comp="245" pin="2"/><net_sink comp="256" pin=4"/></net>

<net id="283"><net_src comp="226" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="319"><net_src comp="267" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="341"><net_src comp="256" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="245" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="362"><net_src comp="220" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="214" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="359" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="363" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="214" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="359" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="363" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="214" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="359" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="220" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="50" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="220" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="56" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="288" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="288" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="288" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="288" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="68" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="471" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="492" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="76" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="78" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="518"><net_src comp="504" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="492" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="514" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="492" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="520" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="492" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="492" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="551" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="555" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="546" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="559" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="539" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="492" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="492" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="564" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="546" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="589" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="593" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="610"><net_src comp="575" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="585" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="597" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="471" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="84" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="80" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="78" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="82" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="613" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="627" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="613" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="80" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="613" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="78" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="86" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="471" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="648" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="613" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="662" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="670" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="638" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="644" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="679" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="633" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="82" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="619" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="674" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="539" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="471" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="88" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="80" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="78" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="82" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="714" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="728" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="714" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="80" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="714" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="78" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="90" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="471" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="749" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="714" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="763" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="763" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="771" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="734" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="82" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="720" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="775" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="739" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="745" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="780" pin="2"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="498" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="525" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="829"><net_src comp="817" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="96" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="840"><net_src comp="831" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="831" pin="3"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="836" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="96" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="861"><net_src comp="852" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="299" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="299" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="299" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="66" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="883"><net_src comp="98" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="299" pin="4"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="76" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="100" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="891"><net_src comp="877" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="102" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="862" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="72" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="80" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="898" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="78" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="920"><net_src comp="908" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="82" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="898" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="916" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="938"><net_src comp="80" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="898" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="78" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="46" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="862" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="933" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="898" pin="2"/><net_sink comp="947" pin=2"/></net>

<net id="959"><net_src comp="947" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="922" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="82" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="908" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="960" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="955" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="966" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="982"><net_src comp="299" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="58" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="898" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="978" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="984" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="898" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="904" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1014"><net_src comp="1008" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="1005" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="1015" pin="2"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="1011" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1033"><net_src comp="1020" pin="3"/><net_sink comp="1027" pin=2"/></net>

<net id="1037"><net_src comp="1027" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="1027" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="1034" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1048"><net_src comp="1042" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1053"><net_src comp="1038" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1067"><net_src comp="245" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1073"><net_src comp="245" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1074"><net_src comp="267" pin="2"/><net_sink comp="1068" pin=2"/></net>

<net id="1080"><net_src comp="256" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1068" pin="3"/><net_sink comp="1075" pin=2"/></net>

<net id="1082"><net_src comp="1075" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="1088"><net_src comp="245" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1089"><net_src comp="267" pin="2"/><net_sink comp="1083" pin=2"/></net>

<net id="1095"><net_src comp="256" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1096"><net_src comp="1083" pin="3"/><net_sink comp="1090" pin=2"/></net>

<net id="1097"><net_src comp="1090" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="1102"><net_src comp="256" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1107"><net_src comp="245" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1121"><net_src comp="96" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1117" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="1111" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="1108" pin="1"/><net_sink comp="1122" pin=2"/></net>

<net id="1134"><net_src comp="104" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1114" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="1122" pin="3"/><net_sink comp="1135" pin=2"/></net>

<net id="1143"><net_src comp="1135" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="1149"><net_src comp="1117" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="323" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1151"><net_src comp="326" pin="1"/><net_sink comp="1144" pin=2"/></net>

<net id="1157"><net_src comp="1130" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="320" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="1144" pin="3"/><net_sink comp="1152" pin=2"/></net>

<net id="1160"><net_src comp="1152" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="1168"><net_src comp="1161" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1176"><net_src comp="1169" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1184"><net_src comp="1177" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1189"><net_src comp="267" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1194"><net_src comp="267" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1199"><net_src comp="267" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1204"><net_src comp="96" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="1200" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="326" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1212"><net_src comp="256" pin="2"/><net_sink comp="1205" pin=2"/></net>

<net id="1217"><net_src comp="104" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="326" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="1205" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1226"><net_src comp="1218" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="1232"><net_src comp="1200" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="256" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1234"><net_src comp="323" pin="1"/><net_sink comp="1227" pin=2"/></net>

<net id="1240"><net_src comp="1213" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="323" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="1227" pin="3"/><net_sink comp="1235" pin=2"/></net>

<net id="1243"><net_src comp="1235" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="1249"><net_src comp="1213" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="256" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1251"><net_src comp="320" pin="1"/><net_sink comp="1244" pin=2"/></net>

<net id="1252"><net_src comp="1244" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="1257"><net_src comp="245" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1262"><net_src comp="245" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1267"><net_src comp="245" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="1274" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1298"><net_src comp="1290" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1286" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1303"><net_src comp="1294" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1309"><net_src comp="120" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="1280" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="54" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1315"><net_src comp="1304" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1320"><net_src comp="102" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1312" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1325"><net_src comp="1316" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1331"><net_src comp="120" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1332"><net_src comp="1277" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1333"><net_src comp="54" pin="0"/><net_sink comp="1326" pin=2"/></net>

<net id="1337"><net_src comp="1326" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="1271" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1346"><net_src comp="122" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="1338" pin="1"/><net_sink comp="1342" pin=1"/></net>

<net id="1351"><net_src comp="1342" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="1268" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1360"><net_src comp="1322" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="1348" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1366"><net_src comp="1300" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1367"><net_src comp="1352" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1371"><net_src comp="1362" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1376"><net_src comp="1368" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="1334" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="1372" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="1356" pin="2"/><net_sink comp="1378" pin=1"/></net>

<net id="1389"><net_src comp="124" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1390"><net_src comp="1378" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1391"><net_src comp="100" pin="0"/><net_sink comp="1384" pin=2"/></net>

<net id="1395"><net_src comp="1378" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1402"><net_src comp="126" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="1378" pin="2"/><net_sink comp="1396" pin=1"/></net>

<net id="1404"><net_src comp="128" pin="0"/><net_sink comp="1396" pin=2"/></net>

<net id="1405"><net_src comp="100" pin="0"/><net_sink comp="1396" pin=3"/></net>

<net id="1410"><net_src comp="1396" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="130" pin="0"/><net_sink comp="1406" pin=1"/></net>

<net id="1428"><net_src comp="82" pin="0"/><net_sink comp="1424" pin=1"/></net>

<net id="1433"><net_src comp="1424" pin="2"/><net_sink comp="1429" pin=1"/></net>

<net id="1439"><net_src comp="1424" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1440"><net_src comp="132" pin="0"/><net_sink comp="1434" pin=1"/></net>

<net id="1441"><net_src comp="134" pin="0"/><net_sink comp="1434" pin=2"/></net>

<net id="1446"><net_src comp="1429" pin="2"/><net_sink comp="1442" pin=1"/></net>

<net id="1452"><net_src comp="1442" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="1434" pin="3"/><net_sink comp="1447" pin=1"/></net>

<net id="1454"><net_src comp="1447" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="1458"><net_src comp="138" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1462"><net_src comp="1455" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1463"><net_src comp="1455" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1467"><net_src comp="142" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1473"><net_src comp="146" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1479"><net_src comp="150" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1482"><net_src comp="1476" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1483"><net_src comp="1476" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1484"><net_src comp="1476" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1485"><net_src comp="1476" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1486"><net_src comp="1476" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1487"><net_src comp="1476" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1491"><net_src comp="154" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1493"><net_src comp="1488" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1494"><net_src comp="1488" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1495"><net_src comp="1488" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1496"><net_src comp="1488" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1500"><net_src comp="158" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1506"><net_src comp="162" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1512"><net_src comp="166" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1518"><net_src comp="170" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1524"><net_src comp="174" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1530"><net_src comp="178" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="1536"><net_src comp="182" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="1542"><net_src comp="214" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1547"><net_src comp="198" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1549"><net_src comp="1544" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1553"><net_src comp="202" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1559"><net_src comp="206" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1565"><net_src comp="210" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1570"><net_src comp="359" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1575"><net_src comp="367" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1580"><net_src comp="373" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1585"><net_src comp="385" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1590"><net_src comp="393" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1596"><net_src comp="399" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="1601"><net_src comp="405" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1606"><net_src comp="409" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1612"><net_src comp="429" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1617"><net_src comp="433" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1619"><net_src comp="1614" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1620"><net_src comp="1614" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1621"><net_src comp="1614" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1622"><net_src comp="1614" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1626"><net_src comp="447" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1631"><net_src comp="465" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1633"><net_src comp="1628" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1640"><net_src comp="480" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1645"><net_src comp="486" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1650"><net_src comp="531" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1654"><net_src comp="581" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1656"><net_src comp="1651" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1660"><net_src comp="605" pin="3"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1666"><net_src comp="670" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1671"><net_src comp="684" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="1676"><net_src comp="704" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1681"><net_src comp="710" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1683"><net_src comp="1678" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1684"><net_src comp="1678" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1688"><net_src comp="771" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1693"><net_src comp="797" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1698"><net_src comp="803" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="1703"><net_src comp="811" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1707"><net_src comp="821" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1712"><net_src comp="825" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1717"><net_src comp="841" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1722"><net_src comp="846" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1727"><net_src comp="857" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1731"><net_src comp="866" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1735"><net_src comp="871" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1740"><net_src comp="893" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1744"><net_src comp="898" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1749"><net_src comp="927" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1754"><net_src comp="933" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1758"><net_src comp="947" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1763"><net_src comp="972" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1768"><net_src comp="984" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1772"><net_src comp="989" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1776"><net_src comp="995" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1780"><net_src comp="1000" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1782"><net_src comp="1777" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1786"><net_src comp="239" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1788"><net_src comp="1783" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="1792"><net_src comp="250" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1794"><net_src comp="1789" pin="1"/><net_sink comp="256" pin=3"/></net>

<net id="1798"><net_src comp="261" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1800"><net_src comp="1795" pin="1"/><net_sink comp="267" pin=3"/></net>

<net id="1804"><net_src comp="1049" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1806"><net_src comp="1801" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1810"><net_src comp="1054" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1815"><net_src comp="1057" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1820"><net_src comp="1060" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1825"><net_src comp="1384" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1827"><net_src comp="1822" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1831"><net_src comp="1392" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="1447" pin=2"/></net>

<net id="1836"><net_src comp="1406" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="1429" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
  - Chain level:
	State 1
		rend_i_i : 1
		rend_i244_i : 1
		rend_i246_i : 1
		heightloop : 1
		widthloop : 1
		tmp_4 : 1
		tmp_17_cast : 2
		p_neg226_i_cast : 1
		ref : 1
		ref_cast : 2
		len_cast4_i_cast : 1
		tmp_5_i : 1
		tmp_5_cast_i : 2
		len_cast4_i30_cast : 1
		tmp_5_i1 : 1
		tmp_4_i2 : 1
		tmp_5_i2 : 2
	State 2
		tmp_18_cast : 1
		tmp_6 : 1
		i_V : 1
		stg_71 : 2
		tmp_7 : 1
		ImagLoc_y : 2
		tmp_s : 3
		tmp_12 : 3
		icmp : 4
		tmp_14 : 3
		or_cond6 : 5
		tmp_15 : 3
		p_i : 4
		tmp_i1 : 3
		tmp_16 : 3
		p_p2_cast1_i40_cast : 4
		tmp_3_i1 : 4
		p_assign_2 : 5
		sel_tmp6_i1 : 4
		sel_tmp7_i1 : 5
		tmp_19 : 5
		tmp_21 : 3
		tmp_22 : 3
		tmp_23 : 6
		tmp_24 : 7
		tmp_25 : 8
		y_1 : 2
		tmp_27 : 3
		rev : 4
		tmp_i2 : 3
		or_cond_i2 : 4
		tmp_29 : 3
		tmp_30 : 3
		p_assign_3 : 2
		p_p2_i1 : 4
		tmp_31 : 5
		tmp_3_i2 : 5
		p_assign_1_cast_i : 6
		sel_tmp_i2 : 7
		tmp_i2_not : 4
		sel_tmp6_i2 : 4
		sel_tmp7_i2 : 6
		tmp_32 : 5
		y_1_1 : 2
		tmp_33 : 3
		rev1 : 4
		tmp_i3 : 3
		or_cond_i3 : 4
		tmp_34 : 3
		tmp_35 : 3
		p_assign_4 : 2
		p_p2_i2 : 4
		tmp_36 : 5
		tmp_3_i3 : 5
		p_assign_1_cast_i1 : 6
		tmp_i3_not : 4
		sel_tmp6_i3 : 4
		sel_tmp7_i3 : 6
		newSel : 7
		brmerge : 5
	State 3
		sel_tmp1 : 1
		locy_1_t : 1
		sel_tmp3 : 1
		sel_tmp5 : 2
		locy_2_t : 1
	State 4
		tmp_21_cast : 1
		tmp_8 : 1
		j_V : 1
		stg_145 : 2
		tmp_37 : 1
		icmp1 : 2
		or_cond219_i : 3
		ImagLoc_x : 2
		tmp_38 : 3
		tmp_39 : 3
		rev2 : 4
		tmp_i : 3
		or_cond_i1 : 4
		tmp_40 : 3
		p_assign : 2
		p_p2_i : 4
		tmp_3_i : 5
		tmp_i_not : 4
		sel_tmp6_i : 4
		sel_tmp7_i : 6
		tmp_17 : 1
		tmp_18 : 3
		or_cond7 : 4
		stg_168 : 4
		stg_169 : 4
		stg_170 : 4
		tmp_20 : 3
		stg_172 : 4
		col_assign : 4
		stg_174 : 5
	State 5
		p_p2_cast1_i_cast : 1
		p_assign_1 : 2
		sel_tmp_i : 3
		p_assign_2_i : 4
		x : 5
		tmp_41 : 5
		tmp_13 : 6
		k_buf_0_val_0_addr : 7
		right_border_buf_0_val_2_0 : 8
		k_buf_0_val_1_addr : 7
		right_border_buf_0_val_1_0 : 8
		k_buf_0_val_2_addr : 7
		src_kernel_win_0_val_2_0 : 8
		col_assign_2 : 6
	State 6
		stg_208 : 1
		sel_tmp9 : 1
		src_kernel_win_0_val_0_0 : 2
		sel_tmp4 : 1
		src_kernel_win_0_val_1_0 : 2
		stg_215 : 3
		stg_216 : 1
		stg_217 : 3
		stg_218 : 3
		stg_219 : 1
		stg_220 : 3
		stg_221 : 3
		stg_222 : 1
		stg_223 : 3
		col_buf_0_val_0_0_2 : 1
		col_buf_0_val_0_0_9 : 2
		right_border_buf_0_val_1_2 : 1
		right_border_buf_0_val_1_2_11 : 2
		stg_238 : 3
		stg_239 : 1
		stg_240 : 3
		stg_242 : 3
		stg_243 : 1
		stg_244 : 3
		stg_246 : 3
		stg_247 : 1
		stg_248 : 3
		stg_249 : 1
		stg_250 : 1
		stg_251 : 1
		stg_252 : 1
		stg_254 : 1
		stg_256 : 1
		stg_261 : 1
		right_border_buf_0_val_1_2_3 : 1
		right_border_buf_0_val_1_2_4 : 2
		right_border_buf_0_val_1_2_5 : 1
		right_border_buf_0_val_1_2_6 : 2
		right_border_buf_0_val_1_2_8 : 1
		stg_269 : 1
		stg_271 : 3
		stg_272 : 3
		stg_273 : 2
		stg_274 : 1
		stg_276 : 3
		stg_277 : 3
		stg_278 : 2
		stg_279 : 1
		stg_281 : 3
		stg_282 : 3
		stg_283 : 2
		stg_284 : 1
		stg_286 : 1
		stg_287 : 1
		stg_291 : 1
		stg_292 : 1
		stg_293 : 1
	State 7
		OP1_V_0_cast : 1
		tmp_147_0_2_cast : 1
		p_Val2_3_0_2 : 2
		p_Val2_3_0_2_cast_cast : 3
		p_shl : 1
		p_shl_cast : 2
		p_Val2_s : 3
		tmp_147_1_cast : 4
		p_Val2_114_2 : 1
		tmp_147_1_cast_37 : 2
		OP1_V_2_cast : 1
		p_Val2_2 : 2
		tmp_147_2_cast : 3
		tmp_147_2_2_cast_cast : 1
		tmp25 : 5
		tmp26 : 4
		tmp132_cast : 5
		tmp27 : 6
		p_Val2_1 : 7
		isneg : 8
		p_Val2_3 : 8
		tmp_28 : 8
		not_i_i_i : 9
	State 8
		stg_334 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |              tmp_6_fu_475             |    0    |    13   |
|          |              tmp_7_fu_486             |    0    |    13   |
|          |              tmp_s_fu_498             |    0    |    14   |
|          |              icmp_fu_514              |    0    |    13   |
|          |             tmp_14_fu_520             |    0    |    14   |
|          |             tmp_i1_fu_546             |    0    |    14   |
|          |            tmp_3_i1_fu_559            |    0    |    13   |
|          |             tmp_i2_fu_633             |    0    |    14   |
|          |            tmp_3_i2_fu_674            |    0    |    14   |
|          |             tmp_i3_fu_734             |    0    |    14   |
|          |            tmp_3_i3_fu_775            |    0    |    14   |
|          |            sel_tmp8_fu_821            |    0    |    2    |
|          |            sel_tmp1_fu_825            |    0    |    2    |
|   icmp   |            sel_tmp3_fu_841            |    0    |    2    |
|          |            sel_tmp5_fu_846            |    0    |    2    |
|          |              tmp_8_fu_866             |    0    |    13   |
|          |              icmp1_fu_887             |    0    |    11   |
|          |              tmp_i_fu_922             |    0    |    14   |
|          |             tmp_3_i_fu_955            |    0    |    14   |
|          |             tmp_17_fu_978             |    0    |    13   |
|          |             tmp_18_fu_984             |    0    |    14   |
|          |             tmp_20_fu_995             |    0    |    14   |
|          |            sel_tmp_fu_1117            |    0    |    2    |
|          |            sel_tmp2_fu_1130           |    0    |    2    |
|          |            sel_tmp6_fu_1200           |    0    |    2    |
|          |            sel_tmp7_fu_1213           |    0    |    2    |
|          |           not_i_i_i_fu_1406           |    0    |    3    |
|----------|---------------------------------------|---------|---------|
|          |               p_i_fu_539              |    0    |    11   |
|          |             tmp_24_fu_597             |    0    |    2    |
|          |             tmp_25_fu_605             |    0    |    2    |
|          |             p_p2_i1_fu_662            |    0    |    12   |
|          |           sel_tmp_i2_fu_684           |    0    |    2    |
|          |             p_p2_i2_fu_763            |    0    |    12   |
|          |             newSel_fu_803             |    0    |    2    |
|          |          p_assign_2_i2_fu_831         |    0    |    2    |
|          |             newSel1_fu_852            |    0    |    2    |
|          |             p_p2_i_fu_947             |    0    |    12   |
|          |           sel_tmp_i_fu_1020           |    0    |    15   |
|          |          p_assign_2_i_fu_1027         |    0    |    15   |
|          |            sel_tmp9_fu_1068           |    0    |    8    |
|  select  |    src_kernel_win_0_val_0_0_fu_1075   |    0    |    8    |
|          |            sel_tmp4_fu_1083           |    0    |    8    |
|          |    src_kernel_win_0_val_1_0_fu_1090   |    0    |    8    |
|          |      col_buf_0_val_0_0_2_fu_1122      |    0    |    8    |
|          |      col_buf_0_val_0_0_9_fu_1135      |    0    |    8    |
|          |   right_border_buf_0_val_1_2_fu_1144  |    0    |    8    |
|          | right_border_buf_0_val_1_2_11_fu_1152 |    0    |    8    |
|          |  right_border_buf_0_val_1_2_3_fu_1205 |    0    |    8    |
|          |  right_border_buf_0_val_1_2_4_fu_1218 |    0    |    8    |
|          |  right_border_buf_0_val_1_2_5_fu_1227 |    0    |    8    |
|          |  right_border_buf_0_val_1_2_6_fu_1235 |    0    |    8    |
|          |  right_border_buf_0_val_1_2_8_fu_1244 |    0    |    8    |
|          |         p_mux_i_i_cast_fu_1434        |    0    |    8    |
|          |          p_Val2_s_39_fu_1447          |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |           heightloop_fu_367           |    0    |    11   |
|          |            widthloop_fu_373           |    0    |    11   |
|          |              tmp_4_fu_379             |    0    |    11   |
|          |               ref_fu_399              |    0    |    11   |
|          |             tmp_5_i_fu_423            |    0    |    12   |
|          |            tmp_5_i1_fu_447            |    0    |    12   |
|          |               i_V_fu_480              |    0    |    11   |
|          |            ImagLoc_y_fu_492           |    0    |    11   |
|    add   |               y_1_fu_613              |    0    |    11   |
|          |              y_1_1_fu_714             |    0    |    11   |
|          |               j_V_fu_871              |    0    |    11   |
|          |            ImagLoc_x_fu_898           |    0    |    11   |
|          |           col_assign_fu_1000          |    0    |    2    |
|          |          col_assign_2_fu_1049         |    0    |    2    |
|          |             tmp25_fu_1356             |    0    |   5.5   |
|          |             tmp26_fu_1362             |    0    |    9    |
|          |             tmp27_fu_1372             |    0    |    10   |
|          |            p_Val2_1_fu_1378           |    0    |   5.5   |
|----------|---------------------------------------|---------|---------|
|          |           p_assign_2_fu_564           |    0    |    13   |
|          |           p_assign_3_fu_656           |    0    |    11   |
|          |        p_assign_1_cast_i_fu_679       |    0    |    2    |
|          |           p_assign_4_fu_757           |    0    |    11   |
|          |       p_assign_1_cast_i1_fu_780       |    0    |    2    |
|          |             tmp_26_fu_817             |    0    |    2    |
|    sub   |            locy_1_t_fu_836            |    0    |    2    |
|          |            locy_2_t_fu_857            |    0    |    2    |
|          |            p_assign_fu_941            |    0    |    11   |
|          |           p_assign_1_fu_1015          |    0    |    14   |
|          |          p_Val2_3_0_2_fu_1294         |    0    |    8    |
|          |            p_Val2_s_fu_1316           |    0    |    9    |
|          |            p_Val2_2_fu_1342           |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |         p_neg226_i_cast_fu_393        |    0    |    2    |
|          |            tmp_5_i2_fu_465            |    0    |    2    |
|          |           sel_tmp6_i1_fu_569          |    0    |    1    |
|          |               rev_fu_627              |    0    |    1    |
|    xor   |           tmp_i2_not_fu_692           |    0    |    1    |
|          |              rev1_fu_728              |    0    |    1    |
|          |           tmp_i3_not_fu_785           |    0    |    1    |
|          |              rev2_fu_916              |    0    |    1    |
|          |            tmp_i_not_fu_960           |    0    |    1    |
|          |            tmp_i_i_fu_1424            |    0    |    1    |
|----------|---------------------------------------|---------|---------|
|          |            or_cond6_fu_525            |    0    |    1    |
|          |           sel_tmp7_i1_fu_575          |    0    |    1    |
|          |           or_cond_i2_fu_638           |    0    |    1    |
|          |           sel_tmp7_i2_fu_704          |    0    |    1    |
|          |           or_cond_i3_fu_739           |    0    |    1    |
|    and   |           sel_tmp7_i3_fu_797          |    0    |    1    |
|          |          or_cond219_i_fu_893          |    0    |    1    |
|          |           or_cond_i1_fu_927           |    0    |    1    |
|          |           sel_tmp7_i_fu_972           |    0    |    1    |
|          |            or_cond7_fu_989            |    0    |    1    |
|          |            overflow_fu_1429           |    0    |    1    |
|----------|---------------------------------------|---------|---------|
|          |           sel_tmp6_i2_fu_698          |    0    |    1    |
|          |           sel_tmp6_i3_fu_791          |    0    |    1    |
|    or    |             brmerge_fu_811            |    0    |    1    |
|          |           sel_tmp6_i_fu_966           |    0    |    1    |
|          |           tmp_i_i_38_fu_1442          |    0    |    1    |
|----------|---------------------------------------|---------|---------|
|          |    p_src_cols_V_read_1_read_fu_214    |    0    |    0    |
|   read   |    p_src_rows_V_read_1_read_fu_220    |    0    |    0    |
|          |           tmp_46_read_fu_226          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |          stg_334_write_fu_232         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_1_fu_359             |    0    |    0    |
|          |              tmp_2_fu_363             |    0    |    0    |
|          |              tmp_3_fu_389             |    0    |    0    |
|          |             tmp_11_fu_453             |    0    |    0    |
|          |             tmp_16_fu_551             |    0    |    0    |
|          |             tmp_19_fu_581             |    0    |    0    |
|          |             tmp_21_fu_585             |    0    |    0    |
|          |             tmp_22_fu_589             |    0    |    0    |
|   trunc  |             tmp_23_fu_593             |    0    |    0    |
|          |             tmp_29_fu_644             |    0    |    0    |
|          |             tmp_31_fu_670             |    0    |    0    |
|          |             tmp_32_fu_710             |    0    |    0    |
|          |             tmp_34_fu_745             |    0    |    0    |
|          |             tmp_36_fu_771             |    0    |    0    |
|          |             tmp_38_fu_904             |    0    |    0    |
|          |             tmp_41_fu_1038            |    0    |    0    |
|          |            p_Val2_3_fu_1392           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           tmp_17_cast_fu_385          |    0    |    0    |
|          |            ref_cast_fu_405            |    0    |    0    |
|          |        len_cast4_i_cast_fu_409        |    0    |    0    |
|          |        tmp_4_cast_i_cast_fu_419       |    0    |    0    |
|          |       len_cast4_i30_cast_fu_433       |    0    |    0    |
|          |       tmp_4_cast_i46_cast_fu_443      |    0    |    0    |
|          |           tmp_18_cast_fu_471          |    0    |    0    |
|          |       p_p2_cast1_i40_cast_fu_555      |    0    |    0    |
|   zext   |           tmp_21_cast_fu_862          |    0    |    0    |
|          |       p_p2_cast1_i_cast_fu_1011       |    0    |    0    |
|          |             tmp_13_fu_1042            |    0    |    0    |
|          |          OP1_V_0_cast_fu_1286         |    0    |    0    |
|          |        tmp_147_0_2_cast_fu_1290       |    0    |    0    |
|          |           p_shl_cast_fu_1312          |    0    |    0    |
|          |       tmp_147_1_cast_37_fu_1334       |    0    |    0    |
|          |          OP1_V_2_cast_fu_1338         |    0    |    0    |
|          |     tmp_147_2_2_cast_cast_fu_1352     |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|    shl   |              tmp_5_fu_413             |    0    |    0    |
|          |             tmp_10_fu_437             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |          tmp_5_cast_i_fu_429          |    0    |    0    |
|          |         p_cast_i_cast_fu_1005         |    0    |    0    |
|          |          p_p2_i_cast_fu_1008          |    0    |    0    |
|   sext   |               x_fu_1034               |    0    |    0    |
|          |     p_Val2_3_0_2_cast_cast_fu_1300    |    0    |    0    |
|          |         tmp_147_1_cast_fu_1322        |    0    |    0    |
|          |         tmp_147_2_cast_fu_1348        |    0    |    0    |
|          |          tmp132_cast_fu_1368          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            tmp_4_i2_fu_457            |    0    |    0    |
|bitconcatenate|             p_shl_fu_1304             |    0    |    0    |
|          |          p_Val2_114_2_fu_1326         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_12_fu_504             |    0    |    0    |
|partselect|             tmp_37_fu_877             |    0    |    0    |
|          |             tmp_28_fu_1396            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |             tmp_15_fu_531             |    0    |    0    |
|          |             tmp_27_fu_619             |    0    |    0    |
|          |             tmp_30_fu_648             |    0    |    0    |
| bitselect|             tmp_33_fu_720             |    0    |    0    |
|          |             tmp_35_fu_749             |    0    |    0    |
|          |             tmp_39_fu_908             |    0    |    0    |
|          |             tmp_40_fu_933             |    0    |    0    |
|          |             isneg_fu_1384             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   762   |
|----------|---------------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_0|    1   |    0   |    0   |
|k_buf_0_val_1|    1   |    0   |    0   |
|k_buf_0_val_2|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          ImagLoc_x_reg_1741         |   12   |
|           brmerge_reg_1700          |    1   |
|        col_assign_2_reg_1801        |    2   |
|         col_assign_reg_1777         |    2   |
|     col_buf_0_val_0_0_3_reg_1470    |    8   |
|     col_buf_0_val_0_0_5_reg_1503    |    8   |
|     col_buf_0_val_0_0_6_reg_1515    |    8   |
|      col_buf_0_val_0_0_reg_1562     |    8   |
|         heightloop_reg_1572         |   11   |
|             i_V_reg_1637            |   11   |
|            isneg_reg_1822           |    1   |
|             j_V_reg_1732            |   11   |
|     k_buf_0_val_0_addr_reg_1783     |   11   |
|     k_buf_0_val_1_addr_reg_1789     |   11   |
|     k_buf_0_val_2_addr_reg_1795     |   11   |
|     len_cast4_i30_cast_reg_1614     |   12   |
|      len_cast4_i_cast_reg_1603      |   12   |
|          locy_2_t_reg_1724          |    2   |
|           newSel_reg_1695           |    2   |
|          not_i_i_i_reg_1833         |    1   |
|        or_cond219_i_reg_1737        |    1   |
|          or_cond7_reg_1769          |    1   |
|         or_cond_i1_reg_1746         |    1   |
|          p_012_0_i_reg_284          |   11   |
|          p_025_0_i_reg_295          |   11   |
|          p_Val2_3_reg_1828          |    8   |
|       p_neg226_i_cast_reg_1587      |    2   |
|           p_p2_i_reg_1755           |   12   |
|     p_src_cols_V_read_1_reg_1539    |   12   |
|          ref_cast_reg_1598          |   12   |
|             ref_reg_1593            |   11   |
| right_border_buf_0_val_0_0_reg_1544 |    8   |
| right_border_buf_0_val_0_1_reg_1550 |    8   |
| right_border_buf_0_val_0_2_reg_1556 |    8   |
|right_border_buf_0_val_1_2_1_reg_1521|    8   |
|right_border_buf_0_val_1_2_2_reg_1527|    8   |
|right_border_buf_0_val_1_2_7_reg_1533|    8   |
|          sel_tmp1_reg_1709          |    1   |
|          sel_tmp3_reg_1714          |    1   |
|          sel_tmp5_reg_1719          |    1   |
|         sel_tmp7_i2_reg_1673        |    1   |
|         sel_tmp7_i3_reg_1690        |    1   |
|         sel_tmp7_i_reg_1760         |    1   |
|          sel_tmp8_reg_1704          |    1   |
|         sel_tmp_i2_reg_1668         |    2   |
| src_kernel_win_0_val_0_1_6_reg_1807 |    8   |
|  src_kernel_win_0_val_0_1_reg_1455  |    8   |
|  src_kernel_win_0_val_0_2_reg_1464  |    8   |
| src_kernel_win_0_val_1_1_6_reg_1817 |    8   |
|  src_kernel_win_0_val_1_1_reg_1488  |    8   |
|  src_kernel_win_0_val_1_2_reg_1497  |    8   |
| src_kernel_win_0_val_2_1_9_reg_1812 |    8   |
|  src_kernel_win_0_val_2_1_reg_1476  |    8   |
|  src_kernel_win_0_val_2_2_reg_1509  |    8   |
|           tmp_15_reg_1647           |    1   |
|         tmp_17_cast_reg_1582        |   12   |
|           tmp_18_reg_1765           |    1   |
|           tmp_19_reg_1651           |    2   |
|            tmp_1_reg_1567           |   11   |
|           tmp_20_reg_1773           |    1   |
|           tmp_25_reg_1657           |    2   |
|           tmp_31_reg_1663           |    2   |
|           tmp_32_reg_1678           |    2   |
|           tmp_36_reg_1685           |    2   |
|           tmp_40_reg_1751           |    1   |
|        tmp_5_cast_i_reg_1609        |   15   |
|          tmp_5_i1_reg_1623          |   13   |
|          tmp_5_i2_reg_1628          |    2   |
|            tmp_7_reg_1642           |    1   |
|            tmp_8_reg_1728           |    1   |
|          widthloop_reg_1577         |   11   |
+-------------------------------------+--------+
|                Total                |   436  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_256 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_267 |  p0  |   2  |  11  |   22   ||    11   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  4.713  ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   762  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   33   |
|  Register |    -   |    -   |   436  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   436  |   795  |
+-----------+--------+--------+--------+--------+
