$version Generated by VerilatedVcd $end
$date Tue Oct 13 13:06:31 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 $ D $end
  $var wire  1 % Q $end
  $var wire  1 & Qn $end
  $var wire  1 # clk $end
  $scope module dlatch $end
   $var wire  1 $ D $end
   $var wire  1 % Q $end
   $var wire  1 & Qn $end
   $var wire  1 # clk $end
  $upscope $end
 $upscope $end
$enddefinitions $end


