Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 17:59:57 2022
| Host         : life running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file single_timing_summary_routed.rpt -pb single_timing_summary_routed.pb -rpx single_timing_summary_routed.rpx -warn_on_violation
| Design       : single
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpuex/PCin_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/cuex/ALUOp_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/cuex/ALUOp_reg[1]/Q (HIGH)

 There are 432 register/latch pins with no clock driven by root clock pin: pduex/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3371 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.656        0.000                      0                   25        0.152        0.000                      0                   25        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.656        0.000                      0                   25        0.152        0.000                      0                   25        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.573 r  pduex/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.573    pduex/cnt_reg[16]_i_1_n_7
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[17]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y108        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 pduex/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.827%)  route 1.666ns (74.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.634     5.237    pduex/CLK
    SLICE_X49Y95         FDRE                                         r  pduex/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 f  pduex/step_2r_reg/Q
                         net (fo=3, routed)           1.022     6.715    pduex/step_2r
    SLICE_X50Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.839 r  pduex/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.644     7.482    pduex/clk_cpu_r_i_1_n_1
    SLICE_X50Y95         FDCE                                         r  pduex/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.934    pduex/CLK
    SLICE_X50Y95         FDCE                                         r  pduex/clk_cpu_r_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)       -0.016    15.141    pduex/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.552 r  pduex/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.552    pduex/cnt_reg[16]_i_1_n_5
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[19]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y108        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 pduex/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.940ns (41.758%)  route 1.311ns (58.242%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.634     5.237    pduex/CLK
    SLICE_X49Y95         FDRE                                         r  pduex/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  pduex/step_2r_reg/Q
                         net (fo=3, routed)           1.022     6.715    pduex/step_2r
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.153     6.868 f  pduex/check_r[1]_i_2/O
                         net (fo=1, routed)           0.289     7.157    pduex/check_r[1]_i_2_n_1
    SLICE_X50Y95         LUT5 (Prop_lut5_I3_O)        0.331     7.488 r  pduex/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.488    pduex/check_r[1]_i_1_n_1
    SLICE_X50Y95         FDCE                                         r  pduex/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.934    pduex/CLK
    SLICE_X50Y95         FDCE                                         r  pduex/check_r_reg[1]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.081    15.238    pduex/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.478 r  pduex/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.478    pduex/cnt_reg[16]_i_1_n_6
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[18]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y108        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  pduex/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    pduex/cnt_reg[12]_i_1_n_1
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.462 r  pduex/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.462    pduex/cnt_reg[16]_i_1_n_8
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y108        FDCE                                         r  pduex/cnt_reg[16]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y108        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.459 r  pduex/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.459    pduex/cnt_reg[12]_i_1_n_7
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[13]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y107        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.438 r  pduex/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.438    pduex/cnt_reg[12]_i_1_n_5
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[15]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y107        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.364 r  pduex/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.364    pduex/cnt_reg[12]_i_1_n_6
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[14]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y107        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 pduex/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.626     5.228    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     5.684 r  pduex/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    pduex/cnt_reg_n_1_[1]
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  pduex/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    pduex/cnt_reg[0]_i_1_n_1
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  pduex/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    pduex/cnt_reg[4]_i_1_n_1
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  pduex/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    pduex/cnt_reg[8]_i_1_n_1
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.348 r  pduex/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.348    pduex/cnt_reg[12]_i_1_n_8
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.926    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[12]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y107        FDCE (Setup_fdce_C_D)        0.062    15.229    pduex/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  7.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pduex/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.484    pduex/CLK
    SLICE_X51Y95         FDRE                                         r  pduex/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pduex/valid_2r_reg/Q
                         net (fo=2, routed)           0.099     1.725    pduex/valid_2r
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  pduex/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.770    pduex/check_r[0]_i_1_n_1
    SLICE_X50Y95         FDCE                                         r  pduex/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     2.000    pduex/CLK
    SLICE_X50Y95         FDCE                                         r  pduex/check_r_reg[0]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.120     1.617    pduex/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.788%)  route 0.203ns (52.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.567     1.486    pduex/CLK
    SLICE_X49Y97         FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.203     1.831    pduex/valid_r
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  pduex/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    pduex/check_r[1]_i_1_n_1
    SLICE_X50Y95         FDCE                                         r  pduex/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     2.000    pduex/CLK
    SLICE_X50Y95         FDCE                                         r  pduex/check_r_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.121     1.641    pduex/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pduex/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.567     1.486    pduex/CLK
    SLICE_X49Y97         FDRE                                         r  pduex/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pduex/step_r_reg/Q
                         net (fo=4, routed)           0.187     1.814    pduex/step_r
    SLICE_X49Y95         FDRE                                         r  pduex/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     2.002    pduex/CLK
    SLICE_X49Y95         FDRE                                         r  pduex/step_2r_reg/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.070     1.571    pduex/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.484    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pduex/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.747    pduex/cnt_reg_n_1_[14]
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  pduex/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    pduex/cnt_reg[12]_i_1_n_6
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     2.000    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X28Y107        FDCE (Hold_fdce_C_D)         0.105     1.589    pduex/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    pduex/CLK
    SLICE_X28Y106        FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  pduex/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    pduex/cnt_reg[8]_i_1_n_6
    SLICE_X28Y106        FDCE                                         r  pduex/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     2.001    pduex/CLK
    SLICE_X28Y106        FDCE                                         r  pduex/cnt_reg[10]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y106        FDCE (Hold_fdce_C_D)         0.105     1.590    pduex/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    pduex/CLK
    SLICE_X28Y105        FDCE                                         r  pduex/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pduex/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.748    pduex/cnt_reg_n_1_[6]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  pduex/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    pduex/cnt_reg[4]_i_1_n_6
    SLICE_X28Y105        FDCE                                         r  pduex/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     2.001    pduex/CLK
    SLICE_X28Y105        FDCE                                         r  pduex/cnt_reg[6]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y105        FDCE (Hold_fdce_C_D)         0.105     1.590    pduex/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.484    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pduex/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.747    pduex/cnt_reg_n_1_[14]
    SLICE_X28Y107        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  pduex/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    pduex/cnt_reg[12]_i_1_n_5
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     2.000    pduex/CLK
    SLICE_X28Y107        FDCE                                         r  pduex/cnt_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X28Y107        FDCE (Hold_fdce_C_D)         0.105     1.589    pduex/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    pduex/CLK
    SLICE_X28Y106        FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    pduex/cnt_reg_n_1_[10]
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  pduex/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    pduex/cnt_reg[8]_i_1_n_5
    SLICE_X28Y106        FDCE                                         r  pduex/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     2.001    pduex/CLK
    SLICE_X28Y106        FDCE                                         r  pduex/cnt_reg[11]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y106        FDCE (Hold_fdce_C_D)         0.105     1.590    pduex/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    pduex/CLK
    SLICE_X28Y105        FDCE                                         r  pduex/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pduex/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.748    pduex/cnt_reg_n_1_[6]
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  pduex/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    pduex/cnt_reg[4]_i_1_n_5
    SLICE_X28Y105        FDCE                                         r  pduex/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     2.001    pduex/CLK
    SLICE_X28Y105        FDCE                                         r  pduex/cnt_reg[7]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y105        FDCE (Hold_fdce_C_D)         0.105     1.590    pduex/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.485    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.141     1.626 f  pduex/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.799    pduex/cnt_reg_n_1_[0]
    SLICE_X28Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  pduex/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.844    pduex/cnt[0]_i_2_n_1
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  pduex/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    pduex/cnt_reg[0]_i_1_n_8
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     2.001    pduex/CLK
    SLICE_X28Y104        FDCE                                         r  pduex/cnt_reg[0]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X28Y104        FDCE (Hold_fdce_C_D)         0.105     1.590    pduex/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y107   pduex/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y107   pduex/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y107   pduex/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y108   pduex/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y108   pduex/cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y108   pduex/cnt_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y108   pduex/cnt_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y104   pduex/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y104   pduex/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   pduex/out1_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y102   pduex/out1_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y102   pduex/out1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y111   pduex/out1_r_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y111   pduex/out1_r_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   pduex/out1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y112   pduex/out1_r_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y112   pduex/out1_r_reg[31]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   pduex/out1_r_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   pduex/out1_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y107   pduex/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y107   pduex/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y107   pduex/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y108   pduex/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y108   pduex/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y108   pduex/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y108   pduex/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y113   pduex/in_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y113   pduex/in_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y113   pduex/in_r_reg[3]/C



