/*
 * Author: Lv Zheng <lv.zheng@hxt-semitech.com>
 */
#ifndef __JEP106_H_INCLUDE__
#define __JEP106_H_INCLUDE__

/* bank 1: continuation code 0 */
#define JEP106_IDENT_AMD		0x01
#define JEP106_IDENT_AMI		0x02
#define JEP106_IDENT_INTEL		0x09
#define JEP106_IDENT_FREESCALE		0x0D
#define JEP106_IDENT_NEC		0x10
#define JEP106_IDENT_NXP		0x15
#define JEP106_IDENT_TI			0x97
#define JEP106_IDENT_ATMEL		0x1F
#define JEP106_IDENT_ST			0x20
#define JEP106_IDENT_IBM		0xA4
#define JEP106_IDENT_MICROCHIP		0x29
#define JEP106_IDENT_CYPRESS		0x34
#define JEP106_IDENT_DEC		0xB5
#define JEP106_IDENT_HONEYWELL		0xBC
#define JEP106_IDENT_APPLE		0xC8
#define JEP106_IDENT_SAMSUNG		0xCE
#define JEP106_IDENT_HP			0x54
#define JEP106_IDENT_AD			0xE5
#define JEP106_IDENT_QUALCOMM		0x70
#define JEP106_IDENT_SONY		0xF1

/* bank 2: continuation code 1 */
#define JEP106_IDENT_3COM		0xFE

/* bank 3: continuation code 2 */
#define JEP106_IDENT_ALPHA		0x20
#define JEP106_IDENT_MIPS		0xA7

/* bank 4: continuation code 3 */
#define JEP106_IDENT_MARVELL		0xE9
#define JEP106_IDENT_NVIDIA		0x6B

/* bank 5: continuation code 4 */
#define JEP106_IDENT_ARM		0x3B

/* bank 8: continuation code 7 */
#define JEP106_IDENT_HISILICON		0xB6

/* bank 9: continuation code 8 */
#define JEP106_IDENT_REALTEK		0x79

/* bank 10: continuation code 9 */
#define JEP106_IDENT_HXT		0x26

#endif /* __JEP106_H_INCLUDE__ */
