/*
 * Copyright (c) 2021-2022 Amlogic, Inc. All rights reserved.
 *
 * SPDX-License-Identifier: MIT
 */

#ifndef __HWSPINLOCK_CONFIG__
#define __HWSPINLOCK_CONFIG__

#define HWSPINLOCK_MAX_CPUS	1
#define HWSPINLOCK_NUMS		32

#define HWSPINLOCK_ID0	0x0
#define HWSPINLOCK_ID1	0x1
#define HWSPINLOCK_ID2	0x2
#define HWSPINLOCK_ID3	0x3
#define HWSPINLOCK_ID4	0x4
#define HWSPINLOCK_ID5	0x5
#define HWSPINLOCK_ID6	0x6
#define HWSPINLOCK_ID7	0x7
#define HWSPINLOCK_ID8	0x8
#define HWSPINLOCK_ID9	0x9
#define HWSPINLOCK_ID10	0xa
#define HWSPINLOCK_ID11	0xb
#define HWSPINLOCK_ID12	0xc
#define HWSPINLOCK_ID13	0xd
#define HWSPINLOCK_ID14	0xe
#define HWSPINLOCK_ID15	0xf

#endif
