module main (A, C, G, W);
	input C, G, W;
	output A;
	
	assign A = ((C|G|W)&(C|G|~W)&(C|~G|W)&(~C|G|W)&(~C|G|~W));

endmodule