<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CRC Data Types</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CRC Data Types<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_r_c.html">CRC</a><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_r_c.html">CRC</a> &raquo;  &#124; <a class="el" href="group___c_s_l___c_r_c___a_p_i.html">CRC (CRC)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6f0880155b752d7ecca5b70d8ef01481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f0880155b752d7ecca5b70d8ef01481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga6f0880155b752d7ecca5b70d8ef01481">CRC_CHANNEL_IRQSTATUS_RAW_MAIN_ALL</a></td></tr>
<tr class="memdesc:ga6f0880155b752d7ecca5b70d8ef01481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines mask for all the interrupts for a channel. <br /></td></tr>
<tr class="separator:ga6f0880155b752d7ecca5b70d8ef01481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ae14c7bf586f1da844ae3644ad88a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7ae14c7bf586f1da844ae3644ad88a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gab7ae14c7bf586f1da844ae3644ad88a5">CRC_PATTERN_COUNT_MAX</a>&#160;&#160;&#160;(0x000FFFFFU)</td></tr>
<tr class="memdesc:gab7ae14c7bf586f1da844ae3644ad88a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines maximum value of CRC Pattern Count. <br /></td></tr>
<tr class="separator:gab7ae14c7bf586f1da844ae3644ad88a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c3ca92f87e43eac13ed8b1a4d047e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55c3ca92f87e43eac13ed8b1a4d047e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga55c3ca92f87e43eac13ed8b1a4d047e5">CRC_SECTOR_COUNT_MAX</a>&#160;&#160;&#160;(0x0000FFFFU)</td></tr>
<tr class="memdesc:ga55c3ca92f87e43eac13ed8b1a4d047e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines maximum value of CRC Sector Count. <br /></td></tr>
<tr class="separator:ga55c3ca92f87e43eac13ed8b1a4d047e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf48a2ec41a1833daf437a5b5f418ce0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf48a2ec41a1833daf437a5b5f418ce0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gabf48a2ec41a1833daf437a5b5f418ce0">CRC_BCTOPLD_MAX</a>&#160;&#160;&#160;(0x00FFFFFFU)</td></tr>
<tr class="memdesc:gabf48a2ec41a1833daf437a5b5f418ce0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines maximum value of CRC Block Complete Timeout Counter Preload. <br /></td></tr>
<tr class="separator:gabf48a2ec41a1833daf437a5b5f418ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55e6a41e1f12e95078a3f5607efbb01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab55e6a41e1f12e95078a3f5607efbb01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gab55e6a41e1f12e95078a3f5607efbb01">CRC_WDTOPLD_MAX</a>&#160;&#160;&#160;(0x00FFFFFFU)</td></tr>
<tr class="memdesc:gab55e6a41e1f12e95078a3f5607efbb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines maximum value of CRC Watchdog Timeout Counter Preload. <br /></td></tr>
<tr class="separator:gab55e6a41e1f12e95078a3f5607efbb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9294997846b77e35c1b705b366b5f47c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9294997846b77e35c1b705b366b5f47c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga9294997846b77e35c1b705b366b5f47c">CRC_MAX_NUM_OF_CHANNELS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga9294997846b77e35c1b705b366b5f47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of channels supported in CRC. <br /></td></tr>
<tr class="separator:ga9294997846b77e35c1b705b366b5f47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CRC Operation Mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb2a01012fa5157a62a00e94962a28fd1"></a><a class="anchor" id="crcOperationMode_t"></a></p>
</td></tr>
<tr class="memitem:ga5450d088cdc236ce3aea07bf37464502"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5450d088cdc236ce3aea07bf37464502"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga5450d088cdc236ce3aea07bf37464502">crcOperationMode_t</a></td></tr>
<tr class="memdesc:ga5450d088cdc236ce3aea07bf37464502"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC operation mode supported. CRC can either operate in Semi-CPU, Full-CPU or Auto mode. <br /></td></tr>
<tr class="separator:ga5450d088cdc236ce3aea07bf37464502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4ebfa5613df736539e437ee6a3e4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga6f4ebfa5613df736539e437ee6a3e4be">CRC_OPERATION_MODE_DATA</a>&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_DATA)</td></tr>
<tr class="separator:ga6f4ebfa5613df736539e437ee6a3e4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e286c4c4793e43acaf4982aa0d42dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gab5e286c4c4793e43acaf4982aa0d42dd">CRC_OPERATION_MODE_AUTO</a>&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_AUTO)</td></tr>
<tr class="separator:gab5e286c4c4793e43acaf4982aa0d42dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0797abc78201d0116cdeb089c23e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga0797abc78201d0116cdeb089c23e7c5f">CRC_OPERATION_MODE_SEMICPU</a>&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_SEMICPU)</td></tr>
<tr class="separator:ga0797abc78201d0116cdeb089c23e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f6f4cf60d54b5e3d5c3ae1d156c645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga92f6f4cf60d54b5e3d5c3ae1d156c645">CRC_OPERATION_MODE_FULLCPU</a>&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_FULLCPU)</td></tr>
<tr class="separator:ga92f6f4cf60d54b5e3d5c3ae1d156c645"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CRC channel</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf6f29114e1fee284f4fe3229285ed6f3"></a><a class="anchor" id="crcChannel_t"></a></p>
</td></tr>
<tr class="memitem:ga2a4441992bd1824965c309668ca0e4c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a4441992bd1824965c309668ca0e4c4"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga2a4441992bd1824965c309668ca0e4c4">crcChannel_t</a></td></tr>
<tr class="memdesc:ga2a4441992bd1824965c309668ca0e4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC channel supported. <br /></td></tr>
<tr class="separator:ga2a4441992bd1824965c309668ca0e4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d17d733014859dfc19819634448819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga57d17d733014859dfc19819634448819">CRC_CHANNEL_1</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga57d17d733014859dfc19819634448819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada53a26b1800997b1753800d68bf161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gada53a26b1800997b1753800d68bf161e">CRC_CHANNEL_2</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gada53a26b1800997b1753800d68bf161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf99faed433e1976bc5e7ad746c2ab26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gacf99faed433e1976bc5e7ad746c2ab26">CRC_CHANNEL_3</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:gacf99faed433e1976bc5e7ad746c2ab26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67803ecc33c7e440411cc02394329947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga67803ecc33c7e440411cc02394329947">CRC_CHANNEL_4</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga67803ecc33c7e440411cc02394329947"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CRC Interrupt Priority</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf1c286315e807301f081c0cde74d93e7"></a><a class="anchor" id="crcIntrPriority_t"></a></p>
<p>The offset for the highest pending priority interrupt. These interrupt offset returned in <a class="el" href="group___c_s_l___c_r_c___f_u_n_c_t_i_o_n.html#ga6123f3d71a683cc23a18264376007e63" title="This API is used to get the pending interrupt with highest priority. ">CRCGetHighestPriorityIntrStatus</a> function </p>
</td></tr>
<tr class="memitem:ga83b2e093a6aaef69c40bfe37eafb8d06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83b2e093a6aaef69c40bfe37eafb8d06"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga83b2e093a6aaef69c40bfe37eafb8d06">crcIntrPriority_t</a></td></tr>
<tr class="memdesc:ga83b2e093a6aaef69c40bfe37eafb8d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">The offset for the highest pending priority interrupt. These interrupt offset returned in <a class="el" href="group___c_s_l___c_r_c___f_u_n_c_t_i_o_n.html#ga6123f3d71a683cc23a18264376007e63" title="This API is used to get the pending interrupt with highest priority. ">CRCGetHighestPriorityIntrStatus</a> function. <br /></td></tr>
<tr class="separator:ga83b2e093a6aaef69c40bfe37eafb8d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bcff3b5fea0f76eaeea56f548fbacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gaf0bcff3b5fea0f76eaeea56f548fbacd">CRC_INTR_PRIORITY_CH1_FAIL</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaf0bcff3b5fea0f76eaeea56f548fbacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2525692c90dcfea6a66881deb820aea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga2525692c90dcfea6a66881deb820aea4">CRC_INTR_PRIORITY_CH2_FAIL</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga2525692c90dcfea6a66881deb820aea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eacfea38950745e1522de23b1c92c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga3eacfea38950745e1522de23b1c92c64">CRC_INTR_PRIORITY_CH3_FAIL</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga3eacfea38950745e1522de23b1c92c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33bf5e862f8bdf2d2e4e31987c4c178d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga33bf5e862f8bdf2d2e4e31987c4c178d">CRC_INTR_PRIORITY_CH4_FAIL</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga33bf5e862f8bdf2d2e4e31987c4c178d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a839205d2236bfa142c110ab9b5409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gab3a839205d2236bfa142c110ab9b5409">CRC_INTR_PRIORITY_CH1_COMPRESSION_DONE</a>&#160;&#160;&#160;(0x9U)</td></tr>
<tr class="separator:gab3a839205d2236bfa142c110ab9b5409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677df3a64eaf62d7c4040d1cf651e64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga677df3a64eaf62d7c4040d1cf651e64f">CRC_INTR_PRIORITY_CH2_COMPRESSION_DONE</a>&#160;&#160;&#160;(0xaU)</td></tr>
<tr class="separator:ga677df3a64eaf62d7c4040d1cf651e64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14040dec5bb9b03014563ae3d6e4080a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga14040dec5bb9b03014563ae3d6e4080a">CRC_INTR_PRIORITY_CH3_COMPRESSION_DONE</a>&#160;&#160;&#160;(0xbU)</td></tr>
<tr class="separator:ga14040dec5bb9b03014563ae3d6e4080a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562cea43e68304362372728dbe95620a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga562cea43e68304362372728dbe95620a">CRC_INTR_PRIORITY_CH4_COMPRESSION_DONE</a>&#160;&#160;&#160;(0xcU)</td></tr>
<tr class="separator:ga562cea43e68304362372728dbe95620a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3293b5a0b3d5146e0339ee9babfcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga0f3293b5a0b3d5146e0339ee9babfcf5">CRC_INTR_PRIORITY_CH1_OVERRUN</a>&#160;&#160;&#160;(0x11U)</td></tr>
<tr class="separator:ga0f3293b5a0b3d5146e0339ee9babfcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffeda058e94610c4f886ad7cbfe0861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gafffeda058e94610c4f886ad7cbfe0861">CRC_INTR_PRIORITY_CH2_OVERRUN</a>&#160;&#160;&#160;(0x12U)</td></tr>
<tr class="separator:gafffeda058e94610c4f886ad7cbfe0861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16b749610362595fa8b963ca8b807cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gaa16b749610362595fa8b963ca8b807cc">CRC_INTR_PRIORITY_CH3_OVERRUN</a>&#160;&#160;&#160;(0x13U)</td></tr>
<tr class="separator:gaa16b749610362595fa8b963ca8b807cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafc87754fdea64530113311667631d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gacafc87754fdea64530113311667631d5">CRC_INTR_PRIORITY_CH4_OVERRUN</a>&#160;&#160;&#160;(0x14U)</td></tr>
<tr class="separator:gacafc87754fdea64530113311667631d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e09e25bbf4d40e32a998cfb4722bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gac9e09e25bbf4d40e32a998cfb4722bfd">CRC_INTR_PRIORITY_CH1_UNDERRUN</a>&#160;&#160;&#160;(0x19U)</td></tr>
<tr class="separator:gac9e09e25bbf4d40e32a998cfb4722bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fb4690f9a275e87000027b84c25c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga84fb4690f9a275e87000027b84c25c31">CRC_INTR_PRIORITY_CH2_UNDERRUN</a>&#160;&#160;&#160;(0x1aU)</td></tr>
<tr class="separator:ga84fb4690f9a275e87000027b84c25c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5670f8c4a63d2ec6fe23f60735b703af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga5670f8c4a63d2ec6fe23f60735b703af">CRC_INTR_PRIORITY_CH3_UNDERRUN</a>&#160;&#160;&#160;(0x1bU)</td></tr>
<tr class="separator:ga5670f8c4a63d2ec6fe23f60735b703af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b62771edeb9db949205a53b411df4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gab0b62771edeb9db949205a53b411df4b">CRC_INTR_PRIORITY_CH4_UNDERRUN</a>&#160;&#160;&#160;(0x1cU)</td></tr>
<tr class="separator:gab0b62771edeb9db949205a53b411df4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a57f7a4d78ac95d0e264b7481d00e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga97a57f7a4d78ac95d0e264b7481d00e0">CRC_INTR_PRIORITY_CH1_TIMEOUT</a>&#160;&#160;&#160;(0x21U)</td></tr>
<tr class="separator:ga97a57f7a4d78ac95d0e264b7481d00e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3896c33b797ebb126fcc5fb32537ab4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga3896c33b797ebb126fcc5fb32537ab4d">CRC_INTR_PRIORITY_CH2_TIMEOUT</a>&#160;&#160;&#160;(0x22U)</td></tr>
<tr class="separator:ga3896c33b797ebb126fcc5fb32537ab4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cfd57c7d710e3c99a757c35c4d4d670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga8cfd57c7d710e3c99a757c35c4d4d670">CRC_INTR_PRIORITY_CH3_TIMEOUT</a>&#160;&#160;&#160;(0x23U)</td></tr>
<tr class="separator:ga8cfd57c7d710e3c99a757c35c4d4d670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc641c5c39d5208a42ac93fae9c5ce7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gafc641c5c39d5208a42ac93fae9c5ce7f">CRC_INTR_PRIORITY_CH4_TIMEOUT</a>&#160;&#160;&#160;(0x24U)</td></tr>
<tr class="separator:gafc641c5c39d5208a42ac93fae9c5ce7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CRC data bus type mask</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf8c58f6eca4ebc7dac5dd944c8d8c4bc"></a><a class="anchor" id="crcDataBusMask_t"></a></p>
</td></tr>
<tr class="memitem:gab153b03e11b59b1219a3fb386950f956"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab153b03e11b59b1219a3fb386950f956"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gab153b03e11b59b1219a3fb386950f956">crcDataBusMask_t</a></td></tr>
<tr class="memdesc:gab153b03e11b59b1219a3fb386950f956"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC data bus type mask selected for tracing control. <br /></td></tr>
<tr class="separator:gab153b03e11b59b1219a3fb386950f956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf3d171b97f5397cee67ce65f7d4d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#gabaf3d171b97f5397cee67ce65f7d4d58">CRC_DATA_BUS_ITCM_MASK</a>&#160;&#160;&#160;(CRC_MCRC_BUS_SEL_ITC_MEN_MASK)</td></tr>
<tr class="separator:gabaf3d171b97f5397cee67ce65f7d4d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9cfb967ca6abb83ed0d198714f858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga5f9cfb967ca6abb83ed0d198714f858d">CRC_DATA_BUS_DTCM_MASK</a>&#160;&#160;&#160;(CRC_MCRC_BUS_SEL_DTC_MEN_MASK)</td></tr>
<tr class="separator:ga5f9cfb967ca6abb83ed0d198714f858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee7dc798976b6b7774a4cdadf754439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga3ee7dc798976b6b7774a4cdadf754439">CRC_DATA_BUS_VBUSM_MASK</a>&#160;&#160;&#160;(CRC_MCRC_BUS_SEL_MEN_MASK)</td></tr>
<tr class="separator:ga3ee7dc798976b6b7774a4cdadf754439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784f7761d61e028a55685737e99ec095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___c_r_c___d_a_t_a_t_y_p_e.html#ga784f7761d61e028a55685737e99ec095">CRC_DATA_BUS_MASK_ALL</a></td></tr>
<tr class="separator:ga784f7761d61e028a55685737e99ec095"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>===========================================================================</p>
<hr/>
 <h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga57d17d733014859dfc19819634448819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CHANNEL_1&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select channel 1 for operation </p>

</div>
</div>
<a class="anchor" id="gada53a26b1800997b1753800d68bf161e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CHANNEL_2&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select channel 2 for operation </p>

</div>
</div>
<a class="anchor" id="gacf99faed433e1976bc5e7ad746c2ab26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CHANNEL_3&#160;&#160;&#160;(0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select channel 3 for operation </p>

</div>
</div>
<a class="anchor" id="ga67803ecc33c7e440411cc02394329947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_CHANNEL_4&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select channel 4 for operation </p>

</div>
</div>
<a class="anchor" id="ga5f9cfb967ca6abb83ed0d198714f858d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DATA_BUS_DTCM_MASK&#160;&#160;&#160;(CRC_MCRC_BUS_SEL_DTC_MEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select tracing control of data TCM </p>

</div>
</div>
<a class="anchor" id="gabaf3d171b97f5397cee67ce65f7d4d58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DATA_BUS_ITCM_MASK&#160;&#160;&#160;(CRC_MCRC_BUS_SEL_ITC_MEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select tracing control of instruction TCM </p>

</div>
</div>
<a class="anchor" id="ga784f7761d61e028a55685737e99ec095"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DATA_BUS_MASK_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(CRC_MCRC_BUS_SEL_ITC_MEN_MASK | \</div>
<div class="line">                                    CRC_MCRC_BUS_SEL_DTC_MEN_MASK | \</div>
<div class="line">                                    CRC_MCRC_BUS_SEL_MEN_MASK)</div>
</div><!-- fragment --><p>Select tracing control of all data buses </p>

</div>
</div>
<a class="anchor" id="ga3ee7dc798976b6b7774a4cdadf754439"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_DATA_BUS_VBUSM_MASK&#160;&#160;&#160;(CRC_MCRC_BUS_SEL_MEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Select tracing control of VBUSM </p>

</div>
</div>
<a class="anchor" id="gab3a839205d2236bfa142c110ab9b5409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH1_COMPRESSION_DONE&#160;&#160;&#160;(0x9U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 compression done interrupt </p>

</div>
</div>
<a class="anchor" id="gaf0bcff3b5fea0f76eaeea56f548fbacd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH1_FAIL&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 fail interrupt </p>

</div>
</div>
<a class="anchor" id="ga0f3293b5a0b3d5146e0339ee9babfcf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH1_OVERRUN&#160;&#160;&#160;(0x11U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 overrun interrupt </p>

</div>
</div>
<a class="anchor" id="ga97a57f7a4d78ac95d0e264b7481d00e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH1_TIMEOUT&#160;&#160;&#160;(0x21U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 timeout interrupt </p>

</div>
</div>
<a class="anchor" id="gac9e09e25bbf4d40e32a998cfb4722bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH1_UNDERRUN&#160;&#160;&#160;(0x19U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 underrun interrupt </p>

</div>
</div>
<a class="anchor" id="ga677df3a64eaf62d7c4040d1cf651e64f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH2_COMPRESSION_DONE&#160;&#160;&#160;(0xaU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 2 compression done interrupt </p>

</div>
</div>
<a class="anchor" id="ga2525692c90dcfea6a66881deb820aea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH2_FAIL&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 fail interrupt </p>

</div>
</div>
<a class="anchor" id="gafffeda058e94610c4f886ad7cbfe0861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH2_OVERRUN&#160;&#160;&#160;(0x12U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 2 overrun interrupt </p>

</div>
</div>
<a class="anchor" id="ga3896c33b797ebb126fcc5fb32537ab4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH2_TIMEOUT&#160;&#160;&#160;(0x22U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 2 timeout interrupt </p>

</div>
</div>
<a class="anchor" id="ga84fb4690f9a275e87000027b84c25c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH2_UNDERRUN&#160;&#160;&#160;(0x1aU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 2 underrun interrupt </p>

</div>
</div>
<a class="anchor" id="ga14040dec5bb9b03014563ae3d6e4080a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH3_COMPRESSION_DONE&#160;&#160;&#160;(0xbU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 3 compression done interrupt </p>

</div>
</div>
<a class="anchor" id="ga3eacfea38950745e1522de23b1c92c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH3_FAIL&#160;&#160;&#160;(0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 1 fail interrupt </p>

</div>
</div>
<a class="anchor" id="gaa16b749610362595fa8b963ca8b807cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH3_OVERRUN&#160;&#160;&#160;(0x13U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 3 overrun interrupt </p>

</div>
</div>
<a class="anchor" id="ga8cfd57c7d710e3c99a757c35c4d4d670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH3_TIMEOUT&#160;&#160;&#160;(0x23U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 3 timeout interrupt </p>

</div>
</div>
<a class="anchor" id="ga5670f8c4a63d2ec6fe23f60735b703af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH3_UNDERRUN&#160;&#160;&#160;(0x1bU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 3 underrun interrupt </p>

</div>
</div>
<a class="anchor" id="ga562cea43e68304362372728dbe95620a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH4_COMPRESSION_DONE&#160;&#160;&#160;(0xcU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 4 compression done interrupt </p>

</div>
</div>
<a class="anchor" id="ga33bf5e862f8bdf2d2e4e31987c4c178d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH4_FAIL&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 4 fail interrupt </p>

</div>
</div>
<a class="anchor" id="gacafc87754fdea64530113311667631d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH4_OVERRUN&#160;&#160;&#160;(0x14U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 4 overrun interrupt </p>

</div>
</div>
<a class="anchor" id="gafc641c5c39d5208a42ac93fae9c5ce7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH4_TIMEOUT&#160;&#160;&#160;(0x24U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 4 timeout interrupt </p>

</div>
</div>
<a class="anchor" id="gab0b62771edeb9db949205a53b411df4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_INTR_PRIORITY_CH4_UNDERRUN&#160;&#160;&#160;(0x1cU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset return for channel 4 underrun interrupt </p>

</div>
</div>
<a class="anchor" id="gab5e286c4c4793e43acaf4982aa0d42dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_OPERATION_MODE_AUTO&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_AUTO)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure CRC operation mode to Auto </p>

</div>
</div>
<a class="anchor" id="ga6f4ebfa5613df736539e437ee6a3e4be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_OPERATION_MODE_DATA&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_DATA)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure CRC operation mode to Data Captures </p>

</div>
</div>
<a class="anchor" id="ga92f6f4cf60d54b5e3d5c3ae1d156c645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_OPERATION_MODE_FULLCPU&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_FULLCPU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure CRC operation mode to Full-CPU </p>

</div>
</div>
<a class="anchor" id="ga0797abc78201d0116cdeb089c23e7c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_OPERATION_MODE_SEMICPU&#160;&#160;&#160;(CRC_CTRL2_CH1_MODE_SEMICPU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure CRC operation mode to Semi-CPU </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
