
LineFollower.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a8  00800200  000012e8  0000137c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000012e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a7  008002a8  008002a8  00001424  2**0
                  ALLOC
  3 .stab         00000c9c  00000000  00000000  00001424  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001fe  00000000  00000000  000020c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  000022be  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000260  00000000  00000000  000022ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002050  00000000  00000000  0000254d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000d77  00000000  00000000  0000459d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000019c3  00000000  00000000  00005314  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000590  00000000  00000000  00006cd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000008fa  00000000  00000000  00007268  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001663  00000000  00000000  00007b62  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001c8  00000000  00000000  000091c5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	8f c0       	rjmp	.+286    	; 0x124 <__bad_interrupt>
       6:	00 00       	nop
       8:	8d c0       	rjmp	.+282    	; 0x124 <__bad_interrupt>
       a:	00 00       	nop
       c:	8b c0       	rjmp	.+278    	; 0x124 <__bad_interrupt>
       e:	00 00       	nop
      10:	89 c0       	rjmp	.+274    	; 0x124 <__bad_interrupt>
      12:	00 00       	nop
      14:	cd c1       	rjmp	.+922    	; 0x3b0 <__vector_5>
      16:	00 00       	nop
      18:	85 c0       	rjmp	.+266    	; 0x124 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	83 c0       	rjmp	.+262    	; 0x124 <__bad_interrupt>
      1e:	00 00       	nop
      20:	81 c0       	rjmp	.+258    	; 0x124 <__bad_interrupt>
      22:	00 00       	nop
      24:	7f c0       	rjmp	.+254    	; 0x124 <__bad_interrupt>
      26:	00 00       	nop
      28:	7d c0       	rjmp	.+250    	; 0x124 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7b c0       	rjmp	.+246    	; 0x124 <__bad_interrupt>
      2e:	00 00       	nop
      30:	79 c0       	rjmp	.+242    	; 0x124 <__bad_interrupt>
      32:	00 00       	nop
      34:	77 c0       	rjmp	.+238    	; 0x124 <__bad_interrupt>
      36:	00 00       	nop
      38:	75 c0       	rjmp	.+234    	; 0x124 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	9a c1       	rjmp	.+820    	; 0x372 <__vector_15>
      3e:	00 00       	nop
      40:	71 c0       	rjmp	.+226    	; 0x124 <__bad_interrupt>
      42:	00 00       	nop
      44:	6f c0       	rjmp	.+222    	; 0x124 <__bad_interrupt>
      46:	00 00       	nop
      48:	6d c0       	rjmp	.+218    	; 0x124 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6b c0       	rjmp	.+214    	; 0x124 <__bad_interrupt>
      4e:	00 00       	nop
      50:	69 c0       	rjmp	.+210    	; 0x124 <__bad_interrupt>
      52:	00 00       	nop
      54:	67 c0       	rjmp	.+206    	; 0x124 <__bad_interrupt>
      56:	00 00       	nop
      58:	65 c0       	rjmp	.+202    	; 0x124 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	63 c0       	rjmp	.+198    	; 0x124 <__bad_interrupt>
      5e:	00 00       	nop
      60:	61 c0       	rjmp	.+194    	; 0x124 <__bad_interrupt>
      62:	00 00       	nop
      64:	5f c0       	rjmp	.+190    	; 0x124 <__bad_interrupt>
      66:	00 00       	nop
      68:	5d c0       	rjmp	.+186    	; 0x124 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	5b c0       	rjmp	.+182    	; 0x124 <__bad_interrupt>
      6e:	00 00       	nop
      70:	59 c0       	rjmp	.+178    	; 0x124 <__bad_interrupt>
      72:	00 00       	nop
      74:	57 c0       	rjmp	.+174    	; 0x124 <__bad_interrupt>
      76:	00 00       	nop
      78:	55 c0       	rjmp	.+170    	; 0x124 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	53 c0       	rjmp	.+166    	; 0x124 <__bad_interrupt>
      7e:	00 00       	nop
      80:	51 c0       	rjmp	.+162    	; 0x124 <__bad_interrupt>
      82:	00 00       	nop
      84:	4f c0       	rjmp	.+158    	; 0x124 <__bad_interrupt>
      86:	00 00       	nop
      88:	4d c0       	rjmp	.+154    	; 0x124 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4b c0       	rjmp	.+150    	; 0x124 <__bad_interrupt>
      8e:	00 00       	nop
      90:	49 c0       	rjmp	.+146    	; 0x124 <__bad_interrupt>
      92:	00 00       	nop
      94:	47 c0       	rjmp	.+142    	; 0x124 <__bad_interrupt>
      96:	00 00       	nop
      98:	45 c0       	rjmp	.+138    	; 0x124 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	43 c0       	rjmp	.+134    	; 0x124 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	41 c0       	rjmp	.+130    	; 0x124 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	3f c0       	rjmp	.+126    	; 0x124 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3d c0       	rjmp	.+122    	; 0x124 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3b c0       	rjmp	.+118    	; 0x124 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	39 c0       	rjmp	.+114    	; 0x124 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	37 c0       	rjmp	.+110    	; 0x124 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	35 c0       	rjmp	.+106    	; 0x124 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	33 c0       	rjmp	.+102    	; 0x124 <__bad_interrupt>
      be:	00 00       	nop
      c0:	31 c0       	rjmp	.+98     	; 0x124 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	2f c0       	rjmp	.+94     	; 0x124 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2d c0       	rjmp	.+90     	; 0x124 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2b c0       	rjmp	.+86     	; 0x124 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	29 c0       	rjmp	.+82     	; 0x124 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	27 c0       	rjmp	.+78     	; 0x124 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	25 c0       	rjmp	.+74     	; 0x124 <__bad_interrupt>
      da:	00 00       	nop
      dc:	23 c0       	rjmp	.+70     	; 0x124 <__bad_interrupt>
      de:	00 00       	nop
      e0:	21 c0       	rjmp	.+66     	; 0x124 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e8 ee       	ldi	r30, 0xE8	; 232
      fc:	f2 e1       	ldi	r31, 0x12	; 18
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 3a       	cpi	r26, 0xA8	; 168
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	23 e0       	ldi	r18, 0x03	; 3
     110:	a8 ea       	ldi	r26, 0xA8	; 168
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	af 34       	cpi	r26, 0x4F	; 79
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	98 d1       	rcall	.+816    	; 0x450 <main>
     120:	0c 94 72 09 	jmp	0x12e4	; 0x12e4 <_exit>

00000124 <__bad_interrupt>:
     124:	6d cf       	rjmp	.-294    	; 0x0 <__vectors>

00000126 <initUSART>:
#define IRRight 1
#define IRMid 2


//Initialize USART, may only be used for debugging
void initUSART(){
     126:	cf 92       	push	r12
     128:	ef 92       	push	r14
     12a:	0f 93       	push	r16
	USARTInitSTDIO(0);
     12c:	80 e0       	ldi	r24, 0x00	; 0
     12e:	a7 d2       	rcall	.+1358   	; 0x67e <USARTInitSTDIO>
	USARTInit(0, 9600, 1, 0, 1, 0);
     130:	c1 2c       	mov	r12, r1
     132:	ee 24       	eor	r14, r14
     134:	e3 94       	inc	r14
     136:	00 e0       	ldi	r16, 0x00	; 0
     138:	21 e0       	ldi	r18, 0x01	; 1
     13a:	40 e8       	ldi	r20, 0x80	; 128
     13c:	55 e2       	ldi	r21, 0x25	; 37
     13e:	60 e0       	ldi	r22, 0x00	; 0
     140:	70 e0       	ldi	r23, 0x00	; 0
     142:	80 e0       	ldi	r24, 0x00	; 0
     144:	a4 d2       	rcall	.+1352   	; 0x68e <USARTInit>
}
     146:	0f 91       	pop	r16
     148:	ef 90       	pop	r14
     14a:	cf 90       	pop	r12
     14c:	08 95       	ret

0000014e <initNunchuck>:
//Initialize Nunchuck, uses external function for initialization
void initNunchuck(){
	wiinunchuck_init();	
     14e:	77 c5       	rjmp	.+2798   	; 0xc3e <wiinunchuck_init>
     150:	08 95       	ret

00000152 <initUltrasonic>:
}
void initUltrasonic(){
	//Init external Interrupt
	EICRB |= (1 << ISC40); //Any logical change on INT4 triggers interrupt
     152:	ea e6       	ldi	r30, 0x6A	; 106
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	80 81       	ld	r24, Z
     158:	81 60       	ori	r24, 0x01	; 1
     15a:	80 83       	st	Z, r24
	EIMSK |= (1 << INT4); //Enable INT4 = PE4 = Pin2
     15c:	ec 9a       	sbi	0x1d, 4	; 29
	//configure Pins used for ultrasonic sensor
	DDRA |=  (1 << trigger);
     15e:	08 9a       	sbi	0x01, 0	; 1
	DDRE &=~ (1 << echo);
     160:	6c 98       	cbi	0x0d, 4	; 13
	ultrasonic_working = 0;
     162:	10 92 ab 02 	sts	0x02AB, r1
     166:	10 92 aa 02 	sts	0x02AA, r1
     16a:	08 95       	ret

0000016c <initIRSensor>:
}
void initIRSensor(){
	//Referenzspannung wählen
	ADMUX = (1<<REFS0) | (1<<REFS1);	//2.56V
     16c:	80 ec       	ldi	r24, 0xC0	; 192
     16e:	80 93 7c 00 	sts	0x007C, r24
	//Standard single conversion
	//ADFR=1 damit dauerbetrieb
	
	//Vorteiler wählen, sodass Frequenz zwischen 50kHz-200kHz --> 128 --> 125kHz
	ADCSRA = (1<<ADPS0)| (1<<ADPS1) | (1<<ADPS2); //AnalogDigitalPreScalser = 128
     172:	ea e7       	ldi	r30, 0x7A	; 122
     174:	f0 e0       	ldi	r31, 0x00	; 0
     176:	87 e0       	ldi	r24, 0x07	; 7
     178:	80 83       	st	Z, r24
	
	//ADC aktivieren
	ADCSRA |= (1<<ADEN);
     17a:	80 81       	ld	r24, Z
     17c:	80 68       	ori	r24, 0x80	; 128
     17e:	80 83       	st	Z, r24
	
	ADCSRA |= (1<<ADSC);                  // eine ADC-Wandlung 
     180:	80 81       	ld	r24, Z
     182:	80 64       	ori	r24, 0x40	; 64
     184:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC) ) {}         // auf Abschluss der Konvertierung warten
     186:	80 81       	ld	r24, Z
     188:	86 fd       	sbrc	r24, 6
     18a:	fd cf       	rjmp	.-6      	; 0x186 <initIRSensor+0x1a>
	
	/* ADCW muss einmal gelesen werden, sonst wird Ergebnis der nächsten
     Wandlung nicht übernommen. */
	(void) ADCW;
     18c:	80 91 78 00 	lds	r24, 0x0078
     190:	90 91 79 00 	lds	r25, 0x0079
     194:	08 95       	ret

00000196 <initMotor>:
}

void initMotor(){
	// initialize timer0 in PWM mode
	TCCR0A |= (1<<WGM00)|(1<<COM0A1);
     196:	84 b5       	in	r24, 0x24	; 36
     198:	81 68       	ori	r24, 0x81	; 129
     19a:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1<<CS00);
     19c:	85 b5       	in	r24, 0x25	; 37
     19e:	81 60       	ori	r24, 0x01	; 1
     1a0:	85 bd       	out	0x25, r24	; 37
	
	// make sure to make OC0 pin  as output pin
	DDRB |= (1<<PB7);
     1a2:	27 9a       	sbi	0x04, 7	; 4
	
	//set motorIn as output
	DDRA |= (1<<motorIn1)|(1<<motorIn2);
     1a4:	81 b1       	in	r24, 0x01	; 1
     1a6:	84 61       	ori	r24, 0x14	; 20
     1a8:	81 b9       	out	0x01, r24	; 1
	
	OCR0A = 0; //duty cycle... 0 = 0% = 0V, 255 = 100% = 5V
     1aa:	17 bc       	out	0x27, r1	; 39
     1ac:	08 95       	ret

000001ae <initStepper>:
}
void initStepper(){
	DDRA |= (1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD);	//set Stepper pins as output
     1ae:	81 b1       	in	r24, 0x01	; 1
     1b0:	8a 6a       	ori	r24, 0xAA	; 170
     1b2:	81 b9       	out	0x01, r24	; 1
     1b4:	08 95       	ret

000001b6 <stepLeft>:
}
void stepLeft(){
	printf("Step Left\n");							//for debugging
     1b6:	8e e1       	ldi	r24, 0x1E	; 30
     1b8:	92 e0       	ldi	r25, 0x02	; 2
     1ba:	cd d5       	rcall	.+2970   	; 0xd56 <puts>
     1bc:	e0 e1       	ldi	r30, 0x10	; 16
     1be:	f2 e0       	ldi	r31, 0x02	; 2
	OCR0A = 0; //duty cycle... 0 = 0% = 0V, 255 = 100% = 5V
}
void initStepper(){
	DDRA |= (1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD);	//set Stepper pins as output
}
void stepLeft(){
     1c0:	20 e0       	ldi	r18, 0x00	; 0
     1c2:	32 e0       	ldi	r19, 0x02	; 2
	printf("Step Left\n");							//for debugging
	for(int steps = 7; steps>=0; steps--){			//always do a full step cycle of 8 steps(halfstepping)
		PORTA |= stepTable[steps];					//activate StepperPin
     1c4:	92 b1       	in	r25, 0x02	; 2
     1c6:	32 97       	sbiw	r30, 0x02	; 2
     1c8:	80 81       	ld	r24, Z
     1ca:	89 2b       	or	r24, r25
     1cc:	82 b9       	out	0x02, r24	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1ce:	8f ef       	ldi	r24, 0xFF	; 255
     1d0:	98 e1       	ldi	r25, 0x18	; 24
     1d2:	01 97       	sbiw	r24, 0x01	; 1
     1d4:	f1 f7       	brne	.-4      	; 0x1d2 <stepLeft+0x1c>
     1d6:	00 c0       	rjmp	.+0      	; 0x1d8 <stepLeft+0x22>
     1d8:	00 00       	nop
		_delay_us(stepDelay);						//wait until motor has turned
		stepperPos--;								//change stepperPos
     1da:	80 91 a8 02 	lds	r24, 0x02A8
     1de:	90 91 a9 02 	lds	r25, 0x02A9
     1e2:	01 97       	sbiw	r24, 0x01	; 1
     1e4:	90 93 a9 02 	sts	0x02A9, r25
     1e8:	80 93 a8 02 	sts	0x02A8, r24
		PORTA &=~ stepTable[steps];					//deactivate StepperPin
     1ec:	92 b1       	in	r25, 0x02	; 2
     1ee:	80 81       	ld	r24, Z
     1f0:	80 95       	com	r24
     1f2:	89 23       	and	r24, r25
     1f4:	82 b9       	out	0x02, r24	; 2
void initStepper(){
	DDRA |= (1<<stepA)|(1<<stepB)|(1<<stepC)|(1<<stepD);	//set Stepper pins as output
}
void stepLeft(){
	printf("Step Left\n");							//for debugging
	for(int steps = 7; steps>=0; steps--){			//always do a full step cycle of 8 steps(halfstepping)
     1f6:	e2 17       	cp	r30, r18
     1f8:	f3 07       	cpc	r31, r19
     1fa:	21 f7       	brne	.-56     	; 0x1c4 <stepLeft+0xe>
		PORTA |= stepTable[steps];					//activate StepperPin
		_delay_us(stepDelay);						//wait until motor has turned
		stepperPos--;								//change stepperPos
		PORTA &=~ stepTable[steps];					//deactivate StepperPin
	}
}
     1fc:	08 95       	ret

000001fe <stepRight>:
void stepRight(){
	printf("Step Right\n");
     1fe:	88 e2       	ldi	r24, 0x28	; 40
     200:	92 e0       	ldi	r25, 0x02	; 2
     202:	a9 d5       	rcall	.+2898   	; 0xd56 <puts>
     204:	e0 e0       	ldi	r30, 0x00	; 0
     206:	f2 e0       	ldi	r31, 0x02	; 2
		_delay_us(stepDelay);						//wait until motor has turned
		stepperPos--;								//change stepperPos
		PORTA &=~ stepTable[steps];					//deactivate StepperPin
	}
}
void stepRight(){
     208:	20 e1       	ldi	r18, 0x10	; 16
     20a:	32 e0       	ldi	r19, 0x02	; 2
	printf("Step Right\n");
	for(int steps = 0; steps<=7; steps++){
		PORTA |= stepTable[steps];
     20c:	92 b1       	in	r25, 0x02	; 2
		_delay_us(stepDelay);						//wait until motor has turned
		stepperPos--;								//change stepperPos
		PORTA &=~ stepTable[steps];					//deactivate StepperPin
	}
}
void stepRight(){
     20e:	df 01       	movw	r26, r30
	printf("Step Right\n");
	for(int steps = 0; steps<=7; steps++){
		PORTA |= stepTable[steps];
     210:	80 81       	ld	r24, Z
     212:	89 2b       	or	r24, r25
     214:	82 b9       	out	0x02, r24	; 2
     216:	8f ef       	ldi	r24, 0xFF	; 255
     218:	98 e1       	ldi	r25, 0x18	; 24
     21a:	01 97       	sbiw	r24, 0x01	; 1
     21c:	f1 f7       	brne	.-4      	; 0x21a <stepRight+0x1c>
     21e:	00 c0       	rjmp	.+0      	; 0x220 <stepRight+0x22>
     220:	00 00       	nop
		_delay_us(stepDelay);
		stepperPos++;
     222:	80 91 a8 02 	lds	r24, 0x02A8
     226:	90 91 a9 02 	lds	r25, 0x02A9
     22a:	01 96       	adiw	r24, 0x01	; 1
     22c:	90 93 a9 02 	sts	0x02A9, r25
     230:	80 93 a8 02 	sts	0x02A8, r24
		PORTA &=~ stepTable[steps];
     234:	92 b1       	in	r25, 0x02	; 2
     236:	32 96       	adiw	r30, 0x02	; 2
     238:	8c 91       	ld	r24, X
     23a:	80 95       	com	r24
     23c:	89 23       	and	r24, r25
     23e:	82 b9       	out	0x02, r24	; 2
		PORTA &=~ stepTable[steps];					//deactivate StepperPin
	}
}
void stepRight(){
	printf("Step Right\n");
	for(int steps = 0; steps<=7; steps++){
     240:	e2 17       	cp	r30, r18
     242:	f3 07       	cpc	r31, r19
     244:	19 f7       	brne	.-58     	; 0x20c <stepRight+0xe>
		PORTA |= stepTable[steps];
		_delay_us(stepDelay);
		stepperPos++;
		PORTA &=~ stepTable[steps];
	}
}
     246:	08 95       	ret

00000248 <ultrasonic_init_timer2>:
void ultrasonic_init_timer2(){
	//timer 2 is a 8 bit timer --> overflow after 255 ticks
	TCCR2B = (1<<CS20);	//no prescaling
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	80 93 b1 00 	sts	0x00B1, r24
	//timer counts with F_CPU = 16000000 Hz
	//timer overflow every 255/16000 ms
	//timer overflow after 0.0159375 ms
	//activate timeroverflow (TIMSK = Timer Interrupt Mask Register, TOIE = Timer Overflow Interrupt Enable)
	TIMSK2 = (1<<TOIE2);
     24e:	80 93 70 00 	sts	0x0070, r24
	
	TCNT2 = 0;	//set timer value 0
     252:	10 92 b2 00 	sts	0x00B2, r1
	ultrasonic_timerOVFValue = 0;
     256:	10 92 bd 02 	sts	0x02BD, r1
     25a:	10 92 bc 02 	sts	0x02BC, r1
     25e:	08 95       	ret

00000260 <ultrasonic_stop_timer2>:
}
void ultrasonic_stop_timer2(){
	TCCR2B = 0; //writes zero to CS20,21,22 which stops the counter
     260:	10 92 b1 00 	sts	0x00B1, r1
     264:	08 95       	ret

00000266 <nunchuck_getData>:
}
void nunchuck_getData(){
	
	//Update data
	wiinunchuck_update();
     266:	33 d4       	rcall	.+2150   	; 0xace <wiinunchuck_update>
	//Save data for usage
	buttonC = wiinunchuck_getbuttonC();
     268:	ec d3       	rcall	.+2008   	; 0xa42 <wiinunchuck_getbuttonC>
     26a:	80 93 be 02 	sts	0x02BE, r24
	buttonZ = wiinunchuck_getbuttonZ();
     26e:	e6 d3       	rcall	.+1996   	; 0xa3c <wiinunchuck_getbuttonZ>
     270:	80 93 c8 02 	sts	0x02C8, r24
	joyX = wiinunchuck_getjoyX();
     274:	96 d3       	rcall	.+1836   	; 0x9a2 <wiinunchuck_getjoyX>
     276:	90 93 c3 02 	sts	0x02C3, r25
     27a:	80 93 c2 02 	sts	0x02C2, r24
	joyY = wiinunchuck_getjoyY();
     27e:	b5 d3       	rcall	.+1898   	; 0x9ea <wiinunchuck_getjoyY>
     280:	90 93 c1 02 	sts	0x02C1, r25
     284:	80 93 c0 02 	sts	0x02C0, r24
	angleX = wiinunchuck_getangleX();
     288:	df d3       	rcall	.+1982   	; 0xa48 <wiinunchuck_getangleX>
     28a:	90 93 c5 02 	sts	0x02C5, r25
     28e:	80 93 c4 02 	sts	0x02C4, r24
	angleY = wiinunchuck_getangleY();
     292:	e3 d3       	rcall	.+1990   	; 0xa5a <wiinunchuck_getangleY>
     294:	90 93 ca 02 	sts	0x02CA, r25
     298:	80 93 c9 02 	sts	0x02C9, r24
	angleZ = wiinunchuck_getangleZ();
     29c:	e7 d3       	rcall	.+1998   	; 0xa6c <wiinunchuck_getangleZ>
     29e:	90 93 c7 02 	sts	0x02C7, r25
     2a2:	80 93 c6 02 	sts	0x02C6, r24
     2a6:	08 95       	ret

000002a8 <nunchuckCheckY>:
}
void nunchuckCheckY(){
	if(joyY>=5){												//Joystick Y in positive position
     2a8:	80 91 c0 02 	lds	r24, 0x02C0
     2ac:	90 91 c1 02 	lds	r25, 0x02C1
     2b0:	85 30       	cpi	r24, 0x05	; 5
     2b2:	91 05       	cpc	r25, r1
     2b4:	d4 f0       	brlt	.+52     	; 0x2ea <nunchuckCheckY+0x42>
		OCR0A = joyY*255/joyYMax;								//set duty cycle relative to joystick position
     2b6:	4f ef       	ldi	r20, 0xFF	; 255
     2b8:	48 9f       	mul	r20, r24
     2ba:	90 01       	movw	r18, r0
     2bc:	49 9f       	mul	r20, r25
     2be:	30 0d       	add	r19, r0
     2c0:	11 24       	eor	r1, r1
     2c2:	c9 01       	movw	r24, r18
     2c4:	67 e6       	ldi	r22, 0x67	; 103
     2c6:	70 e0       	ldi	r23, 0x00	; 0
     2c8:	d1 d4       	rcall	.+2466   	; 0xc6c <__divmodhi4>
     2ca:	67 bd       	out	0x27, r22	; 39
		PORTA |= (1<<motorIn1);									//set In1 1 and In2 0 --> Motor turns forward
     2cc:	12 9a       	sbi	0x02, 2	; 2
		PORTA &=~ (1 << motorIn2);
     2ce:	14 98       	cbi	0x02, 4	; 2
		printf("%d\n", OCR0A);
     2d0:	87 b5       	in	r24, 0x27	; 39
     2d2:	1f 92       	push	r1
     2d4:	8f 93       	push	r24
     2d6:	83 e3       	ldi	r24, 0x33	; 51
     2d8:	92 e0       	ldi	r25, 0x02	; 2
     2da:	9f 93       	push	r25
     2dc:	8f 93       	push	r24
     2de:	2a d5       	rcall	.+2644   	; 0xd34 <printf>
     2e0:	0f 90       	pop	r0
     2e2:	0f 90       	pop	r0
     2e4:	0f 90       	pop	r0
     2e6:	0f 90       	pop	r0
     2e8:	08 95       	ret
		}else if(joyY<=-5){										//Joystick Y in negative position
     2ea:	8c 3f       	cpi	r24, 0xFC	; 252
     2ec:	2f ef       	ldi	r18, 0xFF	; 255
     2ee:	92 07       	cpc	r25, r18
     2f0:	a4 f4       	brge	.+40     	; 0x31a <nunchuckCheckY+0x72>
		OCR0A = joyY/joyYMax*255/2;								//set duty cycle relative to joystick position and only drive at half speed
     2f2:	67 e6       	ldi	r22, 0x67	; 103
     2f4:	70 e0       	ldi	r23, 0x00	; 0
     2f6:	ba d4       	rcall	.+2420   	; 0xc6c <__divmodhi4>
     2f8:	2f ef       	ldi	r18, 0xFF	; 255
     2fa:	26 9f       	mul	r18, r22
     2fc:	c0 01       	movw	r24, r0
     2fe:	27 9f       	mul	r18, r23
     300:	90 0d       	add	r25, r0
     302:	11 24       	eor	r1, r1
     304:	99 23       	and	r25, r25
     306:	0c f4       	brge	.+2      	; 0x30a <nunchuckCheckY+0x62>
     308:	01 96       	adiw	r24, 0x01	; 1
     30a:	95 95       	asr	r25
     30c:	87 95       	ror	r24
     30e:	87 bd       	out	0x27, r24	; 39
		PORTA |= (1<<motorIn2);									//set In2 1 and In1 0 --> Motor turns backwards
     310:	14 9a       	sbi	0x02, 4	; 2
		PORTA &=~ (1 << motorIn1);
     312:	12 98       	cbi	0x02, 2	; 2
		printf("Backward\n");
     314:	87 e3       	ldi	r24, 0x37	; 55
     316:	92 e0       	ldi	r25, 0x02	; 2
     318:	1e c5       	rjmp	.+2620   	; 0xd56 <puts>
		}else{													//Joystick Y in 0 position
		OCR0A = 0;												//set all three values 0 --> Motor stops
     31a:	17 bc       	out	0x27, r1	; 39
		PORTA &=~ (1 << motorIn1);
     31c:	12 98       	cbi	0x02, 2	; 2
		PORTA &=~ (1 << motorIn2);
     31e:	14 98       	cbi	0x02, 4	; 2
		printf("Stop\n");
     320:	80 e4       	ldi	r24, 0x40	; 64
     322:	92 e0       	ldi	r25, 0x02	; 2
     324:	18 c5       	rjmp	.+2608   	; 0xd56 <puts>

00000326 <nunchuckCheckX>:
	}
}
void nunchuckCheckX(){
	if(joyX>10){												//Joystick position right
     326:	80 91 c2 02 	lds	r24, 0x02C2
     32a:	90 91 c3 02 	lds	r25, 0x02C3
     32e:	8b 30       	cpi	r24, 0x0B	; 11
     330:	91 05       	cpc	r25, r1
     332:	0c f0       	brlt	.+2      	; 0x336 <nunchuckCheckX+0x10>
		stepRight();
     334:	64 cf       	rjmp	.-312    	; 0x1fe <stepRight>
	}else if(joyX<-10){											//Joystick postion left
     336:	86 3f       	cpi	r24, 0xF6	; 246
     338:	9f 4f       	sbci	r25, 0xFF	; 255
     33a:	0c f4       	brge	.+2      	; 0x33e <nunchuckCheckX+0x18>
		stepLeft();
     33c:	3c cf       	rjmp	.-392    	; 0x1b6 <stepLeft>
     33e:	08 95       	ret

00000340 <ultrasonicCheckDist>:
		ultrasonic_gotSignal = 0;	//reset
	}
	return distance_cm;
	*/
	return 21;
}
     340:	85 e1       	ldi	r24, 0x15	; 21
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	08 95       	ret

00000346 <ADC_Read>:
uint16_t ADC_Read( uint8_t channel )
{
	// Kanal waehlen, ohne andere Bits zu beeinflußen
	ADMUX = (ADMUX & ~(0x1F)) | (channel & 0x1F);
     346:	ec e7       	ldi	r30, 0x7C	; 124
     348:	f0 e0       	ldi	r31, 0x00	; 0
     34a:	90 81       	ld	r25, Z
     34c:	8f 71       	andi	r24, 0x1F	; 31
     34e:	90 7e       	andi	r25, 0xE0	; 224
     350:	98 2b       	or	r25, r24
     352:	90 83       	st	Z, r25
	ADCSRA |= (1<<ADSC);            // eine Wandlung "single conversion"
     354:	ea e7       	ldi	r30, 0x7A	; 122
     356:	f0 e0       	ldi	r31, 0x00	; 0
     358:	80 81       	ld	r24, Z
     35a:	80 64       	ori	r24, 0x40	; 64
     35c:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC) ) {   // auf Abschluss der Konvertierung warten
     35e:	80 81       	ld	r24, Z
     360:	86 fd       	sbrc	r24, 6
     362:	fd cf       	rjmp	.-6      	; 0x35e <ADC_Read+0x18>
	}
	return ADCW;                    // ADC auslesen und zurückgeben
     364:	20 91 78 00 	lds	r18, 0x0078
     368:	30 91 79 00 	lds	r19, 0x0079
}
     36c:	82 2f       	mov	r24, r18
     36e:	93 2f       	mov	r25, r19
     370:	08 95       	ret

00000372 <__vector_15>:

//Service Routine for Timer 2 (used for ultrasonic sensor)
ISR (TIMER2_OVF_vect)
{	
     372:	1f 92       	push	r1
     374:	0f 92       	push	r0
     376:	0f b6       	in	r0, 0x3f	; 63
     378:	0f 92       	push	r0
     37a:	11 24       	eor	r1, r1
     37c:	2f 93       	push	r18
     37e:	8f 93       	push	r24
     380:	9f 93       	push	r25
	ultrasonic_timerOVFValue++;
     382:	80 91 bc 02 	lds	r24, 0x02BC
     386:	90 91 bd 02 	lds	r25, 0x02BD
     38a:	01 96       	adiw	r24, 0x01	; 1
     38c:	90 93 bd 02 	sts	0x02BD, r25
     390:	80 93 bc 02 	sts	0x02BC, r24
	//check if Object out of range
	if(ultrasonic_timerOVFValue>1460){
     394:	85 3b       	cpi	r24, 0xB5	; 181
     396:	95 40       	sbci	r25, 0x05	; 5
     398:	18 f0       	brcs	.+6      	; 0x3a0 <__vector_15+0x2e>
		ultrasonic_error = 1;
     39a:	81 e0       	ldi	r24, 0x01	; 1
     39c:	80 93 bf 02 	sts	0x02BF, r24
	}
}
     3a0:	9f 91       	pop	r25
     3a2:	8f 91       	pop	r24
     3a4:	2f 91       	pop	r18
     3a6:	0f 90       	pop	r0
     3a8:	0f be       	out	0x3f, r0	; 63
     3aa:	0f 90       	pop	r0
     3ac:	1f 90       	pop	r1
     3ae:	18 95       	reti

000003b0 <__vector_5>:
//Service Routine for Interrupt 4 which is used for ultrasonic sensor (echo)
ISR (INT4_vect)
{
     3b0:	1f 92       	push	r1
     3b2:	0f 92       	push	r0
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	0f 92       	push	r0
     3b8:	11 24       	eor	r1, r1
     3ba:	0b b6       	in	r0, 0x3b	; 59
     3bc:	0f 92       	push	r0
     3be:	2f 93       	push	r18
     3c0:	3f 93       	push	r19
     3c2:	4f 93       	push	r20
     3c4:	5f 93       	push	r21
     3c6:	6f 93       	push	r22
     3c8:	7f 93       	push	r23
     3ca:	8f 93       	push	r24
     3cc:	9f 93       	push	r25
     3ce:	af 93       	push	r26
     3d0:	bf 93       	push	r27
     3d2:	ef 93       	push	r30
     3d4:	ff 93       	push	r31
	printf("interrupt4");
     3d6:	85 e4       	ldi	r24, 0x45	; 69
     3d8:	92 e0       	ldi	r25, 0x02	; 2
     3da:	9f 93       	push	r25
     3dc:	8f 93       	push	r24
     3de:	aa d4       	rcall	.+2388   	; 0xd34 <printf>
	if(ultrasonic_working==1)			//check if signal was sent before echo was incoming
     3e0:	80 91 aa 02 	lds	r24, 0x02AA
     3e4:	90 91 ab 02 	lds	r25, 0x02AB
     3e8:	0f 90       	pop	r0
     3ea:	0f 90       	pop	r0
     3ec:	01 97       	sbiw	r24, 0x01	; 1
     3ee:	e9 f4       	brne	.+58     	; 0x42a <__vector_5+0x7a>
	{
		if(ultrasonic_rising_edge==0)	//Check if echo is high
     3f0:	80 91 ae 02 	lds	r24, 0x02AE
     3f4:	90 91 af 02 	lds	r25, 0x02AF
     3f8:	89 2b       	or	r24, r25
     3fa:	41 f4       	brne	.+16     	; 0x40c <__vector_5+0x5c>
		{
			ultrasonic_init_timer2();	//start timer
     3fc:	25 df       	rcall	.-438    	; 0x248 <ultrasonic_init_timer2>
			ultrasonic_rising_edge=1;	
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	90 93 af 02 	sts	0x02AF, r25
     406:	80 93 ae 02 	sts	0x02AE, r24
     40a:	0f c0       	rjmp	.+30     	; 0x42a <__vector_5+0x7a>
		}
		else //Check if echo turned low, calculate distance
		{
			ultrasonic_stop_timer2();	//stop timer
     40c:	29 df       	rcall	.-430    	; 0x260 <ultrasonic_stop_timer2>
			ultrasonic_rising_edge = 0;			//reset values
     40e:	10 92 af 02 	sts	0x02AF, r1
     412:	10 92 ae 02 	sts	0x02AE, r1
			ultrasonic_working = 0;
     416:	10 92 ab 02 	sts	0x02AB, r1
     41a:	10 92 aa 02 	sts	0x02AA, r1
			ultrasonic_gotSignal = 1;				//confirm success
     41e:	81 e0       	ldi	r24, 0x01	; 1
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	90 93 ad 02 	sts	0x02AD, r25
     426:	80 93 ac 02 	sts	0x02AC, r24
		}
	}
}
     42a:	ff 91       	pop	r31
     42c:	ef 91       	pop	r30
     42e:	bf 91       	pop	r27
     430:	af 91       	pop	r26
     432:	9f 91       	pop	r25
     434:	8f 91       	pop	r24
     436:	7f 91       	pop	r23
     438:	6f 91       	pop	r22
     43a:	5f 91       	pop	r21
     43c:	4f 91       	pop	r20
     43e:	3f 91       	pop	r19
     440:	2f 91       	pop	r18
     442:	0f 90       	pop	r0
     444:	0b be       	out	0x3b, r0	; 59
     446:	0f 90       	pop	r0
     448:	0f be       	out	0x3f, r0	; 63
     44a:	0f 90       	pop	r0
     44c:	1f 90       	pop	r1
     44e:	18 95       	reti

00000450 <main>:
int main(void)
{
	
	sei();
     450:	78 94       	sei
	initUSART();
     452:	69 de       	rcall	.-814    	; 0x126 <initUSART>
	printf("Starting\n");
     454:	80 e5       	ldi	r24, 0x50	; 80
     456:	92 e0       	ldi	r25, 0x02	; 2
     458:	7e d4       	rcall	.+2300   	; 0xd56 <puts>
	initNunchuck();
     45a:	79 de       	rcall	.-782    	; 0x14e <initNunchuck>
	initUltrasonic();
     45c:	7a de       	rcall	.-780    	; 0x152 <initUltrasonic>
	initIRSensor();
     45e:	86 de       	rcall	.-756    	; 0x16c <initIRSensor>
	initMotor();
     460:	9a de       	rcall	.-716    	; 0x196 <initMotor>
	initStepper();
     462:	a5 de       	rcall	.-694    	; 0x1ae <initStepper>
	printf("Initialization complete!\n");
     464:	89 e5       	ldi	r24, 0x59	; 89
     466:	92 e0       	ldi	r25, 0x02	; 2
     468:	76 d4       	rcall	.+2284   	; 0xd56 <puts>
			
			
			nunchuck_getData();			
			if(buttonC)													//When C pressed toggle Automatic Mode
			{
				automatic = 1;
     46a:	c1 e0       	ldi	r28, 0x01	; 1
	initStepper();
	printf("Initialization complete!\n");
	
    while(1)
    {
		if(automatic == 0)												//Check if Automatic Mode not enabled
     46c:	90 91 b0 02 	lds	r25, 0x02B0
     470:	91 11       	cpse	r25, r1
     472:	13 c0       	rjmp	.+38     	; 0x49a <main+0x4a>

			//printf("\nZ: %i\nC: %i\nX: %i\nY: %i\n", buttonZ, buttonC, joyX, joyY);
			//_delay_ms(500);
			
			
			nunchuck_getData();			
     474:	f8 de       	rcall	.-528    	; 0x266 <nunchuck_getData>
			if(buttonC)													//When C pressed toggle Automatic Mode
     476:	90 91 be 02 	lds	r25, 0x02BE
     47a:	99 23       	and	r25, r25
     47c:	59 f0       	breq	.+22     	; 0x494 <main+0x44>
			{
				automatic = 1;
     47e:	c0 93 b0 02 	sts	0x02B0, r28
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     482:	2f ef       	ldi	r18, 0xFF	; 255
     484:	89 e6       	ldi	r24, 0x69	; 105
     486:	98 e1       	ldi	r25, 0x18	; 24
     488:	21 50       	subi	r18, 0x01	; 1
     48a:	80 40       	sbci	r24, 0x00	; 0
     48c:	90 40       	sbci	r25, 0x00	; 0
     48e:	e1 f7       	brne	.-8      	; 0x488 <main+0x38>
     490:	00 c0       	rjmp	.+0      	; 0x492 <main+0x42>
     492:	00 00       	nop
				_delay_ms(500);
			}
			nunchuckCheckY();
     494:	09 df       	rcall	.-494    	; 0x2a8 <nunchuckCheckY>
			nunchuckCheckX();
     496:	47 df       	rcall	.-370    	; 0x326 <nunchuckCheckX>
     498:	e9 cf       	rjmp	.-46     	; 0x46c <main+0x1c>
			
			
		}else  															//In Automatic Mode
		{
			printf("Auto mode!\n\n");
     49a:	82 e7       	ldi	r24, 0x72	; 114
     49c:	92 e0       	ldi	r25, 0x02	; 2
     49e:	5b d4       	rcall	.+2230   	; 0xd56 <puts>
			if(buttonC){
     4a0:	90 91 be 02 	lds	r25, 0x02BE
     4a4:	99 23       	and	r25, r25
     4a6:	59 f0       	breq	.+22     	; 0x4be <main+0x6e>
				automatic = 0;
     4a8:	10 92 b0 02 	sts	0x02B0, r1
     4ac:	2f ef       	ldi	r18, 0xFF	; 255
     4ae:	89 e6       	ldi	r24, 0x69	; 105
     4b0:	98 e1       	ldi	r25, 0x18	; 24
     4b2:	21 50       	subi	r18, 0x01	; 1
     4b4:	80 40       	sbci	r24, 0x00	; 0
     4b6:	90 40       	sbci	r25, 0x00	; 0
     4b8:	e1 f7       	brne	.-8      	; 0x4b2 <main+0x62>
     4ba:	00 c0       	rjmp	.+0      	; 0x4bc <main+0x6c>
     4bc:	00 00       	nop
				_delay_ms(500);
			}
										
			if(ultrasonicCheckDist()<20)								//Check Distance to obstacle
     4be:	40 df       	rcall	.-384    	; 0x340 <ultrasonicCheckDist>
     4c0:	44 97       	sbiw	r24, 0x14	; 20
     4c2:	24 f4       	brge	.+8      	; 0x4cc <main+0x7c>
			{															//In Automatic Mode, obstacle in range
				printf("Obstacle in Range\n");			
     4c4:	8e e7       	ldi	r24, 0x7E	; 126
     4c6:	92 e0       	ldi	r25, 0x02	; 2
     4c8:	46 d4       	rcall	.+2188   	; 0xd56 <puts>
     4ca:	d0 cf       	rjmp	.-96     	; 0x46c <main+0x1c>
			
			}else                       								//In Automatic Mode, no obstacle in range
			{	
				printf("NO OBSTACLE\n");														
     4cc:	80 e9       	ldi	r24, 0x90	; 144
     4ce:	92 e0       	ldi	r25, 0x02	; 2
     4d0:	42 d4       	rcall	.+2180   	; 0xd56 <puts>
				if(ADC_Read(IRLeft)<IRRefValue)
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	38 df       	rcall	.-400    	; 0x346 <ADC_Read>
     4d6:	84 36       	cpi	r24, 0x64	; 100
     4d8:	91 05       	cpc	r25, r1
     4da:	08 f4       	brcc	.+2      	; 0x4de <main+0x8e>
     4dc:	c7 cf       	rjmp	.-114    	; 0x46c <main+0x1c>
				{
					
				}else if(ADC_Read(IRRight)<IRRefValue)
     4de:	8c 2f       	mov	r24, r28
     4e0:	32 df       	rcall	.-412    	; 0x346 <ADC_Read>
     4e2:	84 36       	cpi	r24, 0x64	; 100
     4e4:	91 05       	cpc	r25, r1
     4e6:	08 f4       	brcc	.+2      	; 0x4ea <main+0x9a>
     4e8:	c1 cf       	rjmp	.-126    	; 0x46c <main+0x1c>
				{
					
				}else if(ADC_Read(IRMid)<IRRefValue)
     4ea:	82 e0       	ldi	r24, 0x02	; 2
     4ec:	2c df       	rcall	.-424    	; 0x346 <ADC_Read>
     4ee:	be cf       	rjmp	.-132    	; 0x46c <main+0x1c>

000004f0 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     4f0:	10 92 b9 00 	sts	0x00B9, r1
     4f4:	88 e9       	ldi	r24, 0x98	; 152
     4f6:	80 93 b8 00 	sts	0x00B8, r24
     4fa:	08 95       	ret

000004fc <i2c_start_wait>:
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	ec eb       	ldi	r30, 0xBC	; 188
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	24 ea       	ldi	r18, 0xA4	; 164
     506:	a9 eb       	ldi	r26, 0xB9	; 185
     508:	b0 e0       	ldi	r27, 0x00	; 0
     50a:	cb eb       	ldi	r28, 0xBB	; 187
     50c:	d0 e0       	ldi	r29, 0x00	; 0
     50e:	34 e8       	ldi	r19, 0x84	; 132
     510:	44 e9       	ldi	r20, 0x94	; 148
     512:	20 83       	st	Z, r18
     514:	90 81       	ld	r25, Z
     516:	99 23       	and	r25, r25
     518:	ec f7       	brge	.-6      	; 0x514 <i2c_start_wait+0x18>
     51a:	9c 91       	ld	r25, X
     51c:	98 7f       	andi	r25, 0xF8	; 248
     51e:	98 30       	cpi	r25, 0x08	; 8
     520:	11 f0       	breq	.+4      	; 0x526 <i2c_start_wait+0x2a>
     522:	90 31       	cpi	r25, 0x10	; 16
     524:	b1 f7       	brne	.-20     	; 0x512 <i2c_start_wait+0x16>
     526:	88 83       	st	Y, r24
     528:	30 83       	st	Z, r19
     52a:	90 81       	ld	r25, Z
     52c:	99 23       	and	r25, r25
     52e:	ec f7       	brge	.-6      	; 0x52a <i2c_start_wait+0x2e>
     530:	9c 91       	ld	r25, X
     532:	98 7f       	andi	r25, 0xF8	; 248
     534:	90 32       	cpi	r25, 0x20	; 32
     536:	11 f0       	breq	.+4      	; 0x53c <i2c_start_wait+0x40>
     538:	98 35       	cpi	r25, 0x58	; 88
     53a:	29 f4       	brne	.+10     	; 0x546 <i2c_start_wait+0x4a>
     53c:	40 83       	st	Z, r20
     53e:	90 81       	ld	r25, Z
     540:	94 fd       	sbrc	r25, 4
     542:	fd cf       	rjmp	.-6      	; 0x53e <i2c_start_wait+0x42>
     544:	e6 cf       	rjmp	.-52     	; 0x512 <i2c_start_wait+0x16>
     546:	df 91       	pop	r29
     548:	cf 91       	pop	r28
     54a:	08 95       	ret

0000054c <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     54c:	84 e9       	ldi	r24, 0x94	; 148
     54e:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     552:	ec eb       	ldi	r30, 0xBC	; 188
     554:	f0 e0       	ldi	r31, 0x00	; 0
     556:	80 81       	ld	r24, Z
     558:	84 fd       	sbrc	r24, 4
     55a:	fd cf       	rjmp	.-6      	; 0x556 <i2c_stop+0xa>

}/* i2c_stop */
     55c:	08 95       	ret

0000055e <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     55e:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     562:	84 e8       	ldi	r24, 0x84	; 132
     564:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     568:	ec eb       	ldi	r30, 0xBC	; 188
     56a:	f0 e0       	ldi	r31, 0x00	; 0
     56c:	80 81       	ld	r24, Z
     56e:	88 23       	and	r24, r24
     570:	ec f7       	brge	.-6      	; 0x56c <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     572:	90 91 b9 00 	lds	r25, 0x00B9
     576:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     578:	81 e0       	ldi	r24, 0x01	; 1
     57a:	98 32       	cpi	r25, 0x28	; 40
     57c:	09 f4       	brne	.+2      	; 0x580 <i2c_write+0x22>
     57e:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     580:	08 95       	ret

00000582 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     582:	84 ec       	ldi	r24, 0xC4	; 196
     584:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
     588:	ec eb       	ldi	r30, 0xBC	; 188
     58a:	f0 e0       	ldi	r31, 0x00	; 0
     58c:	80 81       	ld	r24, Z
     58e:	88 23       	and	r24, r24
     590:	ec f7       	brge	.-6      	; 0x58c <i2c_readAck+0xa>

    return TWDR;
     592:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
     596:	08 95       	ret

00000598 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
     598:	84 e8       	ldi	r24, 0x84	; 132
     59a:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
     59e:	ec eb       	ldi	r30, 0xBC	; 188
     5a0:	f0 e0       	ldi	r31, 0x00	; 0
     5a2:	80 81       	ld	r24, Z
     5a4:	88 23       	and	r24, r24
     5a6:	ec f7       	brge	.-6      	; 0x5a2 <i2c_readNak+0xa>
	
    return TWDR;
     5a8:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
     5ac:	08 95       	ret

000005ae <USARTPutChar>:
Function for sending data via standard USART by printf
@param c character to be sent
@param *stream outputstream
@retval c (sended char), expected by printf
*******************************************************************************/
int16_t USARTPutChar(char c, FILE *stream) {
     5ae:	cf 93       	push	r28
     5b0:	c8 2f       	mov	r28, r24
#if defined (__AVR_ATmega2560__)        // stdio sends by USART0
  switch ( usart_stdio) {
     5b2:	80 91 b1 02 	lds	r24, 0x02B1
     5b6:	82 30       	cpi	r24, 0x02	; 2
     5b8:	89 f0       	breq	.+34     	; 0x5dc <USARTPutChar+0x2e>
     5ba:	83 30       	cpi	r24, 0x03	; 3
     5bc:	19 f0       	breq	.+6      	; 0x5c4 <USARTPutChar+0x16>
     5be:	81 30       	cpi	r24, 0x01	; 1
     5c0:	29 f5       	brne	.+74     	; 0x60c <USARTPutChar+0x5e>
     5c2:	18 c0       	rjmp	.+48     	; 0x5f4 <USARTPutChar+0x46>
    case 3 :
      if (c == '\n') USARTPutChar('\r', stream);
     5c4:	ca 30       	cpi	r28, 0x0A	; 10
     5c6:	11 f4       	brne	.+4      	; 0x5cc <USARTPutChar+0x1e>
     5c8:	8d e0       	ldi	r24, 0x0D	; 13
     5ca:	f1 df       	rcall	.-30     	; 0x5ae <USARTPutChar>
      loop_until_bit_is_set(UCSR3A, UDRE3);
     5cc:	e0 e3       	ldi	r30, 0x30	; 48
     5ce:	f1 e0       	ldi	r31, 0x01	; 1
     5d0:	80 81       	ld	r24, Z
     5d2:	85 ff       	sbrs	r24, 5
     5d4:	fd cf       	rjmp	.-6      	; 0x5d0 <USARTPutChar+0x22>
      UDR3 = c;
     5d6:	c0 93 36 01 	sts	0x0136, r28
      break;
     5da:	23 c0       	rjmp	.+70     	; 0x622 <USARTPutChar+0x74>
    case 2 :
      if (c == '\n') USARTPutChar('\r', stream);
     5dc:	ca 30       	cpi	r28, 0x0A	; 10
     5de:	11 f4       	brne	.+4      	; 0x5e4 <USARTPutChar+0x36>
     5e0:	8d e0       	ldi	r24, 0x0D	; 13
     5e2:	e5 df       	rcall	.-54     	; 0x5ae <USARTPutChar>
      loop_until_bit_is_set(UCSR2A, UDRE2);
     5e4:	e0 ed       	ldi	r30, 0xD0	; 208
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	85 ff       	sbrs	r24, 5
     5ec:	fd cf       	rjmp	.-6      	; 0x5e8 <USARTPutChar+0x3a>
      UDR2 = c;
     5ee:	c0 93 d6 00 	sts	0x00D6, r28
      break;
     5f2:	17 c0       	rjmp	.+46     	; 0x622 <USARTPutChar+0x74>
    case 1 :
      if (c == '\n') USARTPutChar('\r', stream);
     5f4:	ca 30       	cpi	r28, 0x0A	; 10
     5f6:	11 f4       	brne	.+4      	; 0x5fc <USARTPutChar+0x4e>
     5f8:	8d e0       	ldi	r24, 0x0D	; 13
     5fa:	d9 df       	rcall	.-78     	; 0x5ae <USARTPutChar>
      loop_until_bit_is_set(UCSR1A, UDRE1);
     5fc:	e8 ec       	ldi	r30, 0xC8	; 200
     5fe:	f0 e0       	ldi	r31, 0x00	; 0
     600:	80 81       	ld	r24, Z
     602:	85 ff       	sbrs	r24, 5
     604:	fd cf       	rjmp	.-6      	; 0x600 <USARTPutChar+0x52>
      UDR1 = c;
     606:	c0 93 ce 00 	sts	0x00CE, r28
      break;
     60a:	0b c0       	rjmp	.+22     	; 0x622 <USARTPutChar+0x74>
    default:
      if (c == '\n') USARTPutChar('\r', stream);
     60c:	ca 30       	cpi	r28, 0x0A	; 10
     60e:	11 f4       	brne	.+4      	; 0x614 <USARTPutChar+0x66>
     610:	8d e0       	ldi	r24, 0x0D	; 13
     612:	cd df       	rcall	.-102    	; 0x5ae <USARTPutChar>
      loop_until_bit_is_set(UCSR0A, UDRE0);
     614:	e0 ec       	ldi	r30, 0xC0	; 192
     616:	f0 e0       	ldi	r31, 0x00	; 0
     618:	80 81       	ld	r24, Z
     61a:	85 ff       	sbrs	r24, 5
     61c:	fd cf       	rjmp	.-6      	; 0x618 <USARTPutChar+0x6a>
      UDR0 = c;
     61e:	c0 93 c6 00 	sts	0x00C6, r28
  if (c == '\n') USARTPutChar('\r', stream);
  loop_until_bit_is_set(UCSRA, UDRE);
  UDR = c;
  return c;
#endif
} // USARTPutChar
     622:	8c 2f       	mov	r24, r28
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	cf 91       	pop	r28
     628:	08 95       	ret

0000062a <USARTGetChar>:
/***************************************************************************//**
Function for receiving data from standard USART by scanf with echo
@param *stream outputstream for echo
@retval received character
*******************************************************************************/
int16_t USARTGetChar(FILE *stream) {
     62a:	bc 01       	movw	r22, r24
#if defined (__AVR_ATmega2560__)        // stdio sends by USART0
  switch ( usart_stdio) {
     62c:	80 91 b1 02 	lds	r24, 0x02B1
     630:	82 30       	cpi	r24, 0x02	; 2
     632:	69 f0       	breq	.+26     	; 0x64e <USARTGetChar+0x24>
     634:	83 30       	cpi	r24, 0x03	; 3
     636:	19 f0       	breq	.+6      	; 0x63e <USARTGetChar+0x14>
     638:	81 30       	cpi	r24, 0x01	; 1
     63a:	c9 f4       	brne	.+50     	; 0x66e <USARTGetChar+0x44>
     63c:	10 c0       	rjmp	.+32     	; 0x65e <USARTGetChar+0x34>
    case 3 :
      while (!(UCSR3A & (1<<RXC3)));
     63e:	e0 e3       	ldi	r30, 0x30	; 48
     640:	f1 e0       	ldi	r31, 0x01	; 1
     642:	80 81       	ld	r24, Z
     644:	88 23       	and	r24, r24
     646:	ec f7       	brge	.-6      	; 0x642 <USARTGetChar+0x18>
      return (int16_t)(USARTPutChar(UDR3, stream)); // echo;
     648:	80 91 36 01 	lds	r24, 0x0136
     64c:	b0 cf       	rjmp	.-160    	; 0x5ae <USARTPutChar>
    break;
    case 2 :
      while (!(UCSR2A & (1<<RXC2)));
     64e:	e0 ed       	ldi	r30, 0xD0	; 208
     650:	f0 e0       	ldi	r31, 0x00	; 0
     652:	80 81       	ld	r24, Z
     654:	88 23       	and	r24, r24
     656:	ec f7       	brge	.-6      	; 0x652 <USARTGetChar+0x28>
      return (int16_t)(USARTPutChar(UDR2, stream)); // echo;
     658:	80 91 d6 00 	lds	r24, 0x00D6
     65c:	a8 cf       	rjmp	.-176    	; 0x5ae <USARTPutChar>
    break;
    case 1 :
      while (!(UCSR1A & (1<<RXC1)));
     65e:	e8 ec       	ldi	r30, 0xC8	; 200
     660:	f0 e0       	ldi	r31, 0x00	; 0
     662:	80 81       	ld	r24, Z
     664:	88 23       	and	r24, r24
     666:	ec f7       	brge	.-6      	; 0x662 <USARTGetChar+0x38>
      return (int16_t)(USARTPutChar(UDR1, stream)); // echo;
     668:	80 91 ce 00 	lds	r24, 0x00CE
     66c:	a0 cf       	rjmp	.-192    	; 0x5ae <USARTPutChar>
    break;
    default:
      while (!(UCSR0A & (1<<RXC0)));
     66e:	e0 ec       	ldi	r30, 0xC0	; 192
     670:	f0 e0       	ldi	r31, 0x00	; 0
     672:	80 81       	ld	r24, Z
     674:	88 23       	and	r24, r24
     676:	ec f7       	brge	.-6      	; 0x672 <USARTGetChar+0x48>
      return (int16_t)(USARTPutChar(UDR0, stream)); // echo;
     678:	80 91 c6 00 	lds	r24, 0x00C6
      break;
  }
#endif
} // USARTGetChar
     67c:	98 cf       	rjmp	.-208    	; 0x5ae <USARTPutChar>

0000067e <USARTInitSTDIO>:
@param uart select one of the controllers USART (0 .. n see datasheet)
@retval - none
*******************************************************************************/
void USARTInitSTDIO (uint8_t uart) {

  if ( uart < 4) {
     67e:	84 30       	cpi	r24, 0x04	; 4
     680:	18 f4       	brcc	.+6      	; 0x688 <USARTInitSTDIO+0xa>
    usart_stdio = uart;
     682:	80 93 b1 02 	sts	0x02B1, r24
     686:	08 95       	ret
  } else {
    usart_stdio = 0;
     688:	10 92 b1 02 	sts	0x02B1, r1
     68c:	08 95       	ret

0000068e <USARTInit>:
@param tx_int_enable enables the USARTx-TX-interrupt
@retval - none
*******************************************************************************/
void USARTInit (uint8_t uart, uint32_t baud,
                uint8_t rx_enable, uint8_t rx_int_enable,
                uint8_t tx_enable, uint8_t tx_int_enable ) {
     68e:	2f 92       	push	r2
     690:	3f 92       	push	r3
     692:	4f 92       	push	r4
     694:	5f 92       	push	r5
     696:	6f 92       	push	r6
     698:	7f 92       	push	r7
     69a:	8f 92       	push	r8
     69c:	9f 92       	push	r9
     69e:	af 92       	push	r10
     6a0:	bf 92       	push	r11
     6a2:	cf 92       	push	r12
     6a4:	ef 92       	push	r14
     6a6:	0f 93       	push	r16
     6a8:	1f 93       	push	r17
     6aa:	cf 93       	push	r28
     6ac:	df 93       	push	r29
     6ae:	cd b7       	in	r28, 0x3d	; 61
     6b0:	de b7       	in	r29, 0x3e	; 62
     6b2:	2a 97       	sbiw	r28, 0x0a	; 10
     6b4:	0f b6       	in	r0, 0x3f	; 63
     6b6:	f8 94       	cli
     6b8:	de bf       	out	0x3e, r29	; 62
     6ba:	0f be       	out	0x3f, r0	; 63
     6bc:	cd bf       	out	0x3d, r28	; 61
     6be:	92 2f       	mov	r25, r18
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;

  stdout = stdin = &mystdinout;
     6c0:	20 e1       	ldi	r18, 0x10	; 16
     6c2:	32 e0       	ldi	r19, 0x02	; 2
     6c4:	30 93 4a 03 	sts	0x034A, r19
     6c8:	20 93 49 03 	sts	0x0349, r18
     6cc:	30 93 4c 03 	sts	0x034C, r19
     6d0:	20 93 4b 03 	sts	0x034B, r18
        break;
     }
     break;

   case 16000000L :
     switch ( baud ) {
     6d4:	41 15       	cp	r20, r1
     6d6:	2b e4       	ldi	r18, 0x4B	; 75
     6d8:	52 07       	cpc	r21, r18
     6da:	61 05       	cpc	r22, r1
     6dc:	71 05       	cpc	r23, r1
     6de:	71 f1       	breq	.+92     	; 0x73c <USARTInit+0xae>
     6e0:	90 f4       	brcc	.+36     	; 0x706 <USARTInit+0x78>
     6e2:	40 36       	cpi	r20, 0x60	; 96
     6e4:	29 e0       	ldi	r18, 0x09	; 9
     6e6:	52 07       	cpc	r21, r18
     6e8:	61 05       	cpc	r22, r1
     6ea:	71 05       	cpc	r23, r1
     6ec:	79 f1       	breq	.+94     	; 0x74c <USARTInit+0xbe>
     6ee:	40 3c       	cpi	r20, 0xC0	; 192
     6f0:	22 e1       	ldi	r18, 0x12	; 18
     6f2:	52 07       	cpc	r21, r18
     6f4:	61 05       	cpc	r22, r1
     6f6:	71 05       	cpc	r23, r1
     6f8:	29 f1       	breq	.+74     	; 0x744 <USARTInit+0xb6>
     6fa:	40 3b       	cpi	r20, 0xB0	; 176
     6fc:	54 40       	sbci	r21, 0x04	; 4
     6fe:	61 05       	cpc	r22, r1
     700:	71 05       	cpc	r23, r1
     702:	61 f5       	brne	.+88     	; 0x75c <USARTInit+0xce>
     704:	27 c0       	rjmp	.+78     	; 0x754 <USARTInit+0xc6>
     706:	41 15       	cp	r20, r1
     708:	21 ee       	ldi	r18, 0xE1	; 225
     70a:	52 07       	cpc	r21, r18
     70c:	61 05       	cpc	r22, r1
     70e:	71 05       	cpc	r23, r1
     710:	49 f1       	breq	.+82     	; 0x764 <USARTInit+0xd6>
     712:	41 15       	cp	r20, r1
     714:	22 ec       	ldi	r18, 0xC2	; 194
     716:	52 07       	cpc	r21, r18
     718:	21 e0       	ldi	r18, 0x01	; 1
     71a:	62 07       	cpc	r22, r18
     71c:	71 05       	cpc	r23, r1
     71e:	31 f0       	breq	.+12     	; 0x72c <USARTInit+0x9e>
     720:	41 15       	cp	r20, r1
     722:	56 49       	sbci	r21, 0x96	; 150
     724:	61 05       	cpc	r22, r1
     726:	71 05       	cpc	r23, r1
     728:	c9 f4       	brne	.+50     	; 0x75c <USARTInit+0xce>
     72a:	04 c0       	rjmp	.+8      	; 0x734 <USARTInit+0xa6>
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
     72c:	41 e0       	ldi	r20, 0x01	; 1
     72e:	20 e1       	ldi	r18, 0x10	; 16
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     730:	30 e0       	ldi	r19, 0x00	; 0
     732:	1b c0       	rjmp	.+54     	; 0x76a <USARTInit+0xdc>
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
     734:	41 e0       	ldi	r20, 0x01	; 1
     736:	23 e3       	ldi	r18, 0x33	; 51
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     738:	30 e0       	ldi	r19, 0x00	; 0
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
     73a:	17 c0       	rjmp	.+46     	; 0x76a <USARTInit+0xdc>
#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;
     73c:	40 e0       	ldi	r20, 0x00	; 0
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
      case 19200 : // 19200bps at 0.2% error see datasheet
        ubrrl = 51; break;
     73e:	23 e3       	ldi	r18, 0x33	; 51
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     740:	30 e0       	ldi	r19, 0x00	; 0
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
      case 38400 : // 38400bps at 0.2% error see datasheet UBRR = 51
        doubleTransSpeed = 1; ubrrl = 51; break;
      case 19200 : // 19200bps at 0.2% error see datasheet
        ubrrl = 51; break;
     742:	13 c0       	rjmp	.+38     	; 0x76a <USARTInit+0xdc>
      case 4800 : // 4800bps at -0.1% error see datasheet UBRR = 416
        doubleTransSpeed = 1; ubrrl = 160; ubrrh = 1; break;
     744:	41 e0       	ldi	r20, 0x01	; 1
     746:	20 ea       	ldi	r18, 0xA0	; 160
     748:	31 e0       	ldi	r19, 0x01	; 1
     74a:	0f c0       	rjmp	.+30     	; 0x76a <USARTInit+0xdc>
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
     74c:	41 e0       	ldi	r20, 0x01	; 1
     74e:	20 e4       	ldi	r18, 0x40	; 64
     750:	33 e0       	ldi	r19, 0x03	; 3
     752:	0b c0       	rjmp	.+22     	; 0x76a <USARTInit+0xdc>
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
     754:	41 e0       	ldi	r20, 0x01	; 1
     756:	22 e8       	ldi	r18, 0x82	; 130
     758:	36 e0       	ldi	r19, 0x06	; 6
     75a:	07 c0       	rjmp	.+14     	; 0x76a <USARTInit+0xdc>
#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
  uint8_t ubrrl = 0;
  uint8_t doubleTransSpeed = 0;
     75c:	40 e0       	ldi	r20, 0x00	; 0
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
      default: // 9600bps at 0.2% error see datasheet
        ubrrl = 103; break;
     75e:	27 e6       	ldi	r18, 0x67	; 103
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     760:	30 e0       	ldi	r19, 0x00	; 0
      case 2400 : // 2400bps at 0.0% error see datasheet UBRR = 832
        doubleTransSpeed = 1; ubrrl = 64; ubrrh = 3; break;
      case 1200 : // 2400bps at 0.0% error see datasheet UBRR = 1666
        doubleTransSpeed = 1; ubrrl = 130;  ubrrh = 6; break;
      default: // 9600bps at 0.2% error see datasheet
        ubrrl = 103; break;
     762:	03 c0       	rjmp	.+6      	; 0x76a <USARTInit+0xdc>
   case 16000000L :
     switch ( baud ) {
      case 115200 : // 115200bps at 2.1% error see datasheet
        doubleTransSpeed = 1; ubrrl = 16; break;
      case 57600 : // 57600bps at -0.8% error see datasheet UBRR = 34
        doubleTransSpeed = 1; ubrrl = 34; break;
     764:	41 e0       	ldi	r20, 0x01	; 1
     766:	22 e2       	ldi	r18, 0x22	; 34
                uint8_t tx_enable, uint8_t tx_int_enable ) {

#ifndef F_CPU
  #warning "F_CPU undefined --> used in module USART.C"
#endif
  uint8_t ubrrh = 0;
     768:	30 e0       	ldi	r19, 0x00	; 0
  /* set frame format: 8data, 1stop bit, no parity */
  UCSRC = (1<<URSEL) /*| (1<<USBS)*/ |(1<<UCSZ1) | (1<<UCSZ0);
#elif defined (__AVR_ATmega2560__)
  /* enable receiver and transmitter */
  /* set frame format: 8data, 1stop bit, no parity */
  switch ( uart ) {
     76a:	81 30       	cpi	r24, 0x01	; 1
     76c:	09 f4       	brne	.+2      	; 0x770 <USARTInit+0xe2>
     76e:	46 c0       	rjmp	.+140    	; 0x7fc <USARTInit+0x16e>
     770:	38 f0       	brcs	.+14     	; 0x780 <USARTInit+0xf2>
     772:	82 30       	cpi	r24, 0x02	; 2
     774:	09 f4       	brne	.+2      	; 0x778 <USARTInit+0xea>
     776:	81 c0       	rjmp	.+258    	; 0x87a <USARTInit+0x1ec>
     778:	83 30       	cpi	r24, 0x03	; 3
     77a:	09 f0       	breq	.+2      	; 0x77e <USARTInit+0xf0>
     77c:	fb c0       	rjmp	.+502    	; 0x974 <USARTInit+0x2e6>
     77e:	ba c0       	rjmp	.+372    	; 0x8f4 <USARTInit+0x266>
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
     780:	44 23       	and	r20, r20
     782:	31 f0       	breq	.+12     	; 0x790 <USARTInit+0x102>
     784:	e0 ec       	ldi	r30, 0xC0	; 192
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	80 81       	ld	r24, Z
     78a:	82 60       	ori	r24, 0x02	; 2
     78c:	80 83       	st	Z, r24
     78e:	02 c0       	rjmp	.+4      	; 0x794 <USARTInit+0x106>
      else                    UCSR0A = 0x00;
     790:	10 92 c0 00 	sts	0x00C0, r1
      UBRR0H = ubrrh; UBRR0L = ubrrl;
     794:	30 93 c5 00 	sts	0x00C5, r19
     798:	20 93 c4 00 	sts	0x00C4, r18
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     79c:	80 e8       	ldi	r24, 0x80	; 128
     79e:	08 9f       	mul	r16, r24
     7a0:	80 01       	movw	r16, r0
     7a2:	11 24       	eor	r1, r1
     7a4:	90 fb       	bst	r25, 0
     7a6:	44 24       	eor	r4, r4
     7a8:	40 f8       	bld	r4, 0
     7aa:	51 2c       	mov	r5, r1
     7ac:	44 0c       	add	r4, r4
     7ae:	55 1c       	adc	r5, r5
     7b0:	44 0c       	add	r4, r4
     7b2:	55 1c       	adc	r5, r5
     7b4:	44 0c       	add	r4, r4
     7b6:	55 1c       	adc	r5, r5
     7b8:	44 0c       	add	r4, r4
     7ba:	55 1c       	adc	r5, r5
     7bc:	40 2a       	or	r4, r16
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
     7be:	e0 fa       	bst	r14, 0
     7c0:	66 24       	eor	r6, r6
     7c2:	60 f8       	bld	r6, 0
     7c4:	71 2c       	mov	r7, r1
     7c6:	66 0c       	add	r6, r6
     7c8:	77 1c       	adc	r7, r7
     7ca:	66 0c       	add	r6, r6
     7cc:	77 1c       	adc	r7, r7
     7ce:	66 0c       	add	r6, r6
     7d0:	77 1c       	adc	r7, r7
  switch ( uart ) {
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
      else                    UCSR0A = 0x00;
      UBRR0H = ubrrh; UBRR0L = ubrrl;
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     7d2:	64 28       	or	r6, r4
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
     7d4:	c0 fa       	bst	r12, 0
     7d6:	88 24       	eor	r8, r8
     7d8:	80 f8       	bld	r8, 0
     7da:	91 2c       	mov	r9, r1
     7dc:	00 24       	eor	r0, r0
     7de:	96 94       	lsr	r9
     7e0:	87 94       	ror	r8
     7e2:	07 94       	ror	r0
     7e4:	96 94       	lsr	r9
     7e6:	87 94       	ror	r8
     7e8:	07 94       	ror	r0
     7ea:	98 2c       	mov	r9, r8
     7ec:	80 2c       	mov	r8, r0
  switch ( uart ) {
    case 0 :
      if ( doubleTransSpeed ) UCSR0A |= (1<<U2X0); // double Transmission Speed
      else                    UCSR0A = 0x00;
      UBRR0H = ubrrh; UBRR0L = ubrrl;
      UCSR0B = ((rx_enable & 0x01)<<RXEN0) | ((rx_int_enable & 0x01)<<RXCIE0) |
     7ee:	86 28       	or	r8, r6
     7f0:	80 92 c1 00 	sts	0x00C1, r8
               ((tx_enable & 0x01)<<TXEN0) | ((tx_int_enable & 0x01)<<TXCIE0);
      UCSR0C=0x06;       // 8 Databit see datasheet
     7f4:	86 e0       	ldi	r24, 0x06	; 6
     7f6:	80 93 c2 00 	sts	0x00C2, r24
      break;
     7fa:	bc c0       	rjmp	.+376    	; 0x974 <USARTInit+0x2e6>
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
     7fc:	44 23       	and	r20, r20
     7fe:	31 f0       	breq	.+12     	; 0x80c <USARTInit+0x17e>
     800:	e8 ec       	ldi	r30, 0xC8	; 200
     802:	f0 e0       	ldi	r31, 0x00	; 0
     804:	80 81       	ld	r24, Z
     806:	82 60       	ori	r24, 0x02	; 2
     808:	80 83       	st	Z, r24
     80a:	02 c0       	rjmp	.+4      	; 0x810 <USARTInit+0x182>
      else                    UCSR1A = 0x00;
     80c:	10 92 c8 00 	sts	0x00C8, r1
      UBRR1H = ubrrh; UBRR1L = ubrrl;
     810:	30 93 cd 00 	sts	0x00CD, r19
     814:	20 93 cc 00 	sts	0x00CC, r18
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     818:	e0 e8       	ldi	r30, 0x80	; 128
     81a:	0e 9f       	mul	r16, r30
     81c:	80 01       	movw	r16, r0
     81e:	11 24       	eor	r1, r1
     820:	90 fb       	bst	r25, 0
     822:	aa 24       	eor	r10, r10
     824:	a0 f8       	bld	r10, 0
     826:	b1 2c       	mov	r11, r1
     828:	aa 0c       	add	r10, r10
     82a:	bb 1c       	adc	r11, r11
     82c:	aa 0c       	add	r10, r10
     82e:	bb 1c       	adc	r11, r11
     830:	aa 0c       	add	r10, r10
     832:	bb 1c       	adc	r11, r11
     834:	aa 0c       	add	r10, r10
     836:	bb 1c       	adc	r11, r11
     838:	a0 2a       	or	r10, r16
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
     83a:	fe 2d       	mov	r31, r14
     83c:	f1 70       	andi	r31, 0x01	; 1
     83e:	f9 87       	std	Y+9, r31	; 0x09
     840:	1a 86       	std	Y+10, r1	; 0x0a
     842:	89 85       	ldd	r24, Y+9	; 0x09
     844:	9a 85       	ldd	r25, Y+10	; 0x0a
     846:	88 0f       	add	r24, r24
     848:	99 1f       	adc	r25, r25
     84a:	88 0f       	add	r24, r24
     84c:	99 1f       	adc	r25, r25
     84e:	88 0f       	add	r24, r24
     850:	99 1f       	adc	r25, r25
      break;
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
      else                    UCSR1A = 0x00;
      UBRR1H = ubrrh; UBRR1L = ubrrl;
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     852:	8a 29       	or	r24, r10
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
     854:	ac 2d       	mov	r26, r12
     856:	a1 70       	andi	r26, 0x01	; 1
     858:	b0 e0       	ldi	r27, 0x00	; 0
     85a:	00 24       	eor	r0, r0
     85c:	b6 95       	lsr	r27
     85e:	a7 95       	ror	r26
     860:	07 94       	ror	r0
     862:	b6 95       	lsr	r27
     864:	a7 95       	ror	r26
     866:	07 94       	ror	r0
     868:	ba 2f       	mov	r27, r26
     86a:	a0 2d       	mov	r26, r0
      break;
    case 1 :
      if ( doubleTransSpeed ) UCSR1A |= (1<<U2X1); // double Transmission Speed
      else                    UCSR1A = 0x00;
      UBRR1H = ubrrh; UBRR1L = ubrrl;
      UCSR1B = ((rx_enable & 0x01)<<RXEN1) | ((rx_int_enable & 0x01)<<RXCIE1) |
     86c:	a8 2b       	or	r26, r24
     86e:	a0 93 c9 00 	sts	0x00C9, r26
               ((tx_enable & 0x01)<<TXEN1) | ((tx_int_enable & 0x01)<<TXCIE1);
      UCSR1C=0x06;       // 8 Databit see datasheet
     872:	86 e0       	ldi	r24, 0x06	; 6
     874:	80 93 ca 00 	sts	0x00CA, r24
      break;
     878:	7d c0       	rjmp	.+250    	; 0x974 <USARTInit+0x2e6>
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
     87a:	44 23       	and	r20, r20
     87c:	31 f0       	breq	.+12     	; 0x88a <USARTInit+0x1fc>
     87e:	a0 ed       	ldi	r26, 0xD0	; 208
     880:	b0 e0       	ldi	r27, 0x00	; 0
     882:	8c 91       	ld	r24, X
     884:	82 60       	ori	r24, 0x02	; 2
     886:	8c 93       	st	X, r24
     888:	02 c0       	rjmp	.+4      	; 0x88e <USARTInit+0x200>
      else                    UCSR2A = 0x00;
     88a:	10 92 d0 00 	sts	0x00D0, r1
      UBRR2H = ubrrh; UBRR2L = ubrrl;
     88e:	30 93 d5 00 	sts	0x00D5, r19
     892:	20 93 d4 00 	sts	0x00D4, r18
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     896:	20 e8       	ldi	r18, 0x80	; 128
     898:	02 9f       	mul	r16, r18
     89a:	80 01       	movw	r16, r0
     89c:	11 24       	eor	r1, r1
     89e:	e9 2f       	mov	r30, r25
     8a0:	e1 70       	andi	r30, 0x01	; 1
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	e2 95       	swap	r30
     8a6:	f2 95       	swap	r31
     8a8:	f0 7f       	andi	r31, 0xF0	; 240
     8aa:	fe 27       	eor	r31, r30
     8ac:	e0 7f       	andi	r30, 0xF0	; 240
     8ae:	fe 27       	eor	r31, r30
     8b0:	e0 2b       	or	r30, r16
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
     8b2:	e0 fa       	bst	r14, 0
     8b4:	22 24       	eor	r2, r2
     8b6:	20 f8       	bld	r2, 0
     8b8:	31 2c       	mov	r3, r1
     8ba:	22 0c       	add	r2, r2
     8bc:	33 1c       	adc	r3, r3
     8be:	22 0c       	add	r2, r2
     8c0:	33 1c       	adc	r3, r3
     8c2:	22 0c       	add	r2, r2
     8c4:	33 1c       	adc	r3, r3
      break;
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
      else                    UCSR2A = 0x00;
      UBRR2H = ubrrh; UBRR2L = ubrrl;
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     8c6:	2e 2a       	or	r2, r30
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
     8c8:	8c 2d       	mov	r24, r12
     8ca:	81 70       	andi	r24, 0x01	; 1
     8cc:	89 83       	std	Y+1, r24	; 0x01
     8ce:	1a 82       	std	Y+2, r1	; 0x02
     8d0:	89 81       	ldd	r24, Y+1	; 0x01
     8d2:	9a 81       	ldd	r25, Y+2	; 0x02
     8d4:	00 24       	eor	r0, r0
     8d6:	96 95       	lsr	r25
     8d8:	87 95       	ror	r24
     8da:	07 94       	ror	r0
     8dc:	96 95       	lsr	r25
     8de:	87 95       	ror	r24
     8e0:	07 94       	ror	r0
     8e2:	98 2f       	mov	r25, r24
     8e4:	80 2d       	mov	r24, r0
      break;
    case 2 :
      if ( doubleTransSpeed ) UCSR2A |= (1<<U2X2); // double Transmission Speed
      else                    UCSR2A = 0x00;
      UBRR2H = ubrrh; UBRR2L = ubrrl;
      UCSR2B = ((rx_enable & 0x01)<<RXEN2) | ((rx_int_enable & 0x01)<<RXCIE2) |
     8e6:	82 29       	or	r24, r2
     8e8:	80 93 d1 00 	sts	0x00D1, r24
               ((tx_enable & 0x01)<<TXEN2) | ((tx_int_enable & 0x01)<<TXCIE2);
      UCSR2C=0x06;       // 8 Databit see datasheet
     8ec:	86 e0       	ldi	r24, 0x06	; 6
     8ee:	80 93 d2 00 	sts	0x00D2, r24
      break;
     8f2:	40 c0       	rjmp	.+128    	; 0x974 <USARTInit+0x2e6>
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
     8f4:	44 23       	and	r20, r20
     8f6:	31 f0       	breq	.+12     	; 0x904 <USARTInit+0x276>
     8f8:	e0 e3       	ldi	r30, 0x30	; 48
     8fa:	f1 e0       	ldi	r31, 0x01	; 1
     8fc:	80 81       	ld	r24, Z
     8fe:	82 60       	ori	r24, 0x02	; 2
     900:	80 83       	st	Z, r24
     902:	02 c0       	rjmp	.+4      	; 0x908 <USARTInit+0x27a>
      else                    UCSR3A = 0x00;
     904:	10 92 30 01 	sts	0x0130, r1
      UBRR3H = ubrrh; UBRR3L = ubrrl;
     908:	30 93 35 01 	sts	0x0135, r19
     90c:	20 93 34 01 	sts	0x0134, r18
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     910:	e0 e8       	ldi	r30, 0x80	; 128
     912:	0e 9f       	mul	r16, r30
     914:	80 01       	movw	r16, r0
     916:	11 24       	eor	r1, r1
     918:	91 70       	andi	r25, 0x01	; 1
     91a:	9b 83       	std	Y+3, r25	; 0x03
     91c:	1c 82       	std	Y+4, r1	; 0x04
     91e:	8b 81       	ldd	r24, Y+3	; 0x03
     920:	9c 81       	ldd	r25, Y+4	; 0x04
     922:	82 95       	swap	r24
     924:	92 95       	swap	r25
     926:	90 7f       	andi	r25, 0xF0	; 240
     928:	98 27       	eor	r25, r24
     92a:	80 7f       	andi	r24, 0xF0	; 240
     92c:	98 27       	eor	r25, r24
     92e:	80 2b       	or	r24, r16
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
     930:	fe 2d       	mov	r31, r14
     932:	f1 70       	andi	r31, 0x01	; 1
     934:	fd 83       	std	Y+5, r31	; 0x05
     936:	1e 82       	std	Y+6, r1	; 0x06
     938:	2d 81       	ldd	r18, Y+5	; 0x05
     93a:	3e 81       	ldd	r19, Y+6	; 0x06
     93c:	22 0f       	add	r18, r18
     93e:	33 1f       	adc	r19, r19
     940:	22 0f       	add	r18, r18
     942:	33 1f       	adc	r19, r19
     944:	22 0f       	add	r18, r18
     946:	33 1f       	adc	r19, r19
      break;
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
      else                    UCSR3A = 0x00;
      UBRR3H = ubrrh; UBRR3L = ubrrl;
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     948:	28 2b       	or	r18, r24
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
     94a:	8c 2d       	mov	r24, r12
     94c:	81 70       	andi	r24, 0x01	; 1
     94e:	8f 83       	std	Y+7, r24	; 0x07
     950:	18 86       	std	Y+8, r1	; 0x08
     952:	8f 81       	ldd	r24, Y+7	; 0x07
     954:	98 85       	ldd	r25, Y+8	; 0x08
     956:	00 24       	eor	r0, r0
     958:	96 95       	lsr	r25
     95a:	87 95       	ror	r24
     95c:	07 94       	ror	r0
     95e:	96 95       	lsr	r25
     960:	87 95       	ror	r24
     962:	07 94       	ror	r0
     964:	98 2f       	mov	r25, r24
     966:	80 2d       	mov	r24, r0
      break;
    case 3 :
      if ( doubleTransSpeed ) UCSR3A |= (1<<U2X3); // double Transmission Speed
      else                    UCSR3A = 0x00;
      UBRR3H = ubrrh; UBRR3L = ubrrl;
      UCSR3B = ((rx_enable & 0x01)<<RXEN3) | ((rx_int_enable & 0x01)<<RXCIE3) |
     968:	82 2b       	or	r24, r18
     96a:	80 93 31 01 	sts	0x0131, r24
               ((tx_enable & 0x01)<<TXEN3) | ((tx_int_enable & 0x01)<<TXCIE3);
      UCSR3C=0x06;       // 8 Databit see datasheet
     96e:	86 e0       	ldi	r24, 0x06	; 6
     970:	80 93 32 01 	sts	0x0132, r24
    default: break;
  }
#else
  #warning "MCU unknown"
#endif
} // USART_init
     974:	2a 96       	adiw	r28, 0x0a	; 10
     976:	0f b6       	in	r0, 0x3f	; 63
     978:	f8 94       	cli
     97a:	de bf       	out	0x3e, r29	; 62
     97c:	0f be       	out	0x3f, r0	; 63
     97e:	cd bf       	out	0x3d, r28	; 61
     980:	df 91       	pop	r29
     982:	cf 91       	pop	r28
     984:	1f 91       	pop	r17
     986:	0f 91       	pop	r16
     988:	ef 90       	pop	r14
     98a:	cf 90       	pop	r12
     98c:	bf 90       	pop	r11
     98e:	af 90       	pop	r10
     990:	9f 90       	pop	r9
     992:	8f 90       	pop	r8
     994:	7f 90       	pop	r7
     996:	6f 90       	pop	r6
     998:	5f 90       	pop	r5
     99a:	4f 90       	pop	r4
     99c:	3f 90       	pop	r3
     99e:	2f 90       	pop	r2
     9a0:	08 95       	ret

000009a2 <wiinunchuck_getjoyX>:
	return (int)wiinunchuck_joyX;

	#else

	#if WIINUNCHUCK_JOYCENTERB == 1
	int joyX = (int)wiinunchuck_joyX;
     9a2:	20 91 bb 02 	lds	r18, 0x02BB
     9a6:	30 e0       	ldi	r19, 0x00	; 0
	if(joyX <= WIINUNCHUCK_CENTERJOYX)
     9a8:	2f 38       	cpi	r18, 0x8F	; 143
     9aa:	31 05       	cpc	r19, r1
     9ac:	64 f4       	brge	.+24     	; 0x9c6 <wiinunchuck_getjoyX+0x24>
		joyX = (joyX - WIINUNCHUCK_INMINJOYX) * (127 - 0) / (WIINUNCHUCK_CENTERJOYX - WIINUNCHUCK_INMINJOYX) + 0;
     9ae:	c9 01       	movw	r24, r18
     9b0:	96 95       	lsr	r25
     9b2:	98 2f       	mov	r25, r24
     9b4:	88 27       	eor	r24, r24
     9b6:	97 95       	ror	r25
     9b8:	87 95       	ror	r24
     9ba:	82 1b       	sub	r24, r18
     9bc:	93 0b       	sbc	r25, r19
     9be:	6e e8       	ldi	r22, 0x8E	; 142
     9c0:	70 e0       	ldi	r23, 0x00	; 0
     9c2:	54 d1       	rcall	.+680    	; 0xc6c <__divmodhi4>
     9c4:	0d c0       	rjmp	.+26     	; 0x9e0 <wiinunchuck_getjoyX+0x3e>
	else
		joyX = (joyX - WIINUNCHUCK_CENTERJOYX) * (255 - 127) / (WIINUNCHUCK_INMAXJOYX - WIINUNCHUCK_CENTERJOYX) + 127 - 1;
     9c6:	2e 58       	subi	r18, 0x8E	; 142
     9c8:	31 09       	sbc	r19, r1
     9ca:	c9 01       	movw	r24, r18
     9cc:	96 95       	lsr	r25
     9ce:	98 2f       	mov	r25, r24
     9d0:	88 27       	eor	r24, r24
     9d2:	97 95       	ror	r25
     9d4:	87 95       	ror	r24
     9d6:	61 e7       	ldi	r22, 0x71	; 113
     9d8:	70 e0       	ldi	r23, 0x00	; 0
     9da:	48 d1       	rcall	.+656    	; 0xc6c <__divmodhi4>
     9dc:	62 58       	subi	r22, 0x82	; 130
     9de:	7f 4f       	sbci	r23, 0xFF	; 255
	return joyX-127;
     9e0:	6f 57       	subi	r22, 0x7F	; 127
     9e2:	71 09       	sbc	r23, r1
	#else
	return (int)wiinunchuck_joyX - WIINUNCHUCK_DEFAULTZEROJOYX;
	#endif

	#endif
}
     9e4:	86 2f       	mov	r24, r22
     9e6:	97 2f       	mov	r25, r23
     9e8:	08 95       	ret

000009ea <wiinunchuck_getjoyY>:
	return (int)wiinunchuck_joyY;

	#else

	#if WIINUNCHUCK_JOYCENTERB == 1
	int joyY = (int)wiinunchuck_joyY;
     9ea:	20 91 ba 02 	lds	r18, 0x02BA
     9ee:	30 e0       	ldi	r19, 0x00	; 0
	if(joyY <= WIINUNCHUCK_CENTERJOYY)
     9f0:	20 38       	cpi	r18, 0x80	; 128
     9f2:	31 05       	cpc	r19, r1
     9f4:	64 f4       	brge	.+24     	; 0xa0e <wiinunchuck_getjoyY+0x24>
		joyY = (joyY - WIINUNCHUCK_INMINJOYY) * (127 - 0) / (WIINUNCHUCK_CENTERJOYY - WIINUNCHUCK_INMINJOYY) + 0;
     9f6:	c9 01       	movw	r24, r18
     9f8:	96 95       	lsr	r25
     9fa:	98 2f       	mov	r25, r24
     9fc:	88 27       	eor	r24, r24
     9fe:	97 95       	ror	r25
     a00:	87 95       	ror	r24
     a02:	82 1b       	sub	r24, r18
     a04:	93 0b       	sbc	r25, r19
     a06:	6f e7       	ldi	r22, 0x7F	; 127
     a08:	70 e0       	ldi	r23, 0x00	; 0
     a0a:	30 d1       	rcall	.+608    	; 0xc6c <__divmodhi4>
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <wiinunchuck_getjoyY+0x48>
	else
		joyY = (joyY - WIINUNCHUCK_CENTERJOYY) * (255 - 127) / (WIINUNCHUCK_INMAXJOYY - WIINUNCHUCK_CENTERJOYY) + 127 - 1;
     a0e:	2f 57       	subi	r18, 0x7F	; 127
     a10:	31 09       	sbc	r19, r1
     a12:	b9 01       	movw	r22, r18
     a14:	76 95       	lsr	r23
     a16:	76 2f       	mov	r23, r22
     a18:	66 27       	eor	r22, r22
     a1a:	77 95       	ror	r23
     a1c:	67 95       	ror	r22
     a1e:	30 ff       	sbrs	r19, 0
     a20:	02 c0       	rjmp	.+4      	; 0xa26 <wiinunchuck_getjoyY+0x3c>
     a22:	61 58       	subi	r22, 0x81	; 129
     a24:	7f 4f       	sbci	r23, 0xFF	; 255
     a26:	66 0f       	add	r22, r22
     a28:	67 2f       	mov	r22, r23
     a2a:	66 1f       	adc	r22, r22
     a2c:	77 0b       	sbc	r23, r23
     a2e:	62 58       	subi	r22, 0x82	; 130
     a30:	7f 4f       	sbci	r23, 0xFF	; 255
	return joyY-127;
     a32:	6f 57       	subi	r22, 0x7F	; 127
     a34:	71 09       	sbc	r23, r1
	#else
	return (int)wiinunchuck_joyY - WIINUNCHUCK_DEFAULTZEROJOYY;
	#endif

	#endif
}
     a36:	86 2f       	mov	r24, r22
     a38:	97 2f       	mov	r25, r23
     a3a:	08 95       	ret

00000a3c <wiinunchuck_getbuttonZ>:
 */
uint8_t wiinunchuck_getbuttonZ() {
	#if WIINUNCHUCK_PULSEBUTTON == 1
	return (wiinunchuck_buttonZ && !wiinunchuck_lastbuttonZ);
	#else
	return wiinunchuck_buttonZ;
     a3c:	80 91 b9 02 	lds	r24, 0x02B9
	#endif
}
     a40:	08 95       	ret

00000a42 <wiinunchuck_getbuttonC>:
 */
uint8_t wiinunchuck_getbuttonC() {
	#if WIINUNCHUCK_PULSEBUTTON == 1
	return (wiinunchuck_buttonC && !wiinunchuck_lastbuttonC);
	#else
	return wiinunchuck_buttonC;
     a42:	80 91 b8 02 	lds	r24, 0x02B8
	#endif
}
     a46:	08 95       	ret

00000a48 <wiinunchuck_getangleX>:
 */
int wiinunchuck_getangleX() {
	#if WIINUNCHUCK_GETNONCALIBRATED == 1
	return wiinunchuck_angleX;
	#else
	return wiinunchuck_angleX - WIINUNCHUCK_ZEROANGLEX;
     a48:	20 91 b6 02 	lds	r18, 0x02B6
     a4c:	30 91 b7 02 	lds	r19, 0x02B7
     a50:	2f 50       	subi	r18, 0x0F	; 15
     a52:	32 40       	sbci	r19, 0x02	; 2
	#endif
}
     a54:	82 2f       	mov	r24, r18
     a56:	93 2f       	mov	r25, r19
     a58:	08 95       	ret

00000a5a <wiinunchuck_getangleY>:
 */
int wiinunchuck_getangleY() {
	#if WIINUNCHUCK_GETNONCALIBRATED == 1
	return wiinunchuck_angleY;
	#else
	return wiinunchuck_angleY - WIINUNCHUCK_ZEROANGLEY;
     a5a:	20 91 b4 02 	lds	r18, 0x02B4
     a5e:	30 91 b5 02 	lds	r19, 0x02B5
     a62:	23 51       	subi	r18, 0x13	; 19
     a64:	32 40       	sbci	r19, 0x02	; 2
	#endif
}
     a66:	82 2f       	mov	r24, r18
     a68:	93 2f       	mov	r25, r19
     a6a:	08 95       	ret

00000a6c <wiinunchuck_getangleZ>:

/*
 * get angle Z
 */
int wiinunchuck_getangleZ() {
	return wiinunchuck_angleZ - WIINUNCHUCK_ZEROANGLEZ;
     a6c:	20 91 b2 02 	lds	r18, 0x02B2
     a70:	30 91 b3 02 	lds	r19, 0x02B3
     a74:	22 51       	subi	r18, 0x12	; 18
     a76:	32 40       	sbci	r19, 0x02	; 2
}
     a78:	82 2f       	mov	r24, r18
     a7a:	93 2f       	mov	r25, r19
     a7c:	08 95       	ret

00000a7e <wiinunchuck_avaragefilter>:

#if WIINUNCHUCK_ANGLEFILTER == 1
/*
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
     a7e:	0f 93       	push	r16
     a80:	1f 93       	push	r17
     a82:	db 01       	movw	r26, r22
     a84:	fb 01       	movw	r30, r22
     a86:	45 e1       	ldi	r20, 0x15	; 21
	uint8_t i=0;
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
     a88:	22 81       	ldd	r18, Z+2	; 0x02
     a8a:	33 81       	ldd	r19, Z+3	; 0x03
     a8c:	21 93       	st	Z+, r18
     a8e:	31 93       	st	Z+, r19
     a90:	41 50       	subi	r20, 0x01	; 1
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
	uint8_t i=0;
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
     a92:	d1 f7       	brne	.-12     	; 0xa88 <wiinunchuck_avaragefilter+0xa>
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
     a94:	fb 01       	movw	r30, r22
     a96:	91 a7       	std	Z+41, r25	; 0x29
     a98:	80 a7       	std	Z+40, r24	; 0x28
/*
 * avarage filter over an array
 */
int wiinunchuck_avaragefilter(int input, int wiinunchuck_avarageangle[]) {
	uint8_t i=0;
	long sum=0;
     a9a:	60 e0       	ldi	r22, 0x00	; 0
     a9c:	70 e0       	ldi	r23, 0x00	; 0
     a9e:	cb 01       	movw	r24, r22
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		sum += wiinunchuck_avarageangle[i];
     aa0:	0d 91       	ld	r16, X+
     aa2:	1d 91       	ld	r17, X+
     aa4:	22 27       	eor	r18, r18
     aa6:	17 fd       	sbrc	r17, 7
     aa8:	20 95       	com	r18
     aaa:	32 2f       	mov	r19, r18
     aac:	60 0f       	add	r22, r16
     aae:	71 1f       	adc	r23, r17
     ab0:	82 1f       	adc	r24, r18
     ab2:	93 1f       	adc	r25, r19
	long sum=0;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
		wiinunchuck_avarageangle[i] = wiinunchuck_avarageangle[i+1];
	}
	wiinunchuck_avarageangle[WIINUNCHUCK_ANGLEAVARAGECOEF-1] = input;
	for (i=0; i<WIINUNCHUCK_ANGLEAVARAGECOEF; i++) {
     ab4:	4f 5f       	subi	r20, 0xFF	; 255
     ab6:	45 31       	cpi	r20, 0x15	; 21
     ab8:	99 f7       	brne	.-26     	; 0xaa0 <wiinunchuck_avaragefilter+0x22>
		sum += wiinunchuck_avarageangle[i];
	}
	return (sum/WIINUNCHUCK_ANGLEAVARAGECOEF);
     aba:	25 e1       	ldi	r18, 0x15	; 21
     abc:	30 e0       	ldi	r19, 0x00	; 0
     abe:	40 e0       	ldi	r20, 0x00	; 0
     ac0:	50 e0       	ldi	r21, 0x00	; 0
     ac2:	e7 d0       	rcall	.+462    	; 0xc92 <__divmodsi4>
}
     ac4:	82 2f       	mov	r24, r18
     ac6:	93 2f       	mov	r25, r19
     ac8:	1f 91       	pop	r17
     aca:	0f 91       	pop	r16
     acc:	08 95       	ret

00000ace <wiinunchuck_update>:
#endif

/*
 * get new data
 */
void wiinunchuck_update() {
     ace:	af 92       	push	r10
     ad0:	bf 92       	push	r11
     ad2:	cf 92       	push	r12
     ad4:	df 92       	push	r13
     ad6:	ef 92       	push	r14
     ad8:	ff 92       	push	r15
     ada:	0f 93       	push	r16
     adc:	1f 93       	push	r17
     ade:	cf 93       	push	r28
     ae0:	df 93       	push	r29
     ae2:	00 d0       	rcall	.+0      	; 0xae4 <wiinunchuck_update+0x16>
     ae4:	00 d0       	rcall	.+0      	; 0xae6 <wiinunchuck_update+0x18>
     ae6:	cd b7       	in	r28, 0x3d	; 61
     ae8:	de b7       	in	r29, 0x3e	; 62
	uint8_t i=0;
	uint8_t buff[WIINUNCHUCK_READBYTES];
	memset(buff, 0, sizeof(buff));
     aea:	ee 24       	eor	r14, r14
     aec:	e3 94       	inc	r14
     aee:	f1 2c       	mov	r15, r1
     af0:	ec 0e       	add	r14, r28
     af2:	fd 1e       	adc	r15, r29
     af4:	86 e0       	ldi	r24, 0x06	; 6
     af6:	f7 01       	movw	r30, r14
     af8:	11 92       	st	Z+, r1
     afa:	8a 95       	dec	r24
     afc:	e9 f7       	brne	.-6      	; 0xaf8 <wiinunchuck_update+0x2a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     afe:	8f e3       	ldi	r24, 0x3F	; 63
     b00:	96 e0       	ldi	r25, 0x06	; 6
     b02:	01 97       	sbiw	r24, 0x01	; 1
     b04:	f1 f7       	brne	.-4      	; 0xb02 <wiinunchuck_update+0x34>
     b06:	00 c0       	rjmp	.+0      	; 0xb08 <wiinunchuck_update+0x3a>
     b08:	00 00       	nop

	//request data
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
     b0a:	84 ea       	ldi	r24, 0xA4	; 164
     b0c:	f7 dc       	rcall	.-1554   	; 0x4fc <i2c_start_wait>
	i2c_write(0x00);
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	26 dd       	rcall	.-1460   	; 0x55e <i2c_write>
	i2c_stop();
     b12:	1c dd       	rcall	.-1480   	; 0x54c <i2c_stop>
     b14:	ef e3       	ldi	r30, 0x3F	; 63
     b16:	f6 e0       	ldi	r31, 0x06	; 6
     b18:	31 97       	sbiw	r30, 0x01	; 1
     b1a:	f1 f7       	brne	.-4      	; 0xb18 <wiinunchuck_update+0x4a>
     b1c:	00 c0       	rjmp	.+0      	; 0xb1e <wiinunchuck_update+0x50>
     b1e:	00 00       	nop
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
     b20:	85 ea       	ldi	r24, 0xA5	; 165
     b22:	ec dc       	rcall	.-1576   	; 0x4fc <i2c_start_wait>
     b24:	87 01       	movw	r16, r14
#endif

/*
 * get new data
 */
void wiinunchuck_update() {
     b26:	6e 01       	movw	r12, r28
     b28:	f7 e0       	ldi	r31, 0x07	; 7
     b2a:	cf 0e       	add	r12, r31
     b2c:	d1 1c       	adc	r13, r1
     b2e:	5e 01       	movw	r10, r28
     b30:	36 e0       	ldi	r19, 0x06	; 6
     b32:	a3 0e       	add	r10, r19
     b34:	b1 1c       	adc	r11, r1
     b36:	06 c0       	rjmp	.+12     	; 0xb44 <wiinunchuck_update+0x76>
	i2c_write(0x00);
	i2c_stop();
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
		if(i==WIINUNCHUCK_READBYTES-1)
     b38:	ea 14       	cp	r14, r10
     b3a:	fb 04       	cpc	r15, r11
     b3c:	19 f4       	brne	.+6      	; 0xb44 <wiinunchuck_update+0x76>
			buff[i] = i2c_readNak();
     b3e:	2c dd       	rcall	.-1448   	; 0x598 <i2c_readNak>
     b40:	8e 83       	std	Y+6, r24	; 0x06
     b42:	07 c0       	rjmp	.+14     	; 0xb52 <wiinunchuck_update+0x84>
		else
			buff[i] = i2c_readAck();
     b44:	1e dd       	rcall	.-1476   	; 0x582 <i2c_readAck>
     b46:	f7 01       	movw	r30, r14
     b48:	81 93       	st	Z+, r24
     b4a:	7f 01       	movw	r14, r30
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
	i2c_write(0x00);
	i2c_stop();
	_delay_us(400);
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_READ);
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
     b4c:	ec 15       	cp	r30, r12
     b4e:	fd 05       	cpc	r31, r13
     b50:	99 f7       	brne	.-26     	; 0xb38 <wiinunchuck_update+0x6a>
		if(i==WIINUNCHUCK_READBYTES-1)
			buff[i] = i2c_readNak();
		else
			buff[i] = i2c_readAck();
	}
	i2c_stop();
     b52:	fc dc       	rcall	.-1544   	; 0x54c <i2c_stop>
     b54:	8f e3       	ldi	r24, 0x3F	; 63
     b56:	96 e0       	ldi	r25, 0x06	; 6
     b58:	01 97       	sbiw	r24, 0x01	; 1
     b5a:	f1 f7       	brne	.-4      	; 0xb58 <wiinunchuck_update+0x8a>
     b5c:	00 c0       	rjmp	.+0      	; 0xb5e <wiinunchuck_update+0x90>
     b5e:	00 00       	nop
	_delay_us(400);

	//decodebyte
	#if WIINUNCHUCK_DECODEBYTE == 1
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
		buff[i] = wiinunchuck_decode(buff[i]);
     b60:	97 e1       	ldi	r25, 0x17	; 23
     b62:	f8 01       	movw	r30, r16
     b64:	80 81       	ld	r24, Z
     b66:	89 27       	eor	r24, r25
     b68:	89 5e       	subi	r24, 0xE9	; 233
     b6a:	81 93       	st	Z+, r24
     b6c:	8f 01       	movw	r16, r30
	i2c_stop();
	_delay_us(400);

	//decodebyte
	#if WIINUNCHUCK_DECODEBYTE == 1
	for(i=0; i<WIINUNCHUCK_READBYTES; i++) {
     b6e:	ec 15       	cp	r30, r12
     b70:	fd 05       	cpc	r31, r13
     b72:	b9 f7       	brne	.-18     	; 0xb62 <wiinunchuck_update+0x94>
	wiinunchuck_lastbuttonZ = wiinunchuck_buttonZ;
	wiinunchuck_lastbuttonC = wiinunchuck_buttonC;
	#endif

	//get joypad
	wiinunchuck_joyX = buff[0];
     b74:	89 81       	ldd	r24, Y+1	; 0x01
     b76:	80 93 bb 02 	sts	0x02BB, r24
	wiinunchuck_joyY = buff[1];
     b7a:	8a 81       	ldd	r24, Y+2	; 0x02
     b7c:	80 93 ba 02 	sts	0x02BA, r24

	//get button
	wiinunchuck_buttonZ = !(buff[5] & 0b00000001);
     b80:	8e 81       	ldd	r24, Y+6	; 0x06
     b82:	98 2f       	mov	r25, r24
     b84:	90 95       	com	r25
     b86:	91 70       	andi	r25, 0x01	; 1
     b88:	90 93 b9 02 	sts	0x02B9, r25
	wiinunchuck_buttonC = !((buff[5] & 0b00000010) >> 1);
     b8c:	91 e0       	ldi	r25, 0x01	; 1
     b8e:	81 fd       	sbrc	r24, 1
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	90 93 b8 02 	sts	0x02B8, r25

	//get angle
	wiinunchuck_angleX = (buff[2] << 2) + ((buff[5] & (0b00000011 << (1*2)) >> (1*2)));
     b96:	83 70       	andi	r24, 0x03	; 3
     b98:	90 e0       	ldi	r25, 0x00	; 0
     b9a:	2b 81       	ldd	r18, Y+3	; 0x03
     b9c:	ac 01       	movw	r20, r24
     b9e:	64 e0       	ldi	r22, 0x04	; 4
     ba0:	26 9f       	mul	r18, r22
     ba2:	40 0d       	add	r20, r0
     ba4:	51 1d       	adc	r21, r1
     ba6:	11 24       	eor	r1, r1
     ba8:	50 93 b7 02 	sts	0x02B7, r21
     bac:	40 93 b6 02 	sts	0x02B6, r20
	wiinunchuck_angleY = (buff[3] << 2) + ((buff[5] & (0b00000011 << (2*2)) >> (2*2)));
     bb0:	2c 81       	ldd	r18, Y+4	; 0x04
     bb2:	fc 01       	movw	r30, r24
     bb4:	44 e0       	ldi	r20, 0x04	; 4
     bb6:	24 9f       	mul	r18, r20
     bb8:	e0 0d       	add	r30, r0
     bba:	f1 1d       	adc	r31, r1
     bbc:	11 24       	eor	r1, r1
     bbe:	f0 93 b5 02 	sts	0x02B5, r31
     bc2:	e0 93 b4 02 	sts	0x02B4, r30
	wiinunchuck_angleZ = (buff[4] << 2) + ((buff[5] & (0b00000011 << (3*2)) >> (3*2)));
     bc6:	2d 81       	ldd	r18, Y+5	; 0x05
     bc8:	54 e0       	ldi	r21, 0x04	; 4
     bca:	25 9f       	mul	r18, r21
     bcc:	80 0d       	add	r24, r0
     bce:	91 1d       	adc	r25, r1
     bd0:	11 24       	eor	r1, r1
     bd2:	90 93 b3 02 	sts	0x02B3, r25
     bd6:	80 93 b2 02 	sts	0x02B2, r24

	//filter angle
	#if WIINUNCHUCK_ANGLEFILTER == 1
	wiinunchuck_angleX = wiinunchuck_avaragefilter(wiinunchuck_angleX, (int *)wiinunchuck_avarageangleX);
     bda:	80 91 b6 02 	lds	r24, 0x02B6
     bde:	90 91 b7 02 	lds	r25, 0x02B7
     be2:	65 ef       	ldi	r22, 0xF5	; 245
     be4:	72 e0       	ldi	r23, 0x02	; 2
     be6:	4b df       	rcall	.-362    	; 0xa7e <wiinunchuck_avaragefilter>
     be8:	90 93 b7 02 	sts	0x02B7, r25
     bec:	80 93 b6 02 	sts	0x02B6, r24
	wiinunchuck_angleY = wiinunchuck_avaragefilter(wiinunchuck_angleY, (int *)wiinunchuck_avarageangleY);
     bf0:	80 91 b4 02 	lds	r24, 0x02B4
     bf4:	90 91 b5 02 	lds	r25, 0x02B5
     bf8:	6b ec       	ldi	r22, 0xCB	; 203
     bfa:	72 e0       	ldi	r23, 0x02	; 2
     bfc:	40 df       	rcall	.-384    	; 0xa7e <wiinunchuck_avaragefilter>
     bfe:	90 93 b5 02 	sts	0x02B5, r25
     c02:	80 93 b4 02 	sts	0x02B4, r24
	wiinunchuck_angleZ = wiinunchuck_avaragefilter(wiinunchuck_angleZ, (int *)wiinunchuck_avarageangleZ);
     c06:	80 91 b2 02 	lds	r24, 0x02B2
     c0a:	90 91 b3 02 	lds	r25, 0x02B3
     c0e:	6f e1       	ldi	r22, 0x1F	; 31
     c10:	73 e0       	ldi	r23, 0x03	; 3
     c12:	35 df       	rcall	.-406    	; 0xa7e <wiinunchuck_avaragefilter>
     c14:	90 93 b3 02 	sts	0x02B3, r25
     c18:	80 93 b2 02 	sts	0x02B2, r24
	#endif
}
     c1c:	26 96       	adiw	r28, 0x06	; 6
     c1e:	0f b6       	in	r0, 0x3f	; 63
     c20:	f8 94       	cli
     c22:	de bf       	out	0x3e, r29	; 62
     c24:	0f be       	out	0x3f, r0	; 63
     c26:	cd bf       	out	0x3d, r28	; 61
     c28:	df 91       	pop	r29
     c2a:	cf 91       	pop	r28
     c2c:	1f 91       	pop	r17
     c2e:	0f 91       	pop	r16
     c30:	ff 90       	pop	r15
     c32:	ef 90       	pop	r14
     c34:	df 90       	pop	r13
     c36:	cf 90       	pop	r12
     c38:	bf 90       	pop	r11
     c3a:	af 90       	pop	r10
     c3c:	08 95       	ret

00000c3e <wiinunchuck_init>:
 * init wiinunchuck
 */
void wiinunchuck_init() {
	#if WIINUNCHUCK_I2CINIT == 1
	//init i2c
	i2c_init();
     c3e:	58 dc       	rcall	.-1872   	; 0x4f0 <i2c_init>
     c40:	8f e8       	ldi	r24, 0x8F	; 143
     c42:	91 e0       	ldi	r25, 0x01	; 1
     c44:	01 97       	sbiw	r24, 0x01	; 1
     c46:	f1 f7       	brne	.-4      	; 0xc44 <wiinunchuck_init+0x6>
     c48:	00 c0       	rjmp	.+0      	; 0xc4a <wiinunchuck_init+0xc>
     c4a:	00 00       	nop
	#endif

	//standard init: 0x40 -> 0x00
	//alternative init: 0xF0 -> 0x55 followed by 0xFB -> 0x00, lets us use 3rd party nunchucks
	//no longer need to decode bytes in _nunchuk_decode_byte
	i2c_start_wait(WIINUNCHUCK_ADDR | I2C_WRITE);
     c4c:	84 ea       	ldi	r24, 0xA4	; 164
     c4e:	56 dc       	rcall	.-1876   	; 0x4fc <i2c_start_wait>
	i2c_write(0x40);	//0xF0
     c50:	80 e4       	ldi	r24, 0x40	; 64
     c52:	85 dc       	rcall	.-1782   	; 0x55e <i2c_write>
	i2c_write(0x00);	//0x55
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	83 dc       	rcall	.-1786   	; 0x55e <i2c_write>
	i2c_stop();
     c58:	79 dc       	rcall	.-1806   	; 0x54c <i2c_stop>
	printf("after stop");
     c5a:	8c e9       	ldi	r24, 0x9C	; 156
     c5c:	92 e0       	ldi	r25, 0x02	; 2
     c5e:	9f 93       	push	r25
     c60:	8f 93       	push	r24
     c62:	68 d0       	rcall	.+208    	; 0xd34 <printf>
	i2c_write(0x00);	//0x00
	i2c_stop();
	//update
	printf("before update");
	*/
	wiinunchuck_update();
     c64:	34 df       	rcall	.-408    	; 0xace <wiinunchuck_update>
     c66:	0f 90       	pop	r0
     c68:	0f 90       	pop	r0
     c6a:	08 95       	ret

00000c6c <__divmodhi4>:
     c6c:	97 fb       	bst	r25, 7
     c6e:	07 2e       	mov	r0, r23
     c70:	16 f4       	brtc	.+4      	; 0xc76 <__divmodhi4+0xa>
     c72:	00 94       	com	r0
     c74:	06 d0       	rcall	.+12     	; 0xc82 <__divmodhi4_neg1>
     c76:	77 fd       	sbrc	r23, 7
     c78:	08 d0       	rcall	.+16     	; 0xc8a <__divmodhi4_neg2>
     c7a:	26 d0       	rcall	.+76     	; 0xcc8 <__udivmodhi4>
     c7c:	07 fc       	sbrc	r0, 7
     c7e:	05 d0       	rcall	.+10     	; 0xc8a <__divmodhi4_neg2>
     c80:	3e f4       	brtc	.+14     	; 0xc90 <__divmodhi4_exit>

00000c82 <__divmodhi4_neg1>:
     c82:	90 95       	com	r25
     c84:	81 95       	neg	r24
     c86:	9f 4f       	sbci	r25, 0xFF	; 255
     c88:	08 95       	ret

00000c8a <__divmodhi4_neg2>:
     c8a:	70 95       	com	r23
     c8c:	61 95       	neg	r22
     c8e:	7f 4f       	sbci	r23, 0xFF	; 255

00000c90 <__divmodhi4_exit>:
     c90:	08 95       	ret

00000c92 <__divmodsi4>:
     c92:	05 2e       	mov	r0, r21
     c94:	97 fb       	bst	r25, 7
     c96:	16 f4       	brtc	.+4      	; 0xc9c <__divmodsi4+0xa>
     c98:	00 94       	com	r0
     c9a:	06 d0       	rcall	.+12     	; 0xca8 <__divmodsi4_neg1>
     c9c:	57 fd       	sbrc	r21, 7
     c9e:	0c d0       	rcall	.+24     	; 0xcb8 <__divmodsi4_neg2>
     ca0:	27 d0       	rcall	.+78     	; 0xcf0 <__udivmodsi4>
     ca2:	07 fc       	sbrc	r0, 7
     ca4:	09 d0       	rcall	.+18     	; 0xcb8 <__divmodsi4_neg2>
     ca6:	7e f4       	brtc	.+30     	; 0xcc6 <__divmodsi4_exit>

00000ca8 <__divmodsi4_neg1>:
     ca8:	90 95       	com	r25
     caa:	80 95       	com	r24
     cac:	70 95       	com	r23
     cae:	61 95       	neg	r22
     cb0:	7f 4f       	sbci	r23, 0xFF	; 255
     cb2:	8f 4f       	sbci	r24, 0xFF	; 255
     cb4:	9f 4f       	sbci	r25, 0xFF	; 255
     cb6:	08 95       	ret

00000cb8 <__divmodsi4_neg2>:
     cb8:	50 95       	com	r21
     cba:	40 95       	com	r20
     cbc:	30 95       	com	r19
     cbe:	21 95       	neg	r18
     cc0:	3f 4f       	sbci	r19, 0xFF	; 255
     cc2:	4f 4f       	sbci	r20, 0xFF	; 255
     cc4:	5f 4f       	sbci	r21, 0xFF	; 255

00000cc6 <__divmodsi4_exit>:
     cc6:	08 95       	ret

00000cc8 <__udivmodhi4>:
     cc8:	aa 1b       	sub	r26, r26
     cca:	bb 1b       	sub	r27, r27
     ccc:	51 e1       	ldi	r21, 0x11	; 17
     cce:	07 c0       	rjmp	.+14     	; 0xcde <__udivmodhi4_ep>

00000cd0 <__udivmodhi4_loop>:
     cd0:	aa 1f       	adc	r26, r26
     cd2:	bb 1f       	adc	r27, r27
     cd4:	a6 17       	cp	r26, r22
     cd6:	b7 07       	cpc	r27, r23
     cd8:	10 f0       	brcs	.+4      	; 0xcde <__udivmodhi4_ep>
     cda:	a6 1b       	sub	r26, r22
     cdc:	b7 0b       	sbc	r27, r23

00000cde <__udivmodhi4_ep>:
     cde:	88 1f       	adc	r24, r24
     ce0:	99 1f       	adc	r25, r25
     ce2:	5a 95       	dec	r21
     ce4:	a9 f7       	brne	.-22     	; 0xcd0 <__udivmodhi4_loop>
     ce6:	80 95       	com	r24
     ce8:	90 95       	com	r25
     cea:	bc 01       	movw	r22, r24
     cec:	cd 01       	movw	r24, r26
     cee:	08 95       	ret

00000cf0 <__udivmodsi4>:
     cf0:	a1 e2       	ldi	r26, 0x21	; 33
     cf2:	1a 2e       	mov	r1, r26
     cf4:	aa 1b       	sub	r26, r26
     cf6:	bb 1b       	sub	r27, r27
     cf8:	fd 01       	movw	r30, r26
     cfa:	0d c0       	rjmp	.+26     	; 0xd16 <__udivmodsi4_ep>

00000cfc <__udivmodsi4_loop>:
     cfc:	aa 1f       	adc	r26, r26
     cfe:	bb 1f       	adc	r27, r27
     d00:	ee 1f       	adc	r30, r30
     d02:	ff 1f       	adc	r31, r31
     d04:	a2 17       	cp	r26, r18
     d06:	b3 07       	cpc	r27, r19
     d08:	e4 07       	cpc	r30, r20
     d0a:	f5 07       	cpc	r31, r21
     d0c:	20 f0       	brcs	.+8      	; 0xd16 <__udivmodsi4_ep>
     d0e:	a2 1b       	sub	r26, r18
     d10:	b3 0b       	sbc	r27, r19
     d12:	e4 0b       	sbc	r30, r20
     d14:	f5 0b       	sbc	r31, r21

00000d16 <__udivmodsi4_ep>:
     d16:	66 1f       	adc	r22, r22
     d18:	77 1f       	adc	r23, r23
     d1a:	88 1f       	adc	r24, r24
     d1c:	99 1f       	adc	r25, r25
     d1e:	1a 94       	dec	r1
     d20:	69 f7       	brne	.-38     	; 0xcfc <__udivmodsi4_loop>
     d22:	60 95       	com	r22
     d24:	70 95       	com	r23
     d26:	80 95       	com	r24
     d28:	90 95       	com	r25
     d2a:	9b 01       	movw	r18, r22
     d2c:	ac 01       	movw	r20, r24
     d2e:	bd 01       	movw	r22, r26
     d30:	cf 01       	movw	r24, r30
     d32:	08 95       	ret

00000d34 <printf>:
     d34:	cf 93       	push	r28
     d36:	df 93       	push	r29
     d38:	cd b7       	in	r28, 0x3d	; 61
     d3a:	de b7       	in	r29, 0x3e	; 62
     d3c:	fe 01       	movw	r30, r28
     d3e:	36 96       	adiw	r30, 0x06	; 6
     d40:	61 91       	ld	r22, Z+
     d42:	71 91       	ld	r23, Z+
     d44:	af 01       	movw	r20, r30
     d46:	80 91 4b 03 	lds	r24, 0x034B
     d4a:	90 91 4c 03 	lds	r25, 0x034C
     d4e:	32 d0       	rcall	.+100    	; 0xdb4 <vfprintf>
     d50:	df 91       	pop	r29
     d52:	cf 91       	pop	r28
     d54:	08 95       	ret

00000d56 <puts>:
     d56:	0f 93       	push	r16
     d58:	1f 93       	push	r17
     d5a:	cf 93       	push	r28
     d5c:	df 93       	push	r29
     d5e:	8c 01       	movw	r16, r24
     d60:	e0 91 4b 03 	lds	r30, 0x034B
     d64:	f0 91 4c 03 	lds	r31, 0x034C
     d68:	83 81       	ldd	r24, Z+3	; 0x03
     d6a:	81 ff       	sbrs	r24, 1
     d6c:	1b c0       	rjmp	.+54     	; 0xda4 <puts+0x4e>
     d6e:	c0 e0       	ldi	r28, 0x00	; 0
     d70:	d0 e0       	ldi	r29, 0x00	; 0
     d72:	05 c0       	rjmp	.+10     	; 0xd7e <puts+0x28>
     d74:	19 95       	eicall
     d76:	89 2b       	or	r24, r25
     d78:	11 f0       	breq	.+4      	; 0xd7e <puts+0x28>
     d7a:	cf ef       	ldi	r28, 0xFF	; 255
     d7c:	df ef       	ldi	r29, 0xFF	; 255
     d7e:	f8 01       	movw	r30, r16
     d80:	81 91       	ld	r24, Z+
     d82:	8f 01       	movw	r16, r30
     d84:	60 91 4b 03 	lds	r22, 0x034B
     d88:	70 91 4c 03 	lds	r23, 0x034C
     d8c:	db 01       	movw	r26, r22
     d8e:	18 96       	adiw	r26, 0x08	; 8
     d90:	ed 91       	ld	r30, X+
     d92:	fc 91       	ld	r31, X
     d94:	19 97       	sbiw	r26, 0x09	; 9
     d96:	81 11       	cpse	r24, r1
     d98:	ed cf       	rjmp	.-38     	; 0xd74 <puts+0x1e>
     d9a:	8a e0       	ldi	r24, 0x0A	; 10
     d9c:	19 95       	eicall
     d9e:	89 2b       	or	r24, r25
     da0:	09 f4       	brne	.+2      	; 0xda4 <puts+0x4e>
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <puts+0x52>
     da4:	cf ef       	ldi	r28, 0xFF	; 255
     da6:	df ef       	ldi	r29, 0xFF	; 255
     da8:	ce 01       	movw	r24, r28
     daa:	df 91       	pop	r29
     dac:	cf 91       	pop	r28
     dae:	1f 91       	pop	r17
     db0:	0f 91       	pop	r16
     db2:	08 95       	ret

00000db4 <vfprintf>:
     db4:	2f 92       	push	r2
     db6:	3f 92       	push	r3
     db8:	4f 92       	push	r4
     dba:	5f 92       	push	r5
     dbc:	6f 92       	push	r6
     dbe:	7f 92       	push	r7
     dc0:	8f 92       	push	r8
     dc2:	9f 92       	push	r9
     dc4:	af 92       	push	r10
     dc6:	bf 92       	push	r11
     dc8:	cf 92       	push	r12
     dca:	df 92       	push	r13
     dcc:	ef 92       	push	r14
     dce:	ff 92       	push	r15
     dd0:	0f 93       	push	r16
     dd2:	1f 93       	push	r17
     dd4:	cf 93       	push	r28
     dd6:	df 93       	push	r29
     dd8:	cd b7       	in	r28, 0x3d	; 61
     dda:	de b7       	in	r29, 0x3e	; 62
     ddc:	2c 97       	sbiw	r28, 0x0c	; 12
     dde:	0f b6       	in	r0, 0x3f	; 63
     de0:	f8 94       	cli
     de2:	de bf       	out	0x3e, r29	; 62
     de4:	0f be       	out	0x3f, r0	; 63
     de6:	cd bf       	out	0x3d, r28	; 61
     de8:	7c 01       	movw	r14, r24
     dea:	6b 01       	movw	r12, r22
     dec:	8a 01       	movw	r16, r20
     dee:	fc 01       	movw	r30, r24
     df0:	17 82       	std	Z+7, r1	; 0x07
     df2:	16 82       	std	Z+6, r1	; 0x06
     df4:	83 81       	ldd	r24, Z+3	; 0x03
     df6:	81 ff       	sbrs	r24, 1
     df8:	b9 c1       	rjmp	.+882    	; 0x116c <vfprintf+0x3b8>
     dfa:	88 24       	eor	r8, r8
     dfc:	83 94       	inc	r8
     dfe:	91 2c       	mov	r9, r1
     e00:	8c 0e       	add	r8, r28
     e02:	9d 1e       	adc	r9, r29
     e04:	f7 01       	movw	r30, r14
     e06:	93 81       	ldd	r25, Z+3	; 0x03
     e08:	f6 01       	movw	r30, r12
     e0a:	93 fd       	sbrc	r25, 3
     e0c:	85 91       	lpm	r24, Z+
     e0e:	93 ff       	sbrs	r25, 3
     e10:	81 91       	ld	r24, Z+
     e12:	6f 01       	movw	r12, r30
     e14:	88 23       	and	r24, r24
     e16:	09 f4       	brne	.+2      	; 0xe1a <vfprintf+0x66>
     e18:	a5 c1       	rjmp	.+842    	; 0x1164 <vfprintf+0x3b0>
     e1a:	85 32       	cpi	r24, 0x25	; 37
     e1c:	39 f4       	brne	.+14     	; 0xe2c <vfprintf+0x78>
     e1e:	93 fd       	sbrc	r25, 3
     e20:	85 91       	lpm	r24, Z+
     e22:	93 ff       	sbrs	r25, 3
     e24:	81 91       	ld	r24, Z+
     e26:	6f 01       	movw	r12, r30
     e28:	85 32       	cpi	r24, 0x25	; 37
     e2a:	21 f4       	brne	.+8      	; 0xe34 <vfprintf+0x80>
     e2c:	b7 01       	movw	r22, r14
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	cf d1       	rcall	.+926    	; 0x11d0 <fputc>
     e32:	e8 cf       	rjmp	.-48     	; 0xe04 <vfprintf+0x50>
     e34:	51 2c       	mov	r5, r1
     e36:	31 2c       	mov	r3, r1
     e38:	20 e0       	ldi	r18, 0x00	; 0
     e3a:	20 32       	cpi	r18, 0x20	; 32
     e3c:	a8 f4       	brcc	.+42     	; 0xe68 <vfprintf+0xb4>
     e3e:	8b 32       	cpi	r24, 0x2B	; 43
     e40:	61 f0       	breq	.+24     	; 0xe5a <vfprintf+0xa6>
     e42:	28 f4       	brcc	.+10     	; 0xe4e <vfprintf+0x9a>
     e44:	80 32       	cpi	r24, 0x20	; 32
     e46:	51 f0       	breq	.+20     	; 0xe5c <vfprintf+0xa8>
     e48:	83 32       	cpi	r24, 0x23	; 35
     e4a:	71 f4       	brne	.+28     	; 0xe68 <vfprintf+0xb4>
     e4c:	0b c0       	rjmp	.+22     	; 0xe64 <vfprintf+0xb0>
     e4e:	8d 32       	cpi	r24, 0x2D	; 45
     e50:	39 f0       	breq	.+14     	; 0xe60 <vfprintf+0xac>
     e52:	80 33       	cpi	r24, 0x30	; 48
     e54:	49 f4       	brne	.+18     	; 0xe68 <vfprintf+0xb4>
     e56:	21 60       	ori	r18, 0x01	; 1
     e58:	28 c0       	rjmp	.+80     	; 0xeaa <vfprintf+0xf6>
     e5a:	22 60       	ori	r18, 0x02	; 2
     e5c:	24 60       	ori	r18, 0x04	; 4
     e5e:	25 c0       	rjmp	.+74     	; 0xeaa <vfprintf+0xf6>
     e60:	28 60       	ori	r18, 0x08	; 8
     e62:	23 c0       	rjmp	.+70     	; 0xeaa <vfprintf+0xf6>
     e64:	20 61       	ori	r18, 0x10	; 16
     e66:	21 c0       	rjmp	.+66     	; 0xeaa <vfprintf+0xf6>
     e68:	27 fd       	sbrc	r18, 7
     e6a:	27 c0       	rjmp	.+78     	; 0xeba <vfprintf+0x106>
     e6c:	38 2f       	mov	r19, r24
     e6e:	30 53       	subi	r19, 0x30	; 48
     e70:	3a 30       	cpi	r19, 0x0A	; 10
     e72:	78 f4       	brcc	.+30     	; 0xe92 <vfprintf+0xde>
     e74:	26 ff       	sbrs	r18, 6
     e76:	06 c0       	rjmp	.+12     	; 0xe84 <vfprintf+0xd0>
     e78:	fa e0       	ldi	r31, 0x0A	; 10
     e7a:	5f 9e       	mul	r5, r31
     e7c:	30 0d       	add	r19, r0
     e7e:	11 24       	eor	r1, r1
     e80:	53 2e       	mov	r5, r19
     e82:	13 c0       	rjmp	.+38     	; 0xeaa <vfprintf+0xf6>
     e84:	8a e0       	ldi	r24, 0x0A	; 10
     e86:	38 9e       	mul	r3, r24
     e88:	30 0d       	add	r19, r0
     e8a:	11 24       	eor	r1, r1
     e8c:	33 2e       	mov	r3, r19
     e8e:	20 62       	ori	r18, 0x20	; 32
     e90:	0c c0       	rjmp	.+24     	; 0xeaa <vfprintf+0xf6>
     e92:	8e 32       	cpi	r24, 0x2E	; 46
     e94:	21 f4       	brne	.+8      	; 0xe9e <vfprintf+0xea>
     e96:	26 fd       	sbrc	r18, 6
     e98:	65 c1       	rjmp	.+714    	; 0x1164 <vfprintf+0x3b0>
     e9a:	20 64       	ori	r18, 0x40	; 64
     e9c:	06 c0       	rjmp	.+12     	; 0xeaa <vfprintf+0xf6>
     e9e:	8c 36       	cpi	r24, 0x6C	; 108
     ea0:	11 f4       	brne	.+4      	; 0xea6 <vfprintf+0xf2>
     ea2:	20 68       	ori	r18, 0x80	; 128
     ea4:	02 c0       	rjmp	.+4      	; 0xeaa <vfprintf+0xf6>
     ea6:	88 36       	cpi	r24, 0x68	; 104
     ea8:	41 f4       	brne	.+16     	; 0xeba <vfprintf+0x106>
     eaa:	f6 01       	movw	r30, r12
     eac:	93 fd       	sbrc	r25, 3
     eae:	85 91       	lpm	r24, Z+
     eb0:	93 ff       	sbrs	r25, 3
     eb2:	81 91       	ld	r24, Z+
     eb4:	6f 01       	movw	r12, r30
     eb6:	81 11       	cpse	r24, r1
     eb8:	c0 cf       	rjmp	.-128    	; 0xe3a <vfprintf+0x86>
     eba:	98 2f       	mov	r25, r24
     ebc:	95 54       	subi	r25, 0x45	; 69
     ebe:	93 30       	cpi	r25, 0x03	; 3
     ec0:	18 f0       	brcs	.+6      	; 0xec8 <vfprintf+0x114>
     ec2:	90 52       	subi	r25, 0x20	; 32
     ec4:	93 30       	cpi	r25, 0x03	; 3
     ec6:	28 f4       	brcc	.+10     	; 0xed2 <vfprintf+0x11e>
     ec8:	0c 5f       	subi	r16, 0xFC	; 252
     eca:	1f 4f       	sbci	r17, 0xFF	; 255
     ecc:	ff e3       	ldi	r31, 0x3F	; 63
     ece:	f9 83       	std	Y+1, r31	; 0x01
     ed0:	0d c0       	rjmp	.+26     	; 0xeec <vfprintf+0x138>
     ed2:	83 36       	cpi	r24, 0x63	; 99
     ed4:	31 f0       	breq	.+12     	; 0xee2 <vfprintf+0x12e>
     ed6:	83 37       	cpi	r24, 0x73	; 115
     ed8:	71 f0       	breq	.+28     	; 0xef6 <vfprintf+0x142>
     eda:	83 35       	cpi	r24, 0x53	; 83
     edc:	09 f0       	breq	.+2      	; 0xee0 <vfprintf+0x12c>
     ede:	5a c0       	rjmp	.+180    	; 0xf94 <vfprintf+0x1e0>
     ee0:	22 c0       	rjmp	.+68     	; 0xf26 <vfprintf+0x172>
     ee2:	f8 01       	movw	r30, r16
     ee4:	80 81       	ld	r24, Z
     ee6:	89 83       	std	Y+1, r24	; 0x01
     ee8:	0e 5f       	subi	r16, 0xFE	; 254
     eea:	1f 4f       	sbci	r17, 0xFF	; 255
     eec:	44 24       	eor	r4, r4
     eee:	43 94       	inc	r4
     ef0:	51 2c       	mov	r5, r1
     ef2:	54 01       	movw	r10, r8
     ef4:	14 c0       	rjmp	.+40     	; 0xf1e <vfprintf+0x16a>
     ef6:	38 01       	movw	r6, r16
     ef8:	f2 e0       	ldi	r31, 0x02	; 2
     efa:	6f 0e       	add	r6, r31
     efc:	71 1c       	adc	r7, r1
     efe:	f8 01       	movw	r30, r16
     f00:	a0 80       	ld	r10, Z
     f02:	b1 80       	ldd	r11, Z+1	; 0x01
     f04:	26 ff       	sbrs	r18, 6
     f06:	03 c0       	rjmp	.+6      	; 0xf0e <vfprintf+0x15a>
     f08:	65 2d       	mov	r22, r5
     f0a:	70 e0       	ldi	r23, 0x00	; 0
     f0c:	02 c0       	rjmp	.+4      	; 0xf12 <vfprintf+0x15e>
     f0e:	6f ef       	ldi	r22, 0xFF	; 255
     f10:	7f ef       	ldi	r23, 0xFF	; 255
     f12:	c5 01       	movw	r24, r10
     f14:	2c 87       	std	Y+12, r18	; 0x0c
     f16:	51 d1       	rcall	.+674    	; 0x11ba <strnlen>
     f18:	2c 01       	movw	r4, r24
     f1a:	83 01       	movw	r16, r6
     f1c:	2c 85       	ldd	r18, Y+12	; 0x0c
     f1e:	6f e7       	ldi	r22, 0x7F	; 127
     f20:	26 2e       	mov	r2, r22
     f22:	22 22       	and	r2, r18
     f24:	17 c0       	rjmp	.+46     	; 0xf54 <vfprintf+0x1a0>
     f26:	38 01       	movw	r6, r16
     f28:	f2 e0       	ldi	r31, 0x02	; 2
     f2a:	6f 0e       	add	r6, r31
     f2c:	71 1c       	adc	r7, r1
     f2e:	f8 01       	movw	r30, r16
     f30:	a0 80       	ld	r10, Z
     f32:	b1 80       	ldd	r11, Z+1	; 0x01
     f34:	26 ff       	sbrs	r18, 6
     f36:	03 c0       	rjmp	.+6      	; 0xf3e <vfprintf+0x18a>
     f38:	65 2d       	mov	r22, r5
     f3a:	70 e0       	ldi	r23, 0x00	; 0
     f3c:	02 c0       	rjmp	.+4      	; 0xf42 <vfprintf+0x18e>
     f3e:	6f ef       	ldi	r22, 0xFF	; 255
     f40:	7f ef       	ldi	r23, 0xFF	; 255
     f42:	c5 01       	movw	r24, r10
     f44:	2c 87       	std	Y+12, r18	; 0x0c
     f46:	2e d1       	rcall	.+604    	; 0x11a4 <strnlen_P>
     f48:	2c 01       	movw	r4, r24
     f4a:	2c 85       	ldd	r18, Y+12	; 0x0c
     f4c:	50 e8       	ldi	r21, 0x80	; 128
     f4e:	25 2e       	mov	r2, r21
     f50:	22 2a       	or	r2, r18
     f52:	83 01       	movw	r16, r6
     f54:	23 fc       	sbrc	r2, 3
     f56:	1a c0       	rjmp	.+52     	; 0xf8c <vfprintf+0x1d8>
     f58:	05 c0       	rjmp	.+10     	; 0xf64 <vfprintf+0x1b0>
     f5a:	b7 01       	movw	r22, r14
     f5c:	80 e2       	ldi	r24, 0x20	; 32
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	37 d1       	rcall	.+622    	; 0x11d0 <fputc>
     f62:	3a 94       	dec	r3
     f64:	83 2d       	mov	r24, r3
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	48 16       	cp	r4, r24
     f6a:	59 06       	cpc	r5, r25
     f6c:	b0 f3       	brcs	.-20     	; 0xf5a <vfprintf+0x1a6>
     f6e:	0e c0       	rjmp	.+28     	; 0xf8c <vfprintf+0x1d8>
     f70:	f5 01       	movw	r30, r10
     f72:	27 fc       	sbrc	r2, 7
     f74:	85 91       	lpm	r24, Z+
     f76:	27 fe       	sbrs	r2, 7
     f78:	81 91       	ld	r24, Z+
     f7a:	5f 01       	movw	r10, r30
     f7c:	b7 01       	movw	r22, r14
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	27 d1       	rcall	.+590    	; 0x11d0 <fputc>
     f82:	31 10       	cpse	r3, r1
     f84:	3a 94       	dec	r3
     f86:	f1 e0       	ldi	r31, 0x01	; 1
     f88:	4f 1a       	sub	r4, r31
     f8a:	51 08       	sbc	r5, r1
     f8c:	41 14       	cp	r4, r1
     f8e:	51 04       	cpc	r5, r1
     f90:	79 f7       	brne	.-34     	; 0xf70 <vfprintf+0x1bc>
     f92:	e5 c0       	rjmp	.+458    	; 0x115e <vfprintf+0x3aa>
     f94:	84 36       	cpi	r24, 0x64	; 100
     f96:	11 f0       	breq	.+4      	; 0xf9c <vfprintf+0x1e8>
     f98:	89 36       	cpi	r24, 0x69	; 105
     f9a:	39 f5       	brne	.+78     	; 0xfea <vfprintf+0x236>
     f9c:	f8 01       	movw	r30, r16
     f9e:	27 ff       	sbrs	r18, 7
     fa0:	07 c0       	rjmp	.+14     	; 0xfb0 <vfprintf+0x1fc>
     fa2:	60 81       	ld	r22, Z
     fa4:	71 81       	ldd	r23, Z+1	; 0x01
     fa6:	82 81       	ldd	r24, Z+2	; 0x02
     fa8:	93 81       	ldd	r25, Z+3	; 0x03
     faa:	0c 5f       	subi	r16, 0xFC	; 252
     fac:	1f 4f       	sbci	r17, 0xFF	; 255
     fae:	08 c0       	rjmp	.+16     	; 0xfc0 <vfprintf+0x20c>
     fb0:	60 81       	ld	r22, Z
     fb2:	71 81       	ldd	r23, Z+1	; 0x01
     fb4:	88 27       	eor	r24, r24
     fb6:	77 fd       	sbrc	r23, 7
     fb8:	80 95       	com	r24
     fba:	98 2f       	mov	r25, r24
     fbc:	0e 5f       	subi	r16, 0xFE	; 254
     fbe:	1f 4f       	sbci	r17, 0xFF	; 255
     fc0:	4f e6       	ldi	r20, 0x6F	; 111
     fc2:	b4 2e       	mov	r11, r20
     fc4:	b2 22       	and	r11, r18
     fc6:	97 ff       	sbrs	r25, 7
     fc8:	09 c0       	rjmp	.+18     	; 0xfdc <vfprintf+0x228>
     fca:	90 95       	com	r25
     fcc:	80 95       	com	r24
     fce:	70 95       	com	r23
     fd0:	61 95       	neg	r22
     fd2:	7f 4f       	sbci	r23, 0xFF	; 255
     fd4:	8f 4f       	sbci	r24, 0xFF	; 255
     fd6:	9f 4f       	sbci	r25, 0xFF	; 255
     fd8:	f0 e8       	ldi	r31, 0x80	; 128
     fda:	bf 2a       	or	r11, r31
     fdc:	2a e0       	ldi	r18, 0x0A	; 10
     fde:	30 e0       	ldi	r19, 0x00	; 0
     fe0:	a4 01       	movw	r20, r8
     fe2:	22 d1       	rcall	.+580    	; 0x1228 <__ultoa_invert>
     fe4:	a8 2e       	mov	r10, r24
     fe6:	a8 18       	sub	r10, r8
     fe8:	42 c0       	rjmp	.+132    	; 0x106e <vfprintf+0x2ba>
     fea:	85 37       	cpi	r24, 0x75	; 117
     fec:	31 f4       	brne	.+12     	; 0xffa <vfprintf+0x246>
     fee:	3f ee       	ldi	r19, 0xEF	; 239
     ff0:	b3 2e       	mov	r11, r19
     ff2:	b2 22       	and	r11, r18
     ff4:	2a e0       	ldi	r18, 0x0A	; 10
     ff6:	30 e0       	ldi	r19, 0x00	; 0
     ff8:	24 c0       	rjmp	.+72     	; 0x1042 <vfprintf+0x28e>
     ffa:	99 ef       	ldi	r25, 0xF9	; 249
     ffc:	b9 2e       	mov	r11, r25
     ffe:	b2 22       	and	r11, r18
    1000:	8f 36       	cpi	r24, 0x6F	; 111
    1002:	b9 f0       	breq	.+46     	; 0x1032 <vfprintf+0x27e>
    1004:	20 f4       	brcc	.+8      	; 0x100e <vfprintf+0x25a>
    1006:	88 35       	cpi	r24, 0x58	; 88
    1008:	09 f0       	breq	.+2      	; 0x100c <vfprintf+0x258>
    100a:	ac c0       	rjmp	.+344    	; 0x1164 <vfprintf+0x3b0>
    100c:	0d c0       	rjmp	.+26     	; 0x1028 <vfprintf+0x274>
    100e:	80 37       	cpi	r24, 0x70	; 112
    1010:	21 f0       	breq	.+8      	; 0x101a <vfprintf+0x266>
    1012:	88 37       	cpi	r24, 0x78	; 120
    1014:	09 f0       	breq	.+2      	; 0x1018 <vfprintf+0x264>
    1016:	a6 c0       	rjmp	.+332    	; 0x1164 <vfprintf+0x3b0>
    1018:	02 c0       	rjmp	.+4      	; 0x101e <vfprintf+0x26a>
    101a:	20 e1       	ldi	r18, 0x10	; 16
    101c:	b2 2a       	or	r11, r18
    101e:	b4 fe       	sbrs	r11, 4
    1020:	0b c0       	rjmp	.+22     	; 0x1038 <vfprintf+0x284>
    1022:	84 e0       	ldi	r24, 0x04	; 4
    1024:	b8 2a       	or	r11, r24
    1026:	08 c0       	rjmp	.+16     	; 0x1038 <vfprintf+0x284>
    1028:	24 ff       	sbrs	r18, 4
    102a:	09 c0       	rjmp	.+18     	; 0x103e <vfprintf+0x28a>
    102c:	e6 e0       	ldi	r30, 0x06	; 6
    102e:	be 2a       	or	r11, r30
    1030:	06 c0       	rjmp	.+12     	; 0x103e <vfprintf+0x28a>
    1032:	28 e0       	ldi	r18, 0x08	; 8
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	05 c0       	rjmp	.+10     	; 0x1042 <vfprintf+0x28e>
    1038:	20 e1       	ldi	r18, 0x10	; 16
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <vfprintf+0x28e>
    103e:	20 e1       	ldi	r18, 0x10	; 16
    1040:	32 e0       	ldi	r19, 0x02	; 2
    1042:	f8 01       	movw	r30, r16
    1044:	b7 fe       	sbrs	r11, 7
    1046:	07 c0       	rjmp	.+14     	; 0x1056 <vfprintf+0x2a2>
    1048:	60 81       	ld	r22, Z
    104a:	71 81       	ldd	r23, Z+1	; 0x01
    104c:	82 81       	ldd	r24, Z+2	; 0x02
    104e:	93 81       	ldd	r25, Z+3	; 0x03
    1050:	0c 5f       	subi	r16, 0xFC	; 252
    1052:	1f 4f       	sbci	r17, 0xFF	; 255
    1054:	06 c0       	rjmp	.+12     	; 0x1062 <vfprintf+0x2ae>
    1056:	60 81       	ld	r22, Z
    1058:	71 81       	ldd	r23, Z+1	; 0x01
    105a:	80 e0       	ldi	r24, 0x00	; 0
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	0e 5f       	subi	r16, 0xFE	; 254
    1060:	1f 4f       	sbci	r17, 0xFF	; 255
    1062:	a4 01       	movw	r20, r8
    1064:	e1 d0       	rcall	.+450    	; 0x1228 <__ultoa_invert>
    1066:	a8 2e       	mov	r10, r24
    1068:	a8 18       	sub	r10, r8
    106a:	ff e7       	ldi	r31, 0x7F	; 127
    106c:	bf 22       	and	r11, r31
    106e:	b6 fe       	sbrs	r11, 6
    1070:	0b c0       	rjmp	.+22     	; 0x1088 <vfprintf+0x2d4>
    1072:	2b 2d       	mov	r18, r11
    1074:	2e 7f       	andi	r18, 0xFE	; 254
    1076:	a5 14       	cp	r10, r5
    1078:	50 f4       	brcc	.+20     	; 0x108e <vfprintf+0x2da>
    107a:	b4 fe       	sbrs	r11, 4
    107c:	0a c0       	rjmp	.+20     	; 0x1092 <vfprintf+0x2de>
    107e:	b2 fc       	sbrc	r11, 2
    1080:	08 c0       	rjmp	.+16     	; 0x1092 <vfprintf+0x2de>
    1082:	2b 2d       	mov	r18, r11
    1084:	2e 7e       	andi	r18, 0xEE	; 238
    1086:	05 c0       	rjmp	.+10     	; 0x1092 <vfprintf+0x2de>
    1088:	7a 2c       	mov	r7, r10
    108a:	2b 2d       	mov	r18, r11
    108c:	03 c0       	rjmp	.+6      	; 0x1094 <vfprintf+0x2e0>
    108e:	7a 2c       	mov	r7, r10
    1090:	01 c0       	rjmp	.+2      	; 0x1094 <vfprintf+0x2e0>
    1092:	75 2c       	mov	r7, r5
    1094:	24 ff       	sbrs	r18, 4
    1096:	0d c0       	rjmp	.+26     	; 0x10b2 <vfprintf+0x2fe>
    1098:	fe 01       	movw	r30, r28
    109a:	ea 0d       	add	r30, r10
    109c:	f1 1d       	adc	r31, r1
    109e:	80 81       	ld	r24, Z
    10a0:	80 33       	cpi	r24, 0x30	; 48
    10a2:	11 f4       	brne	.+4      	; 0x10a8 <vfprintf+0x2f4>
    10a4:	29 7e       	andi	r18, 0xE9	; 233
    10a6:	09 c0       	rjmp	.+18     	; 0x10ba <vfprintf+0x306>
    10a8:	22 ff       	sbrs	r18, 2
    10aa:	06 c0       	rjmp	.+12     	; 0x10b8 <vfprintf+0x304>
    10ac:	73 94       	inc	r7
    10ae:	73 94       	inc	r7
    10b0:	04 c0       	rjmp	.+8      	; 0x10ba <vfprintf+0x306>
    10b2:	82 2f       	mov	r24, r18
    10b4:	86 78       	andi	r24, 0x86	; 134
    10b6:	09 f0       	breq	.+2      	; 0x10ba <vfprintf+0x306>
    10b8:	73 94       	inc	r7
    10ba:	23 fd       	sbrc	r18, 3
    10bc:	13 c0       	rjmp	.+38     	; 0x10e4 <vfprintf+0x330>
    10be:	20 ff       	sbrs	r18, 0
    10c0:	0e c0       	rjmp	.+28     	; 0x10de <vfprintf+0x32a>
    10c2:	5a 2c       	mov	r5, r10
    10c4:	73 14       	cp	r7, r3
    10c6:	58 f4       	brcc	.+22     	; 0x10de <vfprintf+0x32a>
    10c8:	53 0c       	add	r5, r3
    10ca:	57 18       	sub	r5, r7
    10cc:	73 2c       	mov	r7, r3
    10ce:	07 c0       	rjmp	.+14     	; 0x10de <vfprintf+0x32a>
    10d0:	b7 01       	movw	r22, r14
    10d2:	80 e2       	ldi	r24, 0x20	; 32
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	2c 87       	std	Y+12, r18	; 0x0c
    10d8:	7b d0       	rcall	.+246    	; 0x11d0 <fputc>
    10da:	73 94       	inc	r7
    10dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    10de:	73 14       	cp	r7, r3
    10e0:	b8 f3       	brcs	.-18     	; 0x10d0 <vfprintf+0x31c>
    10e2:	04 c0       	rjmp	.+8      	; 0x10ec <vfprintf+0x338>
    10e4:	73 14       	cp	r7, r3
    10e6:	10 f4       	brcc	.+4      	; 0x10ec <vfprintf+0x338>
    10e8:	37 18       	sub	r3, r7
    10ea:	01 c0       	rjmp	.+2      	; 0x10ee <vfprintf+0x33a>
    10ec:	31 2c       	mov	r3, r1
    10ee:	24 ff       	sbrs	r18, 4
    10f0:	11 c0       	rjmp	.+34     	; 0x1114 <vfprintf+0x360>
    10f2:	b7 01       	movw	r22, r14
    10f4:	80 e3       	ldi	r24, 0x30	; 48
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	2c 87       	std	Y+12, r18	; 0x0c
    10fa:	6a d0       	rcall	.+212    	; 0x11d0 <fputc>
    10fc:	2c 85       	ldd	r18, Y+12	; 0x0c
    10fe:	22 ff       	sbrs	r18, 2
    1100:	1c c0       	rjmp	.+56     	; 0x113a <vfprintf+0x386>
    1102:	21 ff       	sbrs	r18, 1
    1104:	03 c0       	rjmp	.+6      	; 0x110c <vfprintf+0x358>
    1106:	88 e5       	ldi	r24, 0x58	; 88
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <vfprintf+0x35c>
    110c:	88 e7       	ldi	r24, 0x78	; 120
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	b7 01       	movw	r22, r14
    1112:	0c c0       	rjmp	.+24     	; 0x112c <vfprintf+0x378>
    1114:	82 2f       	mov	r24, r18
    1116:	86 78       	andi	r24, 0x86	; 134
    1118:	81 f0       	breq	.+32     	; 0x113a <vfprintf+0x386>
    111a:	21 fd       	sbrc	r18, 1
    111c:	02 c0       	rjmp	.+4      	; 0x1122 <vfprintf+0x36e>
    111e:	80 e2       	ldi	r24, 0x20	; 32
    1120:	01 c0       	rjmp	.+2      	; 0x1124 <vfprintf+0x370>
    1122:	8b e2       	ldi	r24, 0x2B	; 43
    1124:	27 fd       	sbrc	r18, 7
    1126:	8d e2       	ldi	r24, 0x2D	; 45
    1128:	b7 01       	movw	r22, r14
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	51 d0       	rcall	.+162    	; 0x11d0 <fputc>
    112e:	05 c0       	rjmp	.+10     	; 0x113a <vfprintf+0x386>
    1130:	b7 01       	movw	r22, r14
    1132:	80 e3       	ldi	r24, 0x30	; 48
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	4c d0       	rcall	.+152    	; 0x11d0 <fputc>
    1138:	5a 94       	dec	r5
    113a:	a5 14       	cp	r10, r5
    113c:	c8 f3       	brcs	.-14     	; 0x1130 <vfprintf+0x37c>
    113e:	aa 94       	dec	r10
    1140:	f4 01       	movw	r30, r8
    1142:	ea 0d       	add	r30, r10
    1144:	f1 1d       	adc	r31, r1
    1146:	b7 01       	movw	r22, r14
    1148:	80 81       	ld	r24, Z
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	41 d0       	rcall	.+130    	; 0x11d0 <fputc>
    114e:	a1 10       	cpse	r10, r1
    1150:	f6 cf       	rjmp	.-20     	; 0x113e <vfprintf+0x38a>
    1152:	05 c0       	rjmp	.+10     	; 0x115e <vfprintf+0x3aa>
    1154:	b7 01       	movw	r22, r14
    1156:	80 e2       	ldi	r24, 0x20	; 32
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	3a d0       	rcall	.+116    	; 0x11d0 <fputc>
    115c:	3a 94       	dec	r3
    115e:	31 10       	cpse	r3, r1
    1160:	f9 cf       	rjmp	.-14     	; 0x1154 <vfprintf+0x3a0>
    1162:	50 ce       	rjmp	.-864    	; 0xe04 <vfprintf+0x50>
    1164:	f7 01       	movw	r30, r14
    1166:	26 81       	ldd	r18, Z+6	; 0x06
    1168:	37 81       	ldd	r19, Z+7	; 0x07
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <vfprintf+0x3bc>
    116c:	2f ef       	ldi	r18, 0xFF	; 255
    116e:	3f ef       	ldi	r19, 0xFF	; 255
    1170:	c9 01       	movw	r24, r18
    1172:	2c 96       	adiw	r28, 0x0c	; 12
    1174:	0f b6       	in	r0, 0x3f	; 63
    1176:	f8 94       	cli
    1178:	de bf       	out	0x3e, r29	; 62
    117a:	0f be       	out	0x3f, r0	; 63
    117c:	cd bf       	out	0x3d, r28	; 61
    117e:	df 91       	pop	r29
    1180:	cf 91       	pop	r28
    1182:	1f 91       	pop	r17
    1184:	0f 91       	pop	r16
    1186:	ff 90       	pop	r15
    1188:	ef 90       	pop	r14
    118a:	df 90       	pop	r13
    118c:	cf 90       	pop	r12
    118e:	bf 90       	pop	r11
    1190:	af 90       	pop	r10
    1192:	9f 90       	pop	r9
    1194:	8f 90       	pop	r8
    1196:	7f 90       	pop	r7
    1198:	6f 90       	pop	r6
    119a:	5f 90       	pop	r5
    119c:	4f 90       	pop	r4
    119e:	3f 90       	pop	r3
    11a0:	2f 90       	pop	r2
    11a2:	08 95       	ret

000011a4 <strnlen_P>:
    11a4:	fc 01       	movw	r30, r24
    11a6:	05 90       	lpm	r0, Z+
    11a8:	61 50       	subi	r22, 0x01	; 1
    11aa:	70 40       	sbci	r23, 0x00	; 0
    11ac:	01 10       	cpse	r0, r1
    11ae:	d8 f7       	brcc	.-10     	; 0x11a6 <strnlen_P+0x2>
    11b0:	80 95       	com	r24
    11b2:	90 95       	com	r25
    11b4:	8e 0f       	add	r24, r30
    11b6:	9f 1f       	adc	r25, r31
    11b8:	08 95       	ret

000011ba <strnlen>:
    11ba:	fc 01       	movw	r30, r24
    11bc:	61 50       	subi	r22, 0x01	; 1
    11be:	70 40       	sbci	r23, 0x00	; 0
    11c0:	01 90       	ld	r0, Z+
    11c2:	01 10       	cpse	r0, r1
    11c4:	d8 f7       	brcc	.-10     	; 0x11bc <strnlen+0x2>
    11c6:	80 95       	com	r24
    11c8:	90 95       	com	r25
    11ca:	8e 0f       	add	r24, r30
    11cc:	9f 1f       	adc	r25, r31
    11ce:	08 95       	ret

000011d0 <fputc>:
    11d0:	0f 93       	push	r16
    11d2:	1f 93       	push	r17
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	8c 01       	movw	r16, r24
    11da:	eb 01       	movw	r28, r22
    11dc:	8b 81       	ldd	r24, Y+3	; 0x03
    11de:	81 fd       	sbrc	r24, 1
    11e0:	03 c0       	rjmp	.+6      	; 0x11e8 <fputc+0x18>
    11e2:	0f ef       	ldi	r16, 0xFF	; 255
    11e4:	1f ef       	ldi	r17, 0xFF	; 255
    11e6:	1a c0       	rjmp	.+52     	; 0x121c <fputc+0x4c>
    11e8:	82 ff       	sbrs	r24, 2
    11ea:	0d c0       	rjmp	.+26     	; 0x1206 <fputc+0x36>
    11ec:	2e 81       	ldd	r18, Y+6	; 0x06
    11ee:	3f 81       	ldd	r19, Y+7	; 0x07
    11f0:	8c 81       	ldd	r24, Y+4	; 0x04
    11f2:	9d 81       	ldd	r25, Y+5	; 0x05
    11f4:	28 17       	cp	r18, r24
    11f6:	39 07       	cpc	r19, r25
    11f8:	64 f4       	brge	.+24     	; 0x1212 <fputc+0x42>
    11fa:	e8 81       	ld	r30, Y
    11fc:	f9 81       	ldd	r31, Y+1	; 0x01
    11fe:	01 93       	st	Z+, r16
    1200:	f9 83       	std	Y+1, r31	; 0x01
    1202:	e8 83       	st	Y, r30
    1204:	06 c0       	rjmp	.+12     	; 0x1212 <fputc+0x42>
    1206:	e8 85       	ldd	r30, Y+8	; 0x08
    1208:	f9 85       	ldd	r31, Y+9	; 0x09
    120a:	80 2f       	mov	r24, r16
    120c:	19 95       	eicall
    120e:	89 2b       	or	r24, r25
    1210:	41 f7       	brne	.-48     	; 0x11e2 <fputc+0x12>
    1212:	8e 81       	ldd	r24, Y+6	; 0x06
    1214:	9f 81       	ldd	r25, Y+7	; 0x07
    1216:	01 96       	adiw	r24, 0x01	; 1
    1218:	9f 83       	std	Y+7, r25	; 0x07
    121a:	8e 83       	std	Y+6, r24	; 0x06
    121c:	c8 01       	movw	r24, r16
    121e:	df 91       	pop	r29
    1220:	cf 91       	pop	r28
    1222:	1f 91       	pop	r17
    1224:	0f 91       	pop	r16
    1226:	08 95       	ret

00001228 <__ultoa_invert>:
    1228:	fa 01       	movw	r30, r20
    122a:	aa 27       	eor	r26, r26
    122c:	28 30       	cpi	r18, 0x08	; 8
    122e:	51 f1       	breq	.+84     	; 0x1284 <__ultoa_invert+0x5c>
    1230:	20 31       	cpi	r18, 0x10	; 16
    1232:	81 f1       	breq	.+96     	; 0x1294 <__ultoa_invert+0x6c>
    1234:	e8 94       	clt
    1236:	6f 93       	push	r22
    1238:	6e 7f       	andi	r22, 0xFE	; 254
    123a:	6e 5f       	subi	r22, 0xFE	; 254
    123c:	7f 4f       	sbci	r23, 0xFF	; 255
    123e:	8f 4f       	sbci	r24, 0xFF	; 255
    1240:	9f 4f       	sbci	r25, 0xFF	; 255
    1242:	af 4f       	sbci	r26, 0xFF	; 255
    1244:	b1 e0       	ldi	r27, 0x01	; 1
    1246:	3e d0       	rcall	.+124    	; 0x12c4 <__ultoa_invert+0x9c>
    1248:	b4 e0       	ldi	r27, 0x04	; 4
    124a:	3c d0       	rcall	.+120    	; 0x12c4 <__ultoa_invert+0x9c>
    124c:	67 0f       	add	r22, r23
    124e:	78 1f       	adc	r23, r24
    1250:	89 1f       	adc	r24, r25
    1252:	9a 1f       	adc	r25, r26
    1254:	a1 1d       	adc	r26, r1
    1256:	68 0f       	add	r22, r24
    1258:	79 1f       	adc	r23, r25
    125a:	8a 1f       	adc	r24, r26
    125c:	91 1d       	adc	r25, r1
    125e:	a1 1d       	adc	r26, r1
    1260:	6a 0f       	add	r22, r26
    1262:	71 1d       	adc	r23, r1
    1264:	81 1d       	adc	r24, r1
    1266:	91 1d       	adc	r25, r1
    1268:	a1 1d       	adc	r26, r1
    126a:	20 d0       	rcall	.+64     	; 0x12ac <__ultoa_invert+0x84>
    126c:	09 f4       	brne	.+2      	; 0x1270 <__ultoa_invert+0x48>
    126e:	68 94       	set
    1270:	3f 91       	pop	r19
    1272:	2a e0       	ldi	r18, 0x0A	; 10
    1274:	26 9f       	mul	r18, r22
    1276:	11 24       	eor	r1, r1
    1278:	30 19       	sub	r19, r0
    127a:	30 5d       	subi	r19, 0xD0	; 208
    127c:	31 93       	st	Z+, r19
    127e:	de f6       	brtc	.-74     	; 0x1236 <__ultoa_invert+0xe>
    1280:	cf 01       	movw	r24, r30
    1282:	08 95       	ret
    1284:	46 2f       	mov	r20, r22
    1286:	47 70       	andi	r20, 0x07	; 7
    1288:	40 5d       	subi	r20, 0xD0	; 208
    128a:	41 93       	st	Z+, r20
    128c:	b3 e0       	ldi	r27, 0x03	; 3
    128e:	0f d0       	rcall	.+30     	; 0x12ae <__ultoa_invert+0x86>
    1290:	c9 f7       	brne	.-14     	; 0x1284 <__ultoa_invert+0x5c>
    1292:	f6 cf       	rjmp	.-20     	; 0x1280 <__ultoa_invert+0x58>
    1294:	46 2f       	mov	r20, r22
    1296:	4f 70       	andi	r20, 0x0F	; 15
    1298:	40 5d       	subi	r20, 0xD0	; 208
    129a:	4a 33       	cpi	r20, 0x3A	; 58
    129c:	18 f0       	brcs	.+6      	; 0x12a4 <__ultoa_invert+0x7c>
    129e:	49 5d       	subi	r20, 0xD9	; 217
    12a0:	31 fd       	sbrc	r19, 1
    12a2:	40 52       	subi	r20, 0x20	; 32
    12a4:	41 93       	st	Z+, r20
    12a6:	02 d0       	rcall	.+4      	; 0x12ac <__ultoa_invert+0x84>
    12a8:	a9 f7       	brne	.-22     	; 0x1294 <__ultoa_invert+0x6c>
    12aa:	ea cf       	rjmp	.-44     	; 0x1280 <__ultoa_invert+0x58>
    12ac:	b4 e0       	ldi	r27, 0x04	; 4
    12ae:	a6 95       	lsr	r26
    12b0:	97 95       	ror	r25
    12b2:	87 95       	ror	r24
    12b4:	77 95       	ror	r23
    12b6:	67 95       	ror	r22
    12b8:	ba 95       	dec	r27
    12ba:	c9 f7       	brne	.-14     	; 0x12ae <__ultoa_invert+0x86>
    12bc:	00 97       	sbiw	r24, 0x00	; 0
    12be:	61 05       	cpc	r22, r1
    12c0:	71 05       	cpc	r23, r1
    12c2:	08 95       	ret
    12c4:	9b 01       	movw	r18, r22
    12c6:	ac 01       	movw	r20, r24
    12c8:	0a 2e       	mov	r0, r26
    12ca:	06 94       	lsr	r0
    12cc:	57 95       	ror	r21
    12ce:	47 95       	ror	r20
    12d0:	37 95       	ror	r19
    12d2:	27 95       	ror	r18
    12d4:	ba 95       	dec	r27
    12d6:	c9 f7       	brne	.-14     	; 0x12ca <__ultoa_invert+0xa2>
    12d8:	62 0f       	add	r22, r18
    12da:	73 1f       	adc	r23, r19
    12dc:	84 1f       	adc	r24, r20
    12de:	95 1f       	adc	r25, r21
    12e0:	a0 1d       	adc	r26, r0
    12e2:	08 95       	ret

000012e4 <_exit>:
    12e4:	f8 94       	cli

000012e6 <__stop_program>:
    12e6:	ff cf       	rjmp	.-2      	; 0x12e6 <__stop_program>
