

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                   20 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_H041Gv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QuxCDN"
Running: cat _ptx_QuxCDN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bwleA5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bwleA5 --output-file  /dev/null 2> _ptx_QuxCDNinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QuxCDN _ptx2_bwleA5 _ptx_QuxCDNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=28896

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 28896 (inst/sec)
gpgpu_simulation_rate = 2380 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=50903

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 5 sec (185 sec)
gpgpu_simulation_rate = 50903 (inst/sec)
gpgpu_simulation_rate = 3436 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=39527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f2e27ecfd10 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 4 sec (364 sec)
gpgpu_simulation_rate = 39527 (inst/sec)
gpgpu_simulation_rate = 2980 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=49960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 17 sec (377 sec)
gpgpu_simulation_rate = 49960 (inst/sec)
gpgpu_simulation_rate = 3476 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=25824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f2e26e7e7b0 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 22 sec (922 sec)
gpgpu_simulation_rate = 25824 (inst/sec)
gpgpu_simulation_rate = 2485 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=30223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 35 sec (935 sec)
gpgpu_simulation_rate = 30223 (inst/sec)
gpgpu_simulation_rate = 2692 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 362561
gpu_sim_insn = 4995458
gpu_ipc =      13.7783
gpu_tot_sim_cycle = 3107513
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      10.7012
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 7976342
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8651
partiton_reqs_in_parallel_util = 7976342
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 362561
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       4.0545 GB/Sec
L2_BW_total  =       2.0511 GB/Sec
gpu_total_sim_rate=27642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 988, 844, 844, 1030, 1053, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 752, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 843, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153775	W0_Idle:67729678	W0_Scoreboard:11610298	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1257 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3107512 
mrq_lat_table:4960 	269 	279 	1274 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50759 	11144 	36 	0 	899 	132 	2577 	1462 	7 	32 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	34452 	439 	109 	3 	27051 	51 	0 	0 	0 	900 	131 	2577 	1462 	7 	40 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50184 	9389 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	461 	74 	1 	3 	7 	6 	16 	16 	8 	12 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    218781    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    219312    127965    189410    246719    496733    190580    187927    212028    746041 
dram[2]:    428347    188321    260748    336633    184709    184714    266664    216360    117862    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    178195    306908    351486    301586    184663    195830    181522    293141    349571    195617    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    201620    387904    402845    267494    216138    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    192778    268224    329934    301590    233602    254644    387833    191606    251938    421221    363717    188369    289203 
dram[7]:    477618    183499    206112    190594    186427    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191754    187356    211781    190759    199062    267354    129865    217263    198246    579987    584718    248614    164840    250109    278163    190366 
dram[9]:    194118    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193472    281505    172739    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  3.100000  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  3.181818  3.363636  2.666667  3.000000  3.923077  2.666667  3.916667  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.000000  3.777778  2.600000  3.142857  2.923077  2.846154  2.714286  2.916667  2.894737  3.294118  3.866667  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.083333  2.500000  2.800000  2.916667  2.368421  3.571429  2.888889  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.687500  3.000000  3.363636  3.333333  3.333333  3.555556  2.928571  2.875000  3.125000  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.588235  3.769231  6.142857  3.631579  4.083333  4.166667 
dram[6]:  2.933333  3.444444  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.105263  2.842105  3.916667  3.250000  3.437500  4.900000  4.454545  4.500000 
dram[7]:  3.545455  3.076923  3.714286  3.200000  2.647059  3.100000  2.785714  3.416667  4.200000  4.888889  3.687500  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  2.571429  2.312500  4.181818  3.727273  3.400000  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  5.100000  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  3.133333  2.304348  2.842105  2.947368  4.600000  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      22279     22666      1664      3232      1366      2824      1268      4213      6536     11836      9669     12796     20990     20964     15203     16018
dram[1]:      18601     19891      5018      1855      2811      2485      1745      1365      7281     12345     18596     13358     19725     22303     13396     13980
dram[2]:      15498     21632      7401      2141      6421      1785      4967      4066      6099      6575      9743     16415     21797     20249     18991     21808
dram[3]:      19960     18982      2535      1605      5708      2290      1644      1300      7566      9725     11992     11099     21941     22991     19028     14465
dram[4]:      17216     19705      8277      1989      1828      2097      1566      1237      6702      7392     13173     11060     16840     20661     16537     17609
dram[5]:      17155     18107      1717      1435      3445      1658      4709      6394      7103      5895      9769     11378     20315     14070     15925     15581
dram[6]:      14183     20303      5761      9373      4765      1727      6616      4949      7893      6227     11994     12347     18379     19221     16398     18684
dram[7]:      18085     17610      2273      3937      7353      4054      7052      3043      8537      8152     12028     18883     18707     20901     15671     24766
dram[8]:      23339     19203      1596      1630      1520      4912      2979      1553      7857      8749     11137     10275     18486     17109     19679     18765
dram[9]:      21804     25238      1607      1650      1419      1475      2457      1575      8253     15200     13081     11799     17398     16698     15200     20447
dram[10]:      19633     15114      1608     10853      2360      1321      2743      1054      7413      6849     14136     13386     16352     18222     15260     18808
maximum mf latency per bank:
dram[0]:     230680     29752       358     52123       412     84262       502     73682     10608    131243     10680     73384    112927     13337     18334     18365
dram[1]:      29793     29793    128582       364     42733     31869     18179       492     39113    131041    248804     10689     13300     13318     18301     20137
dram[2]:      29790     29752    213550     32738     98251     10461    131029     89547     10607     32067     10648    131065     13306     79960     18268    230279
dram[3]:     257915     29761     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      29765     29747    240381       371       497     10407      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      29745     29745      6771       360     78590       441     68354    131179     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      29741     29739     77721    213540     69001       444     73658    131195    131051     10618     10644     73470    143804    124249     28241     66251
dram[7]:      29747     29749       363     67274    131212     73585    219375     32761     10616     10646    137045    248157    131224     13316     20756    257910
dram[8]:      29746     29744       365       366       460     89441     32701       489     10633     10673     10670     10703    112958     13301    248288     18242
dram[9]:      29800     29802       359       359       402       418     32618       501     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      29776     29742       362    258751     32574       430     75319       489     14952     10662     85985    131229     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846821 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.001758
n_activity=13682 dram_eff=0.3662
bk0: 136a 2848946i bk1: 112a 2849143i bk2: 116a 2849222i bk3: 116a 2849218i bk4: 132a 2849161i bk5: 144a 2848824i bk6: 156a 2848664i bk7: 108a 2848950i bk8: 172a 2848981i bk9: 172a 2848707i bk10: 200a 2848780i bk11: 188a 2848784i bk12: 168a 2849110i bk13: 156a 2849057i bk14: 168a 2849099i bk15: 152a 2849120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00317926
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc08d1c00, atomic=0 1 entries : 0x7f2e2bcfdc70 :  mf: uid=1064119, sid24:w33, part=1, addr=0xc08d1c00, load , size=32, unknown  status = IN_PARTITION_DRAM (3107512), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846946 n_act=189 n_pre=173 n_req=675 n_rd=2322 n_write=94 bw_util=0.001696
n_activity=13034 dram_eff=0.3707
bk0: 136a 2849001i bk1: 124a 2849013i bk2: 116a 2849153i bk3: 112a 2849216i bk4: 116a 2849171i bk5: 132a 2849097i bk6: 122a 2848894i bk7: 128a 2848886i bk8: 168a 2848987i bk9: 180a 2848774i bk10: 176a 2849034i bk11: 172a 2848952i bk12: 152a 2849243i bk13: 148a 2849145i bk14: 172a 2849054i bk15: 168a 2848968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00293011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846809 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.001768
n_activity=13991 dram_eff=0.3601
bk0: 156a 2848758i bk1: 124a 2849140i bk2: 132a 2849039i bk3: 144a 2849018i bk4: 124a 2849101i bk5: 128a 2849027i bk6: 128a 2848948i bk7: 124a 2848939i bk8: 188a 2848820i bk9: 192a 2848687i bk10: 200a 2848858i bk11: 176a 2848840i bk12: 148a 2849272i bk13: 164a 2849036i bk14: 140a 2849344i bk15: 160a 2849104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00281782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846800 n_act=207 n_pre=191 n_req=714 n_rd=2416 n_write=110 bw_util=0.001773
n_activity=13957 dram_eff=0.362
bk0: 152a 2848834i bk1: 128a 2849000i bk2: 128a 2849218i bk3: 120a 2849122i bk4: 148a 2848961i bk5: 132a 2848966i bk6: 128a 2849058i bk7: 140a 2848723i bk8: 172a 2848989i bk9: 176a 2848700i bk10: 164a 2849132i bk11: 180a 2848917i bk12: 164a 2849127i bk13: 160a 2849039i bk14: 148a 2849241i bk15: 176a 2848944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00273535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846946 n_act=183 n_pre=167 n_req=682 n_rd=2328 n_write=100 bw_util=0.001704
n_activity=12806 dram_eff=0.3792
bk0: 128a 2848984i bk1: 136a 2849006i bk2: 132a 2849194i bk3: 104a 2849248i bk4: 104a 2849280i bk5: 120a 2849187i bk6: 132a 2848920i bk7: 140a 2848743i bk8: 168a 2848885i bk9: 164a 2848894i bk10: 184a 2848922i bk11: 180a 2848847i bk12: 172a 2849080i bk13: 148a 2849112i bk14: 160a 2849129i bk15: 156a 2849030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846775 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001789
n_activity=14212 dram_eff=0.3587
bk0: 140a 2848991i bk1: 136a 2848918i bk2: 140a 2848962i bk3: 128a 2849164i bk4: 124a 2849069i bk5: 104a 2849157i bk6: 96a 2849154i bk7: 108a 2849043i bk8: 164a 2849072i bk9: 188a 2848733i bk10: 212a 2848822i bk11: 180a 2848840i bk12: 156a 2849234i bk13: 216a 2848603i bk14: 172a 2849050i bk15: 176a 2848932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0031017
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846850 n_act=206 n_pre=190 n_req=687 n_rd=2388 n_write=90 bw_util=0.001739
n_activity=13896 dram_eff=0.3566
bk0: 144a 2848966i bk1: 112a 2849161i bk2: 128a 2849122i bk3: 108a 2849226i bk4: 128a 2849145i bk5: 112a 2849139i bk6: 112a 2849129i bk7: 128a 2848881i bk8: 192a 2848826i bk9: 180a 2848684i bk10: 172a 2849029i bk11: 188a 2848723i bk12: 188a 2848920i bk13: 164a 2848964i bk14: 168a 2849082i bk15: 164a 2848912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0028701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846960 n_act=181 n_pre=165 n_req=675 n_rd=2324 n_write=94 bw_util=0.001697
n_activity=12628 dram_eff=0.383
bk0: 136a 2849109i bk1: 136a 2849006i bk2: 92a 2849381i bk3: 104a 2849193i bk4: 144a 2848970i bk5: 108a 2849127i bk6: 132a 2848873i bk7: 136a 2848961i bk8: 148a 2849148i bk9: 148a 2849004i bk10: 204a 2848842i bk11: 192a 2848727i bk12: 172a 2849053i bk13: 144a 2849154i bk14: 172a 2849038i bk15: 156a 2849056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00278308
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846985 n_act=185 n_pre=169 n_req=660 n_rd=2300 n_write=85 bw_util=0.001674
n_activity=12608 dram_eff=0.3783
bk0: 100a 2849266i bk1: 124a 2849149i bk2: 128a 2849143i bk3: 140a 2849163i bk4: 116a 2849155i bk5: 96a 2849197i bk6: 124a 2848905i bk7: 124a 2848803i bk8: 164a 2849083i bk9: 152a 2848997i bk10: 188a 2848936i bk11: 188a 2848764i bk12: 172a 2849047i bk13: 164a 2848964i bk14: 172a 2849034i bk15: 148a 2849083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0027715
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2847022 n_act=182 n_pre=166 n_req=653 n_rd=2268 n_write=86 bw_util=0.001652
n_activity=12491 dram_eff=0.3769
bk0: 104a 2849234i bk1: 96a 2849234i bk2: 132a 2849083i bk3: 128a 2849130i bk4: 136a 2849007i bk5: 120a 2849127i bk6: 112a 2849020i bk7: 108a 2849008i bk8: 164a 2848991i bk9: 148a 2849022i bk10: 184a 2848986i bk11: 176a 2848902i bk12: 160a 2849176i bk13: 164a 2849004i bk14: 168a 2849116i bk15: 168a 2848946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00244024
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2849724 n_nop=2846795 n_act=204 n_pre=188 n_req=725 n_rd=2416 n_write=121 bw_util=0.001781
n_activity=13813 dram_eff=0.3673
bk0: 116a 2849264i bk1: 132a 2849000i bk2: 148a 2849051i bk3: 104a 2849278i bk4: 128a 2849151i bk5: 132a 2848963i bk6: 140a 2848798i bk7: 160a 2848524i bk8: 188a 2848836i bk9: 192a 2848652i bk10: 164a 2849093i bk11: 176a 2848784i bk12: 164a 2849149i bk13: 156a 2849019i bk14: 172a 2849013i bk15: 144a 2849110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00270553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11158
	minimum = 6
	maximum = 28
Network latency average = 7.10223
	minimum = 6
	maximum = 26
Slowest packet = 103721
Flit latency average = 6.68618
	minimum = 6
	maximum = 25
Slowest flit = 192606
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000855527
	minimum = 0.000605417 (at node 25)
	maximum = 0.00109775 (at node 38)
Accepted packet rate average = 0.000855527
	minimum = 0.000605417 (at node 25)
	maximum = 0.00109775 (at node 38)
Injected flit rate average = 0.00128459
	minimum = 0.000656443 (at node 25)
	maximum = 0.00210586 (at node 38)
Accepted flit rate average= 0.00128459
	minimum = 0.00103017 (at node 43)
	maximum = 0.00181763 (at node 21)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9069 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.53413 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.2857 (7 samples)
Flit latency average = 9.29824 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200866 (7 samples)
	minimum = 0.0168794 (7 samples)
	maximum = 0.0270943 (7 samples)
Accepted packet rate average = 0.0200866 (7 samples)
	minimum = 0.0168794 (7 samples)
	maximum = 0.0270943 (7 samples)
Injected flit rate average = 0.0301896 (7 samples)
	minimum = 0.0169669 (7 samples)
	maximum = 0.0510657 (7 samples)
Accepted flit rate average = 0.0301896 (7 samples)
	minimum = 0.0226691 (7 samples)
	maximum = 0.039896 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 3 sec (1203 sec)
gpgpu_simulation_rate = 27642 (inst/sec)
gpgpu_simulation_rate = 2583 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 189834
gpu_sim_insn = 4456084
gpu_ipc =      23.4736
gpu_tot_sim_cycle = 3519497
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.7146
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14497
partiton_reqs_in_parallel = 4176348
partiton_reqs_in_parallel_total    = 33763443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7799
partiton_reqs_in_parallel_util = 4176348
partiton_reqs_in_parallel_util_total    = 33763443
gpu_sim_cycle_parition_util = 189834
gpu_tot_sim_cycle_parition_util    = 1534711
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =       5.8573 GB/Sec
L2_BW_total  =       2.1269 GB/Sec
gpu_total_sim_rate=27687

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
943, 928, 927, 928, 927, 943, 1176, 943, 958, 958, 943, 928, 1072, 943, 943, 1114, 1158, 857, 872, 857, 872, 857, 887, 872, 857, 857, 857, 857, 857, 872, 887, 857, 738, 738, 738, 738, 723, 723, 972, 723, 723, 945, 753, 893, 723, 723, 723, 723, 1102, 704, 719, 704, 704, 719, 719, 704, 704, 719, 704, 704, 704, 704, 942, 719, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 9859
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3382
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1591
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172828	W0_Idle:78152362	W0_Scoreboard:11658510	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1119 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 3519496 
mrq_lat_table:4960 	269 	279 	1274 	337 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62034 	11433 	36 	0 	905 	132 	2738 	1462 	7 	32 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	42218 	1162 	519 	538 	28879 	291 	62 	0 	0 	906 	131 	2738 	1462 	7 	40 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57353 	10358 	3847 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	470 	75 	1 	3 	8 	6 	17 	16 	8 	12 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    218781    184659    468563    198350    278201    431495    332834    513748    110400    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296    219312    127965    189410    246719    496733    190580    187927    212028    746041 
dram[2]:    428347    188321    260748    336633    184709    184714    266664    216360    117862    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    178195    306908    351486    301586    184663    195830    181522    293141    349571    195617    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    201620    387904    402845    267494    216138    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    192778    268224    329934    301590    233602    254644    387833    191606    251938    421221    363717    188369    289203 
dram[7]:    477618    183499    206112    190594    186427    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    191754    187356    211781    190759    199062    267354    129865    217263    198246    579987    584718    248614    164840    250109    278163    190366 
dram[9]:    194118    210163    135990    184165    335491    471074    291452    115643    516484    496384    107731    503333    188989    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    193472    281505    172739    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.529412  3.100000  3.500000  3.400000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.500000  2.642857  3.083333  3.100000  3.181818  3.363636  2.666667  3.000000  3.923077  2.666667  3.916667  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.000000  3.777778  2.600000  3.142857  2.923077  2.846154  2.714286  2.916667  2.894737  3.294118  3.866667  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.083333  2.500000  2.800000  2.916667  2.368421  3.571429  2.888889  5.111111  4.250000  4.700000  5.875000  5.714286  4.818182 
dram[4]:  2.687500  3.000000  3.363636  3.333333  3.333333  3.555556  2.928571  2.875000  3.125000  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  2.866667  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.588235  3.769231  6.142857  3.631579  4.083333  4.166667 
dram[6]:  2.933333  3.444444  2.846154  3.222222  3.454545  2.818182  2.900000  2.533333  3.105263  2.842105  3.916667  3.250000  3.437500  4.900000  4.454545  4.500000 
dram[7]:  3.545455  3.076923  3.714286  3.200000  2.647059  3.100000  2.785714  3.416667  4.200000  4.888889  3.687500  3.600000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  2.571429  2.312500  4.181818  3.727273  3.400000  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.375000  3.083333  2.411765  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  5.100000  3.846154 
dram[10]:  4.714286  3.230769  2.687500  3.625000  3.416667  3.230769  3.133333  2.304348  2.842105  2.947368  4.600000  4.000000  6.250000  5.000000  3.923077  6.833333 
average row locality = 7596/2157 = 3.521558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      22331     22741      1735      3311      1619      3001      1527      4588      6800     12105      9930     13079     23017     23799     15429     16295
dram[1]:      18695     19933      5072      1945      3055      2802      2030      1658      7524     12616     19157     13640     22455     23445     13654     14224
dram[2]:      15556     21748      7455      2209      6660      2025      5279      4400      6333      6822     10032     16677     24232     22747     19316     22111
dram[3]:      20004     19036      2623      1638      5938      2504      2008      1580      7836      9952     12714     11413     22836     24355     19312     14683
dram[4]:      17254     19777      8360      2054      2154      2403      1835      1492      6948      7686     13643     11342     18277     21912     16803     17870
dram[5]:      17217     18148      1772      1502      3687      1950      5119      6792      7417      6130      9969     12062     21551     15472     16174     15801
dram[6]:      14263     20393      5863      9453      5057      2053      6995      5247      8106      6486     12294     13032     19151     20310     16664     18939
dram[7]:      18171     17682      2350      3994      7558      4369      7365      3333      8856      8436     12295     19344     20832     23372     15917     25064
dram[8]:      23469     19325      1651      1699      1778      5232      3325      1878      8220      9069     11827     10524     23354     18699     19924     19051
dram[9]:      21914     25299      1687      1744      1656      1747      2786      1932      8519     15478     13321     12087     19477     18486     15415     20642
dram[10]:      19721     15182      1682     10976      2589      1531      2971      1294      7678      7079     14470     14005     17205     21065     15467     19088
maximum mf latency per bank:
dram[0]:     230680     29752       358     52123       412     84262       502     73682     10608    131243     10680     73384    112927     13337     18334     18365
dram[1]:      29793     29793    128582       364     42733     31869     18179       492     39113    131041    248804     10689     13300     13318     18301     20137
dram[2]:      29790     29752    213550     32738     98251     10461    131029     89547     10607     32067     10648    131065     13306     79960     18268    230279
dram[3]:     257915     29761     10825       371    193082     32575       491       556     31713    171042     10983     11297    157904    208804     18309     18339
dram[4]:      29765     29747    240381       371       497     10407      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      29745     29745      6771       360     78590       441     68354    131179     10607     10623     30159     10881     13300     85125     18268     18300
dram[6]:      29741     29739     77721    213540     69001       444     73658    131195    131051     10618     10644     73470    143804    124249     28241     66251
dram[7]:      29747     29749       363     67274    131212     73585    219375     32761     10616     10646    137045    248157    131224     13316     20756    257910
dram[8]:      29746     29744       365       366       460     89441     32701       489     10633     10673     10925     10703    112958     13301    248288     18242
dram[9]:      29800     29802       359       359       402       418     32618       501     10643    230458    112944     10705     13300     13316     18328    180433
dram[10]:      29776     29742       362    258751     32574       430     75319       489     14952     10662     85985    131229     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199314 n_act=207 n_pre=191 n_req=708 n_rd=2396 n_write=109 bw_util=0.001565
n_activity=13682 dram_eff=0.3662
bk0: 136a 3201439i bk1: 112a 3201636i bk2: 116a 3201715i bk3: 116a 3201711i bk4: 132a 3201654i bk5: 144a 3201317i bk6: 156a 3201157i bk7: 108a 3201443i bk8: 172a 3201474i bk9: 172a 3201200i bk10: 200a 3201273i bk11: 188a 3201277i bk12: 168a 3201603i bk13: 156a 3201550i bk14: 168a 3201592i bk15: 152a 3201613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00282929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199437 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.00151
n_activity=13052 dram_eff=0.3705
bk0: 136a 3201494i bk1: 124a 3201506i bk2: 116a 3201646i bk3: 112a 3201709i bk4: 116a 3201664i bk5: 132a 3201590i bk6: 124a 3201384i bk7: 128a 3201379i bk8: 168a 3201480i bk9: 180a 3201267i bk10: 176a 3201527i bk11: 172a 3201445i bk12: 152a 3201736i bk13: 148a 3201638i bk14: 172a 3201547i bk15: 168a 3201461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260757
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199302 n_act=206 n_pre=190 n_req=698 n_rd=2428 n_write=91 bw_util=0.001573
n_activity=13991 dram_eff=0.3601
bk0: 156a 3201251i bk1: 124a 3201633i bk2: 132a 3201532i bk3: 144a 3201511i bk4: 124a 3201594i bk5: 128a 3201520i bk6: 128a 3201441i bk7: 124a 3201432i bk8: 188a 3201313i bk9: 192a 3201180i bk10: 200a 3201351i bk11: 176a 3201333i bk12: 148a 3201765i bk13: 164a 3201529i bk14: 140a 3201837i bk15: 160a 3201597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250764
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199293 n_act=207 n_pre=191 n_req=714 n_rd=2416 n_write=110 bw_util=0.001578
n_activity=13957 dram_eff=0.362
bk0: 152a 3201327i bk1: 128a 3201493i bk2: 128a 3201711i bk3: 120a 3201615i bk4: 148a 3201454i bk5: 132a 3201459i bk6: 128a 3201551i bk7: 140a 3201216i bk8: 172a 3201482i bk9: 176a 3201193i bk10: 164a 3201625i bk11: 180a 3201410i bk12: 164a 3201620i bk13: 160a 3201532i bk14: 148a 3201734i bk15: 176a 3201437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00243425
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199439 n_act=183 n_pre=167 n_req=682 n_rd=2328 n_write=100 bw_util=0.001516
n_activity=12806 dram_eff=0.3792
bk0: 128a 3201477i bk1: 136a 3201499i bk2: 132a 3201687i bk3: 104a 3201741i bk4: 104a 3201773i bk5: 120a 3201680i bk6: 132a 3201413i bk7: 140a 3201236i bk8: 168a 3201378i bk9: 164a 3201387i bk10: 184a 3201415i bk11: 180a 3201340i bk12: 172a 3201573i bk13: 148a 3201605i bk14: 160a 3201622i bk15: 156a 3201523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00261881
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199268 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001592
n_activity=14212 dram_eff=0.3587
bk0: 140a 3201484i bk1: 136a 3201411i bk2: 140a 3201455i bk3: 128a 3201657i bk4: 124a 3201562i bk5: 104a 3201650i bk6: 96a 3201647i bk7: 108a 3201536i bk8: 164a 3201565i bk9: 188a 3201226i bk10: 212a 3201315i bk11: 180a 3201333i bk12: 156a 3201727i bk13: 216a 3201096i bk14: 172a 3201543i bk15: 176a 3201425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00276028
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199343 n_act=206 n_pre=190 n_req=687 n_rd=2388 n_write=90 bw_util=0.001548
n_activity=13896 dram_eff=0.3566
bk0: 144a 3201459i bk1: 112a 3201654i bk2: 128a 3201615i bk3: 108a 3201719i bk4: 128a 3201638i bk5: 112a 3201632i bk6: 112a 3201622i bk7: 128a 3201374i bk8: 192a 3201319i bk9: 180a 3201177i bk10: 172a 3201522i bk11: 188a 3201216i bk12: 188a 3201413i bk13: 164a 3201457i bk14: 168a 3201575i bk15: 164a 3201405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00255417
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199453 n_act=181 n_pre=165 n_req=675 n_rd=2324 n_write=94 bw_util=0.00151
n_activity=12628 dram_eff=0.383
bk0: 136a 3201602i bk1: 136a 3201499i bk2: 92a 3201874i bk3: 104a 3201686i bk4: 144a 3201463i bk5: 108a 3201620i bk6: 132a 3201366i bk7: 136a 3201454i bk8: 148a 3201641i bk9: 148a 3201497i bk10: 204a 3201335i bk11: 192a 3201220i bk12: 172a 3201546i bk13: 144a 3201647i bk14: 172a 3201531i bk15: 156a 3201549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00247672
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199478 n_act=185 n_pre=169 n_req=660 n_rd=2300 n_write=85 bw_util=0.00149
n_activity=12608 dram_eff=0.3783
bk0: 100a 3201759i bk1: 124a 3201642i bk2: 128a 3201636i bk3: 140a 3201656i bk4: 116a 3201648i bk5: 96a 3201690i bk6: 124a 3201398i bk7: 124a 3201296i bk8: 164a 3201576i bk9: 152a 3201490i bk10: 188a 3201429i bk11: 188a 3201257i bk12: 172a 3201540i bk13: 164a 3201457i bk14: 172a 3201527i bk15: 148a 3201576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00246642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199515 n_act=182 n_pre=166 n_req=653 n_rd=2268 n_write=86 bw_util=0.00147
n_activity=12491 dram_eff=0.3769
bk0: 104a 3201727i bk1: 96a 3201727i bk2: 132a 3201576i bk3: 128a 3201623i bk4: 136a 3201500i bk5: 120a 3201620i bk6: 112a 3201513i bk7: 108a 3201501i bk8: 164a 3201484i bk9: 148a 3201515i bk10: 184a 3201479i bk11: 176a 3201395i bk12: 160a 3201669i bk13: 164a 3201497i bk14: 168a 3201609i bk15: 168a 3201439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217162
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3202217 n_nop=3199288 n_act=204 n_pre=188 n_req=725 n_rd=2416 n_write=121 bw_util=0.001585
n_activity=13813 dram_eff=0.3673
bk0: 116a 3201757i bk1: 132a 3201493i bk2: 148a 3201544i bk3: 104a 3201771i bk4: 128a 3201644i bk5: 132a 3201456i bk6: 140a 3201291i bk7: 160a 3201017i bk8: 188a 3201329i bk9: 192a 3201145i bk10: 164a 3201586i bk11: 176a 3201277i bk12: 164a 3201642i bk13: 156a 3201512i bk14: 172a 3201506i bk15: 144a 3201603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00240771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7525
	minimum = 6
	maximum = 334
Network latency average = 11.9988
	minimum = 6
	maximum = 268
Slowest packet = 137266
Flit latency average = 12.0307
	minimum = 6
	maximum = 267
Slowest flit = 206251
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00123593
	minimum = 0.000990344 (at node 3)
	maximum = 0.00366111 (at node 44)
Accepted packet rate average = 0.00123593
	minimum = 0.000990344 (at node 3)
	maximum = 0.00366111 (at node 44)
Injected flit rate average = 0.00185389
	minimum = 0.00128534 (at node 6)
	maximum = 0.00463829 (at node 44)
Accepted flit rate average= 0.00185389
	minimum = 0.00153819 (at node 47)
	maximum = 0.00634505 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3876 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.75 (8 samples)
Network latency average = 9.84221 (8 samples)
	minimum = 6 (8 samples)
	maximum = 72.25 (8 samples)
Flit latency average = 9.6398 (8 samples)
	minimum = 6 (8 samples)
	maximum = 71.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0177302 (8 samples)
	minimum = 0.0148932 (8 samples)
	maximum = 0.0241652 (8 samples)
Accepted packet rate average = 0.0177302 (8 samples)
	minimum = 0.0148932 (8 samples)
	maximum = 0.0241652 (8 samples)
Injected flit rate average = 0.0266477 (8 samples)
	minimum = 0.0150067 (8 samples)
	maximum = 0.0452623 (8 samples)
Accepted flit rate average = 0.0266477 (8 samples)
	minimum = 0.0200278 (8 samples)
	maximum = 0.0357021 (8 samples)
Injected packet size average = 1.50295 (8 samples)
Accepted packet size average = 1.50295 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 42 sec (1362 sec)
gpgpu_simulation_rate = 27687 (inst/sec)
gpgpu_simulation_rate = 2584 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 694539
gpu_sim_insn = 5111858
gpu_ipc =       7.3601
gpu_tot_sim_cycle = 4441258
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.6419
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14497
partiton_reqs_in_parallel = 15279858
partiton_reqs_in_parallel_total    = 37939791
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.9830
partiton_reqs_in_parallel_util = 15279858
partiton_reqs_in_parallel_util_total    = 37939791
gpu_sim_cycle_parition_util = 694539
gpu_tot_sim_cycle_parition_util    = 1724545
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       6.6718 GB/Sec
L2_BW_total  =       2.7289 GB/Sec
gpu_total_sim_rate=22222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1229, 1043, 1042, 1317, 1042, 1058, 1436, 1058, 1244, 1270, 1058, 1333, 1187, 1058, 1058, 1229, 1250, 949, 1109, 949, 1109, 949, 1150, 964, 1343, 949, 949, 949, 1094, 1161, 979, 1172, 974, 830, 949, 830, 1105, 1036, 1261, 815, 1012, 1037, 845, 1248, 959, 815, 815, 1038, 1469, 796, 982, 796, 1019, 1034, 811, 966, 1018, 1060, 796, 993, 1190, 993, 1034, 811, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 10650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4173
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1591
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197724	W0_Idle:94794953	W0_Scoreboard:33482151	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1135 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4440990 
mrq_lat_table:11798 	310 	330 	3844 	601 	398 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106110 	15754 	36 	0 	953 	150 	2762 	1507 	78 	135 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	81618 	1215 	519 	538 	37822 	291 	62 	0 	0 	954 	149 	2762 	1507 	78 	143 	204 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94535 	10740 	3847 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	2816 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	819 	80 	4 	6 	13 	8 	24 	20 	12 	13 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    218781    219113    468563    219080    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    219081    263728    219296    219312    201317    214029    246719    496733    202492    212400    212028    746041 
dram[2]:    428347    188321    260748    336633    203794    216510    266664    216360    188720    275627    203332    201344    220799    466819    485654    747175 
dram[3]:    264056    248262    216068    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    217607    306908    351486    301586    219027    201100    203797    293141    349571    202032    289887    446124    381675    164844    252585    215122 
dram[5]:    237690    203007    376647    458191    358050    336072    201620    387904    402845    267494    218247    216411    196814    265856    471366    259699 
dram[6]:    214552    307636    308929    202054    268224    329934    301590    233602    254644    387833    215879    251938    421221    363717    201212    289203 
dram[7]:    477618    220171    206112    219133    213660    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    214364    201779    222263    219296    219042    267354    216886    242828    203800    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    194118    214982    213544    215396    335491    471074    291452    216360    516484    496384    216612    503333    198716    496868    493711    220925 
dram[10]:    443420    218809    249074    222505    416755    216242    246211    289556    276797    290418    218137    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.351351  2.250000  2.733333  2.475000  2.195652  2.040816  2.486486  2.304348  2.254902  2.431373  2.622222  2.828571  2.944444  2.705882  2.969697 
dram[1]:  2.069767  2.195122  2.256410  2.514286  2.195122  2.205128  2.538461  2.341463  2.477273  2.409091  2.627907  2.875000  3.129032  2.742857  3.181818  3.310345 
dram[2]:  1.888889  2.484848  2.378378  2.325000  2.166667  2.106383  2.122449  2.195122  2.536585  2.312500  2.627907  2.390244  2.969697  3.032258  2.857143  3.275862 
dram[3]:  2.060000  2.285714  2.105263  2.210526  2.020000  2.080000  2.268293  2.175000  2.842105  2.196429  2.820513  2.439024  2.631579  2.800000  2.571429  2.939394 
dram[4]:  2.181818  2.333333  2.041667  2.125000  2.257143  2.350000  2.088889  2.212766  2.255814  2.309524  2.586957  2.707317  3.520000  2.939394  2.783784  2.705882 
dram[5]:  2.139535  2.191489  1.960000  2.870968  2.125000  2.641026  2.476191  2.305556  2.416667  2.268293  2.586957  2.525000  2.968750  2.743590  2.565217  3.028571 
dram[6]:  2.421053  2.045455  2.463415  2.166667  2.513514  2.409091  2.300000  2.192308  2.254902  2.326923  2.441860  2.156863  2.897436  3.032258  2.809524  2.882353 
dram[7]:  2.406250  2.487180  2.352941  2.219512  1.920635  2.184211  2.263158  2.227273  2.617647  2.560976  2.555556  2.522727  2.666667  3.333333  2.815789  2.685714 
dram[8]:  1.920000  2.473684  2.022727  2.562500  1.977273  2.272727  2.040000  2.209302  2.564103  2.367347  2.595238  2.918919  2.852941  2.500000  2.914286  3.218750 
dram[9]:  2.315789  2.209302  2.088889  2.042553  2.102041  2.232558  2.236842  2.687500  2.234043  2.404762  2.348837  3.181818  2.967742  3.121212  2.944444  2.763158 
dram[10]:  2.838710  2.139535  2.025641  2.095238  2.250000  2.311111  2.382979  2.125000  2.304348  2.245283  2.452381  2.545455  3.200000  2.685714  2.903226  2.939394 
average row locality = 17378/7130 = 2.437307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        29        22        25        28        34        29 
dram[6]:        23        22        29        17        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        30        30        24        30        25        28        26        26        23        27 
total reads: 4467
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      13491      8625      1706      1879      1088      3242      4527      1877      5861     10937      8169      8764     20093     12600     13018     12565
dram[1]:      12372     10081      2964      4724      3512      5663      3438      4329      6664      8647     10397      7129     13102     13836      7352      8115
dram[2]:      12090      9518      6360      2275      8169      6256      5278     11727      4122      7096      7479     11498     12102     15399     15523     11862
dram[3]:      12495     10867      9999      5183      6072      9046      1603      1704      6824      8606      5765     11281     16780     17006     10215     11603
dram[4]:       9220     12242      7265      2410      4372      1500      5375      3296      4609      8394      8124     13330     18787     13015     12176     15045
dram[5]:       8482     11070      2942      3731      4433       930      5853      5632      5771      6764      5584     10387     11813     11308      9575      9938
dram[6]:      11670     10272      6052     10333      3957      5120      4388      6993      9801      5480      7943     11884      9981     14297      9996      9851
dram[7]:      13743      9286      6113      4223      8445      5798      7173      4601      8775      3954     16466     11063     10901     16435     13418     17871
dram[8]:       9726      7387      2298      2998      3116      7443      4961      1239      6583      8422     12207      7816     15280     10969     11652      8009
dram[9]:       8020      9741      3532      2607      3140      4863      1503      2699      7085      9514      8884      5925     17461     13506     11014     12552
dram[10]:       7972     11356      3604     10120      3178      1679      3726      2407      9335      8554      8216      8993     12415     12883     10540     11181
maximum mf latency per bank:
dram[0]:     230680     29752     39149     52123       412    133711    134008     73682    218776    218757    218354    218709    218801    218291    218642    218357
dram[1]:     218715     86526    128582    133728     86574    133714    136340    218618    218677    218763    248804     10689    218579    218863     18301     20137
dram[2]:     218479     29752    218705     32738    218768    218674    131029    218732     15127    218720     83091    218510     82866    218650    218742    230279
dram[3]:     257915     86475    218739    218724    218671    218688     42248     42052    218639    218617     10983    218788    218356    218622    218606    143390
dram[4]:      86351    218580    240381     86408    218682     15042    218799    218714     47071    218763    151099    218667    218816    134120    218739    218571
dram[5]:      29745    133964    133756    218740    133670       441    218778    218665     83210    218675     30159    218334     71834     85125    218678    218783
dram[6]:     218249    218727    218793    218700    133625    218643     83167    218714    218665    256836     83076    218834    143804    218627    218718     71662
dram[7]:     218252    133797    218611     86451    218731    218815    257093    136479    218761     10646    218787    248157    131224    218775    218725    257910
dram[8]:     218152     29744     86446    133690     86404    218745    218774       489    218729    256812    218806    218373    218373     71810    248288     18242
dram[9]:      29800    218498    218766     86350    218707    218569     32618    133576    218749    230458    112944     10705    218705    218285    218654    180433
dram[10]:      29776    218114    133691    258751    133739     71756    218673    133576    218707    218590    134067    218829    134102    218302     71766    218606
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485392 n_act=663 n_pre=647 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002302
n_activity=35120 dram_eff=0.2945
bk0: 296a 4489865i bk1: 252a 4490117i bk2: 288a 4490014i bk3: 244a 4490475i bk4: 280a 4490125i bk5: 288a 4489832i bk6: 288a 4489693i bk7: 268a 4489944i bk8: 320a 4489771i bk9: 332a 4489448i bk10: 360a 4489601i bk11: 352a 4489586i bk12: 292a 4490157i bk13: 312a 4489889i bk14: 276a 4490220i bk15: 288a 4490065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00329618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485720 n_act=609 n_pre=593 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002204
n_activity=34039 dram_eff=0.2909
bk0: 256a 4490109i bk1: 272a 4490097i bk2: 256a 4490234i bk3: 256a 4490264i bk4: 272a 4490107i bk5: 260a 4490163i bk6: 288a 4489960i bk7: 280a 4489870i bk8: 324a 4489859i bk9: 324a 4489760i bk10: 340a 4489838i bk11: 288a 4490133i bk12: 280a 4490306i bk13: 288a 4490143i bk14: 292a 4490217i bk15: 272a 4490268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00298339
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485557 n_act=637 n_pre=621 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002252
n_activity=34394 dram_eff=0.2941
bk0: 304a 4489666i bk1: 248a 4490319i bk2: 268a 4490214i bk3: 292a 4490166i bk4: 268a 4490042i bk5: 300a 4489829i bk6: 300a 4489709i bk7: 272a 4489841i bk8: 324a 4489996i bk9: 336a 4489535i bk10: 344a 4489873i bk11: 308a 4489833i bk12: 292a 4490275i bk13: 284a 4490169i bk14: 256a 4490551i bk15: 292a 4490310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00288566
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485391 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002297
n_activity=35641 dram_eff=0.2896
bk0: 304a 4489772i bk1: 244a 4490244i bk2: 256a 4490247i bk3: 264a 4490226i bk4: 300a 4489865i bk5: 308a 4489688i bk6: 276a 4490011i bk7: 252a 4490050i bk8: 316a 4490101i bk9: 372a 4489273i bk10: 328a 4490037i bk11: 316a 4489820i bk12: 300a 4490110i bk13: 320a 4489829i bk14: 308a 4489973i bk15: 296a 4490149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0028654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485614 n_act=636 n_pre=620 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002228
n_activity=34428 dram_eff=0.2906
bk0: 288a 4490010i bk1: 256a 4490178i bk2: 300a 4489886i bk3: 272a 4490197i bk4: 236a 4490372i bk5: 292a 4490061i bk6: 272a 4489778i bk7: 288a 4489608i bk8: 292a 4490001i bk9: 300a 4489755i bk10: 368a 4489735i bk11: 340a 4489699i bk12: 260a 4490488i bk13: 280a 4490151i bk14: 304a 4490129i bk15: 272a 4490093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00303014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485322 n_act=663 n_pre=647 n_req=1629 n_rd=4816 n_write=425 bw_util=0.002334
n_activity=36420 dram_eff=0.2878
bk0: 268a 4490094i bk1: 296a 4489786i bk2: 292a 4489881i bk3: 264a 4490312i bk4: 304a 4489863i bk5: 276a 4489962i bk6: 300a 4489762i bk7: 256a 4490042i bk8: 352a 4489778i bk9: 292a 4489961i bk10: 360a 4489751i bk11: 316a 4489840i bk12: 280a 4490308i bk13: 316a 4489964i bk14: 336a 4489833i bk15: 308a 4490072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00314435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485245 n_act=675 n_pre=659 n_req=1640 n_rd=4872 n_write=422 bw_util=0.002357
n_activity=36403 dram_eff=0.2909
bk0: 276a 4490062i bk1: 272a 4489911i bk2: 288a 4490004i bk3: 244a 4490200i bk4: 276a 4490248i bk5: 304a 4489739i bk6: 276a 4490037i bk7: 332a 4489433i bk8: 340a 4489693i bk9: 356a 4489460i bk10: 332a 4489934i bk11: 344a 4489438i bk12: 328a 4489998i bk13: 276a 4490120i bk14: 340a 4489844i bk15: 288a 4490024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316305
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485563 n_act=635 n_pre=619 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002251
n_activity=33988 dram_eff=0.2975
bk0: 232a 4490377i bk1: 284a 4490047i bk2: 244a 4490384i bk3: 268a 4490124i bk4: 352a 4489306i bk5: 252a 4490045i bk6: 264a 4490005i bk7: 284a 4489920i bk8: 276a 4490229i bk9: 316a 4489902i bk10: 356a 4489679i bk11: 340a 4489669i bk12: 300a 4490073i bk13: 288a 4490095i bk14: 312a 4489968i bk15: 296a 4490066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00302947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485493 n_act=653 n_pre=637 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002266
n_activity=34630 dram_eff=0.294
bk0: 292a 4489782i bk1: 284a 4490112i bk2: 268a 4490166i bk3: 248a 4490412i bk4: 268a 4490065i bk5: 284a 4489818i bk6: 296a 4489625i bk7: 288a 4489723i bk8: 304a 4490056i bk9: 348a 4489527i bk10: 324a 4489910i bk11: 316a 4489897i bk12: 284a 4490259i bk13: 292a 4489967i bk14: 292a 4490229i bk15: 292a 4490116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00298695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485602 n_act=638 n_pre=622 n_req=1561 n_rd=4600 n_write=411 bw_util=0.002231
n_activity=34592 dram_eff=0.2897
bk0: 264a 4490195i bk1: 284a 4489957i bk2: 280a 4490002i bk3: 288a 4489912i bk4: 292a 4489788i bk5: 276a 4489896i bk6: 244a 4490082i bk7: 252a 4490057i bk8: 328a 4489817i bk9: 304a 4489815i bk10: 312a 4489992i bk11: 312a 4490035i bk12: 272a 4490395i bk13: 296a 4490131i bk14: 300a 4490163i bk15: 296a 4490049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00272203
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4491873 n_nop=4485507 n_act=653 n_pre=637 n_req=1581 n_rd=4660 n_write=416 bw_util=0.00226
n_activity=34642 dram_eff=0.2931
bk0: 248a 4490436i bk1: 276a 4489945i bk2: 252a 4490249i bk3: 268a 4490071i bk4: 280a 4489927i bk5: 288a 4489836i bk6: 328a 4489592i bk7: 288a 4489660i bk8: 328a 4489846i bk9: 356a 4489405i bk10: 312a 4489976i bk11: 336a 4489651i bk12: 280a 4490348i bk13: 272a 4490120i bk14: 268a 4490378i bk15: 280a 4490131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00289011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12315
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88853
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.95835
	minimum = 6
	maximum = 27
Network latency average = 6.95365
	minimum = 6
	maximum = 25
Slowest packet = 158118
Flit latency average = 6.44929
	minimum = 6
	maximum = 24
Slowest flit = 277081
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00140778
	minimum = 0.000973309 (at node 10)
	maximum = 0.00171193 (at node 40)
Accepted packet rate average = 0.00140778
	minimum = 0.000973309 (at node 10)
	maximum = 0.00171193 (at node 40)
Injected flit rate average = 0.00212132
	minimum = 0.00119072 (at node 10)
	maximum = 0.0030891 (at node 35)
Accepted flit rate average= 0.00212132
	minimum = 0.00172921 (at node 10)
	maximum = 0.00279898 (at node 15)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8955 (9 samples)
	minimum = 6 (9 samples)
	maximum = 85.4444 (9 samples)
Network latency average = 9.52126 (9 samples)
	minimum = 6 (9 samples)
	maximum = 67 (9 samples)
Flit latency average = 9.2853 (9 samples)
	minimum = 6 (9 samples)
	maximum = 66.1111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0159166 (9 samples)
	minimum = 0.0133466 (9 samples)
	maximum = 0.0216704 (9 samples)
Accepted packet rate average = 0.0159166 (9 samples)
	minimum = 0.0133466 (9 samples)
	maximum = 0.0216704 (9 samples)
Injected flit rate average = 0.0239225 (9 samples)
	minimum = 0.0134716 (9 samples)
	maximum = 0.0405764 (9 samples)
Accepted flit rate average = 0.0239225 (9 samples)
	minimum = 0.0179946 (9 samples)
	maximum = 0.0320462 (9 samples)
Injected packet size average = 1.50299 (9 samples)
Accepted packet size average = 1.50299 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 7 sec (1927 sec)
gpgpu_simulation_rate = 22222 (inst/sec)
gpgpu_simulation_rate = 2304 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7823
gpu_sim_insn = 4498644
gpu_ipc =     575.0536
gpu_tot_sim_cycle = 4671231
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      10.1302
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14522
partiton_reqs_in_parallel = 172106
partiton_reqs_in_parallel_total    = 53219649
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4299
partiton_reqs_in_parallel_util = 172106
partiton_reqs_in_parallel_util_total    = 53219649
gpu_sim_cycle_parition_util = 7823
gpu_tot_sim_cycle_parition_util    = 2419084
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     287.1872 GB/Sec
L2_BW_total  =       3.0755 GB/Sec
gpu_total_sim_rate=24180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1394, 1193, 1177, 1467, 1192, 1223, 1616, 1193, 1364, 1390, 1193, 1453, 1307, 1208, 1223, 1364, 1370, 1099, 1244, 1084, 1259, 1084, 1300, 1129, 1478, 1084, 1114, 1099, 1244, 1311, 1099, 1337, 1094, 935, 1099, 950, 1240, 1186, 1426, 950, 1132, 1202, 995, 1383, 1079, 950, 980, 1173, 1619, 916, 1117, 931, 1184, 1154, 946, 1086, 1168, 1195, 931, 1113, 1325, 1128, 1154, 946, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 129986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 120721
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 4379
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385803	W0_Idle:94831499	W0_Scoreboard:33526050	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 990 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 4671230 
mrq_lat_table:11798 	310 	330 	3844 	601 	398 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	127411 	17802 	340 	50 	953 	150 	2762 	1507 	78 	135 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	85480 	2396 	2112 	5519 	47413 	2258 	360 	207 	23 	954 	149 	2762 	1507 	78 	143 	204 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	101710 	11707 	3876 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	18348 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	834 	80 	4 	6 	13 	8 	24 	20 	12 	13 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    218781    219113    468563    219080    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    219081    263728    219296    219312    201317    214029    246719    496733    202492    212400    212028    746041 
dram[2]:    428347    188321    260748    336633    203794    216510    266664    216360    188720    275627    203332    201344    220799    466819    485654    747175 
dram[3]:    264056    248262    216068    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    217607    306908    351486    301586    219027    201100    203797    293141    349571    202032    289887    446124    381675    164844    252585    215122 
dram[5]:    237690    203007    376647    458191    358050    336072    201620    387904    402845    267494    218247    216411    196814    265856    471366    259699 
dram[6]:    214552    307636    308929    202054    268224    329934    301590    233602    254644    387833    215879    251938    421221    363717    201212    289203 
dram[7]:    477618    220171    206112    219133    213660    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    214364    201779    222263    219296    219042    267354    216886    242828    203800    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    194118    214982    213544    215396    335491    471074    291452    216360    516484    496384    216612    503333    198716    496868    493711    220925 
dram[10]:    443420    218809    249074    222505    416755    216242    246211    289556    276797    290418    218137    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.351351  2.250000  2.733333  2.475000  2.195652  2.040816  2.486486  2.304348  2.254902  2.431373  2.622222  2.828571  2.944444  2.705882  2.969697 
dram[1]:  2.069767  2.195122  2.256410  2.514286  2.195122  2.205128  2.538461  2.341463  2.477273  2.409091  2.627907  2.875000  3.129032  2.742857  3.181818  3.310345 
dram[2]:  1.888889  2.484848  2.378378  2.325000  2.166667  2.106383  2.122449  2.195122  2.536585  2.312500  2.627907  2.390244  2.969697  3.032258  2.857143  3.275862 
dram[3]:  2.060000  2.285714  2.105263  2.210526  2.020000  2.080000  2.268293  2.175000  2.842105  2.196429  2.820513  2.439024  2.631579  2.800000  2.571429  2.939394 
dram[4]:  2.181818  2.333333  2.041667  2.125000  2.257143  2.350000  2.088889  2.212766  2.255814  2.309524  2.586957  2.707317  3.520000  2.939394  2.783784  2.705882 
dram[5]:  2.139535  2.191489  1.960000  2.870968  2.125000  2.641026  2.476191  2.305556  2.416667  2.268293  2.586957  2.525000  2.968750  2.743590  2.565217  3.028571 
dram[6]:  2.421053  2.045455  2.463415  2.166667  2.513514  2.409091  2.300000  2.192308  2.254902  2.326923  2.441860  2.156863  2.897436  3.032258  2.809524  2.882353 
dram[7]:  2.406250  2.487180  2.352941  2.219512  1.920635  2.184211  2.263158  2.227273  2.617647  2.560976  2.555556  2.522727  2.666667  3.333333  2.815789  2.685714 
dram[8]:  1.920000  2.473684  2.022727  2.562500  1.977273  2.272727  2.040000  2.209302  2.564103  2.367347  2.595238  2.918919  2.852941  2.500000  2.914286  3.218750 
dram[9]:  2.315789  2.209302  2.088889  2.042553  2.102041  2.232558  2.236842  2.687500  2.234043  2.404762  2.348837  3.181818  2.967742  3.121212  2.944444  2.763158 
dram[10]:  2.838710  2.139535  2.025641  2.095238  2.250000  2.311111  2.382979  2.125000  2.304348  2.245283  2.452381  2.545455  3.200000  2.685714  2.903226  2.939394 
average row locality = 17378/7130 = 2.437307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        24        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        29        25        23        26        34        29        19        28        20        29        22        25        28        34        29 
dram[6]:        23        22        29        17        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        28        29        26        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        25        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        30        30        24        30        25        28        26        26        23        27 
total reads: 4467
bank skew: 34/16 = 2.12
chip skew: 435/370 = 1.18
average mf latency per bank:
dram[0]:      13607      8771      1840      2032      1281      3456      4756      2119      6106     11160      8415      9012     20373     12826     13278     12817
dram[1]:      12512     10234      3126      4890      3717      5853      3676      4566      6906      8916     10682      7489     13388     14106      7579      8356
dram[2]:      12202      9638      6482      2429      8375      6466      5504     11981      4376      7343      7726     11764     12364     15678     15797     12106
dram[3]:      12622     11018     10158      5363      6247      9218      1850      1943      7088      8829      6002     11576     17060     17250     10422     11852
dram[4]:       9367     12357      7393      2575      4616      1715      5594      3519      4871      8673      8374     13588     19061     13254     12400     15307
dram[5]:       8614     11195      3089      3915      4635      1114      6063      5894      6006      7070      5815     10679     12102     11513      9754     10165
dram[6]:      11813     10415      6227     10533      4155      5301      4618      7203     10060      5701      8230     12153     10197     14569     10194     10088
dram[7]:      13923      9425      6347      4381      8604      6028      7431      4824      9089      4197     16765     11345     11169     16690     13664     18152
dram[8]:       9901      7520      2493      3191      3340      7643      5202      1489      6921      8706     12561      8137     24149     11277     11932      8245
dram[9]:       8129      9887      3722      2754      3342      5075      1790      2973      7375      9822      9206      6216     17773     13763     11233     12771
dram[10]:       8135     11499      3829     10324      3381      1875      3914      2628      9606      8837      8509      9241     12643     13155     10800     11403
maximum mf latency per bank:
dram[0]:     230680     29752     39149     52123       417    133711    134008     73682    218776    218757    218354    218709    218801    218291    218642    218357
dram[1]:     218715     86526    128582    133728     86574    133714    136340    218618    218677    218763    248804     10689    218579    218863     18301     20137
dram[2]:     218479     29752    218705     32738    218768    218674    131029    218732     15127    218720     83091    218510     82866    218650    218742    230279
dram[3]:     257915     86475    218739    218724    218671    218688     42248     42052    218639    218617     10983    218788    218356    218622    218606    143390
dram[4]:      86351    218580    240381     86408    218682     15042    218799    218714     47071    218763    151099    218667    218816    134120    218739    218571
dram[5]:      29745    133964    133756    218740    133670       474    218778    218665     83210    218675     30159    218334     71834     85125    218678    218783
dram[6]:     218249    218727    218793    218700    133625    218643     83167    218714    218665    256836     83076    218834    143804    218627    218718     71662
dram[7]:     218252    133797    218611     86451    218731    218815    257093    136479    218761     10646    218787    248157    131224    218775    218725    257910
dram[8]:     218152     29744     86446    133690     86404    218745    218774       489    218729    256812    218806    218373    218373     71810    248288     18242
dram[9]:      29800    218498    218766     86350    218707    218569     32618    133576    218749    230458    112944     10705    218705    218285    218654    180433
dram[10]:      29776    218114    133691    258751    133739     71756    218673    133576    218707    218590    134067    218829    134102    218302     71766    218606
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4499917 n_act=663 n_pre=647 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002295
n_activity=35120 dram_eff=0.2945
bk0: 296a 4504390i bk1: 252a 4504642i bk2: 288a 4504539i bk3: 244a 4505000i bk4: 280a 4504650i bk5: 288a 4504357i bk6: 288a 4504218i bk7: 268a 4504469i bk8: 320a 4504296i bk9: 332a 4503973i bk10: 360a 4504126i bk11: 352a 4504111i bk12: 292a 4504682i bk13: 312a 4504414i bk14: 276a 4504745i bk15: 288a 4504590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00328555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500245 n_act=609 n_pre=593 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002197
n_activity=34039 dram_eff=0.2909
bk0: 256a 4504634i bk1: 272a 4504622i bk2: 256a 4504759i bk3: 256a 4504789i bk4: 272a 4504632i bk5: 260a 4504688i bk6: 288a 4504485i bk7: 280a 4504395i bk8: 324a 4504384i bk9: 324a 4504285i bk10: 340a 4504363i bk11: 288a 4504658i bk12: 280a 4504831i bk13: 288a 4504668i bk14: 292a 4504742i bk15: 272a 4504793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00297377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500082 n_act=637 n_pre=621 n_req=1542 n_rd=4688 n_write=370 bw_util=0.002245
n_activity=34394 dram_eff=0.2941
bk0: 304a 4504191i bk1: 248a 4504844i bk2: 268a 4504739i bk3: 292a 4504691i bk4: 268a 4504567i bk5: 300a 4504354i bk6: 300a 4504234i bk7: 272a 4504366i bk8: 324a 4504521i bk9: 336a 4504060i bk10: 344a 4504398i bk11: 308a 4504358i bk12: 292a 4504800i bk13: 284a 4504694i bk14: 256a 4505076i bk15: 292a 4504835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287635
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4499916 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.00229
n_activity=35641 dram_eff=0.2896
bk0: 304a 4504297i bk1: 244a 4504769i bk2: 256a 4504772i bk3: 264a 4504751i bk4: 300a 4504390i bk5: 308a 4504213i bk6: 276a 4504536i bk7: 252a 4504575i bk8: 316a 4504626i bk9: 372a 4503798i bk10: 328a 4504562i bk11: 316a 4504345i bk12: 300a 4504635i bk13: 320a 4504354i bk14: 308a 4504498i bk15: 296a 4504674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00285616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500139 n_act=636 n_pre=620 n_req=1538 n_rd=4620 n_write=383 bw_util=0.00222
n_activity=34428 dram_eff=0.2906
bk0: 288a 4504535i bk1: 256a 4504703i bk2: 300a 4504411i bk3: 272a 4504722i bk4: 236a 4504897i bk5: 292a 4504586i bk6: 272a 4504303i bk7: 288a 4504133i bk8: 292a 4504526i bk9: 300a 4504280i bk10: 368a 4504260i bk11: 340a 4504224i bk12: 260a 4505013i bk13: 280a 4504676i bk14: 304a 4504654i bk15: 272a 4504618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00302037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4499847 n_act=663 n_pre=647 n_req=1629 n_rd=4816 n_write=425 bw_util=0.002326
n_activity=36420 dram_eff=0.2878
bk0: 268a 4504619i bk1: 296a 4504311i bk2: 292a 4504406i bk3: 264a 4504837i bk4: 304a 4504388i bk5: 276a 4504487i bk6: 300a 4504287i bk7: 256a 4504567i bk8: 352a 4504303i bk9: 292a 4504486i bk10: 360a 4504276i bk11: 316a 4504365i bk12: 280a 4504833i bk13: 316a 4504489i bk14: 336a 4504358i bk15: 308a 4504597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00313421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4499770 n_act=675 n_pre=659 n_req=1640 n_rd=4872 n_write=422 bw_util=0.00235
n_activity=36403 dram_eff=0.2909
bk0: 276a 4504587i bk1: 272a 4504436i bk2: 288a 4504529i bk3: 244a 4504725i bk4: 276a 4504773i bk5: 304a 4504264i bk6: 276a 4504562i bk7: 332a 4503958i bk8: 340a 4504218i bk9: 356a 4503985i bk10: 332a 4504459i bk11: 344a 4503963i bk12: 328a 4504523i bk13: 276a 4504645i bk14: 340a 4504369i bk15: 288a 4504549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315285
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500088 n_act=635 n_pre=619 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002244
n_activity=33988 dram_eff=0.2975
bk0: 232a 4504902i bk1: 284a 4504572i bk2: 244a 4504909i bk3: 268a 4504649i bk4: 352a 4503831i bk5: 252a 4504570i bk6: 264a 4504530i bk7: 284a 4504445i bk8: 276a 4504754i bk9: 316a 4504427i bk10: 356a 4504204i bk11: 340a 4504194i bk12: 300a 4504598i bk13: 288a 4504620i bk14: 312a 4504493i bk15: 296a 4504591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00301971
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500018 n_act=653 n_pre=637 n_req=1580 n_rd=4680 n_write=410 bw_util=0.002259
n_activity=34630 dram_eff=0.294
bk0: 292a 4504307i bk1: 284a 4504637i bk2: 268a 4504691i bk3: 248a 4504937i bk4: 268a 4504590i bk5: 284a 4504343i bk6: 296a 4504150i bk7: 288a 4504248i bk8: 304a 4504581i bk9: 348a 4504052i bk10: 324a 4504435i bk11: 316a 4504422i bk12: 284a 4504784i bk13: 292a 4504492i bk14: 292a 4504754i bk15: 292a 4504641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00297732
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500127 n_act=638 n_pre=622 n_req=1561 n_rd=4600 n_write=411 bw_util=0.002224
n_activity=34592 dram_eff=0.2897
bk0: 264a 4504720i bk1: 284a 4504482i bk2: 280a 4504527i bk3: 288a 4504437i bk4: 292a 4504313i bk5: 276a 4504421i bk6: 244a 4504607i bk7: 252a 4504582i bk8: 328a 4504342i bk9: 304a 4504340i bk10: 312a 4504517i bk11: 312a 4504560i bk12: 272a 4504920i bk13: 296a 4504656i bk14: 300a 4504688i bk15: 296a 4504574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00271325
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4506398 n_nop=4500032 n_act=653 n_pre=637 n_req=1581 n_rd=4660 n_write=416 bw_util=0.002253
n_activity=34642 dram_eff=0.2931
bk0: 248a 4504961i bk1: 276a 4504470i bk2: 252a 4504774i bk3: 268a 4504596i bk4: 280a 4504452i bk5: 288a 4504361i bk6: 328a 4504117i bk7: 288a 4504185i bk8: 328a 4504371i bk9: 356a 4503930i bk10: 312a 4504501i bk11: 336a 4504176i bk12: 280a 4504873i bk13: 272a 4504645i bk14: 268a 4504903i bk15: 280a 4504656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00288079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 559, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12315
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.7477
	minimum = 6
	maximum = 586
Network latency average = 36.2
	minimum = 6
	maximum = 338
Slowest packet = 258484
Flit latency average = 40.8941
	minimum = 6
	maximum = 337
Slowest flit = 392825
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606021
	minimum = 0.0480665 (at node 19)
	maximum = 0.306104 (at node 44)
Accepted packet rate average = 0.0606021
	minimum = 0.0480665 (at node 19)
	maximum = 0.306104 (at node 44)
Injected flit rate average = 0.0909032
	minimum = 0.0801534 (at node 34)
	maximum = 0.329818 (at node 44)
Accepted flit rate average= 0.0909032
	minimum = 0.0634068 (at node 19)
	maximum = 0.588495 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2807 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.5 (10 samples)
Network latency average = 12.1891 (10 samples)
	minimum = 6 (10 samples)
	maximum = 94.1 (10 samples)
Flit latency average = 12.4462 (10 samples)
	minimum = 6 (10 samples)
	maximum = 93.2 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0203852 (10 samples)
	minimum = 0.0168186 (10 samples)
	maximum = 0.0501138 (10 samples)
Accepted packet rate average = 0.0203852 (10 samples)
	minimum = 0.0168186 (10 samples)
	maximum = 0.0501138 (10 samples)
Injected flit rate average = 0.0306206 (10 samples)
	minimum = 0.0201398 (10 samples)
	maximum = 0.0695005 (10 samples)
Accepted flit rate average = 0.0306206 (10 samples)
	minimum = 0.0225358 (10 samples)
	maximum = 0.087691 (10 samples)
Injected packet size average = 1.5021 (10 samples)
Accepted packet size average = 1.5021 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 37 sec (1957 sec)
gpgpu_simulation_rate = 24180 (inst/sec)
gpgpu_simulation_rate = 2386 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 449608
gpu_sim_insn = 5750033
gpu_ipc =      12.7890
gpu_tot_sim_cycle = 5348061
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       9.9233
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 6156
gpu_stall_icnt2sh    = 91520
partiton_reqs_in_parallel = 9885419
partiton_reqs_in_parallel_total    = 53391755
partiton_level_parallism =      21.9868
partiton_level_parallism_total  =      11.8318
partiton_reqs_in_parallel_util = 9885419
partiton_reqs_in_parallel_util_total    = 53391755
gpu_sim_cycle_parition_util = 449608
gpu_tot_sim_cycle_parition_util    = 2426907
partiton_level_parallism_util =      21.9868
partiton_level_parallism_util_total  =      21.9979
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      46.1060 GB/Sec
L2_BW_total  =       6.5624 GB/Sec
gpu_total_sim_rate=21768

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2267, 2184, 1879, 2041, 1948, 1743, 2371, 1976, 2188, 1948, 1453, 2051, 2050, 1663, 1560, 1819, 2090, 1531, 1652, 1566, 1585, 1629, 1967, 1533, 1897, 1555, 1443, 1558, 1544, 2143, 1585, 1862, 1528, 1146, 2056, 1366, 1764, 1867, 1859, 1690, 1306, 1893, 1794, 2117, 1720, 1581, 1216, 1843, 1960, 1400, 1707, 1467, 1983, 1637, 1599, 2023, 1702, 1980, 1142, 1402, 1927, 1742, 1469, 1207, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 190950
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 181035
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5029
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:439444	W0_Idle:102137661	W0_Scoreboard:50490916	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 354 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 825 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5348023 
mrq_lat_table:23933 	573 	758 	7038 	2106 	1322 	930 	329 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	332946 	29637 	522 	50 	957 	171 	2762 	1658 	331 	553 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	244277 	23260 	20412 	10391 	61227 	3101 	418 	207 	23 	958 	170 	2762 	1658 	331 	561 	509 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205547 	42081 	27278 	943 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	78859 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	986 	80 	5 	6 	13 	9 	26 	21 	12 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    218781    219113    468563    219080    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219296    219312    201317    214029    246719    496733    202492    212400    212028    746041 
dram[2]:    428347    201954    260748    336633    203794    216510    266664    216360    201480    275627    203332    201344    220799    466819    485654    747175 
dram[3]:    264056    253879    216068    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    217607    306908    351486    301586    219027    201100    203797    293141    349571    202032    289887    446124    381675    198086    252585    215122 
dram[5]:    237690    203007    376647    458191    358050    336072    201620    387904    402845    267494    254189    216411    197288    265856    471366    259699 
dram[6]:    214552    307636    308929    202054    268224    329934    301590    233602    254644    387833    215879    251938    421221    363717    201212    289203 
dram[7]:    477618    220171    206112    219133    213660    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    214364    253593    222263    254230    219042    267354    216886    242828    203800    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    214982    213544    254008    335491    471074    291452    216360    516484    496384    216612    503333    198716    496868    493711    220925 
dram[10]:    443420    218809    249074    222505    416755    216242    246211    289556    276797    290418    218137    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.031579  2.230769  2.120879  2.414634  2.274725  2.163265  1.961905  2.390805  2.202128  2.123810  2.247423  2.157408  2.307692  2.477273  2.222222  2.600000 
dram[1]:  2.019802  2.126214  2.268293  2.241379  2.222222  2.340659  2.247059  2.351648  2.120370  2.330000  2.222222  2.384615  2.547945  2.397727  2.701299  2.518072 
dram[2]:  2.028302  2.367816  2.129412  2.252632  2.239130  2.122642  2.212121  2.239130  2.190000  2.116071  2.193877  2.171429  2.450000  2.772152  2.333333  2.416667 
dram[3]:  2.109091  2.136364  2.163265  1.950495  2.134615  2.209302  2.164948  2.051546  2.326531  2.204082  2.370000  2.281250  2.416667  2.365854  2.430380  2.637500 
dram[4]:  2.030928  2.220779  2.000000  2.166667  2.164835  2.271739  2.066038  2.147368  2.129032  2.258427  2.191489  2.458823  2.734177  2.390805  2.441860  2.372340 
dram[5]:  2.063158  2.263736  1.940000  2.575000  2.262626  2.303371  2.168539  2.148936  2.175926  2.174757  2.378947  2.255102  2.466667  2.419355  2.463415  2.467391 
dram[6]:  2.280000  2.102804  2.423529  2.141414  2.252874  2.172414  2.250000  2.188119  2.087719  2.090090  2.196262  2.148148  2.481928  2.614458  2.318182  2.302083 
dram[7]:  2.142857  2.175824  2.043478  2.215054  2.009009  2.234694  2.233333  2.154639  2.206186  2.277228  2.221053  2.165138  2.292135  2.768293  2.583333  2.455696 
dram[8]:  1.950980  2.458823  2.085714  2.309524  2.125000  2.156250  2.135922  2.193877  2.298969  2.227723  2.175926  2.543210  2.205882  2.326087  2.500000  2.546667 
dram[9]:  2.304878  2.173913  2.051546  2.144578  2.057143  2.000000  2.674699  2.271739  2.189474  2.095238  2.229167  2.386364  2.629214  2.686747  2.666667  2.500000 
dram[10]:  2.353658  2.075269  2.202381  2.186813  2.284091  2.042553  2.210526  2.250000  1.982456  2.140000  2.318681  2.471264  2.644737  2.291667  2.409091  2.506173 
average row locality = 37024/16395 = 2.258250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       150       143       148       153       154       150       154       153       157       158       168       156       159       145       154 
dram[1]:       153       165       141       147       150       161       139       156       162       166       160       159       137       155       156       150 
dram[2]:       163       155       139       157       153       169       161       157       154       172       158       168       144       160       158       152 
dram[3]:       175       140       163       148       169       141       159       142       164       163       173       160       150       144       140       158 
dram[4]:       149       129       146       151       144       159       160       148       143       148       152       153       161       151       158       167 
dram[5]:       149       155       147       157       165       152       143       153       170       161       163       155       159       167       151       170 
dram[6]:       174       169       157       158       142       138       170       165       169       167       172       167       153       160       149       162 
dram[7]:       145       148       140       156       165       160       152       157       160       168       158       170       151       167       159       146 
dram[8]:       151       158       166       146       167       155       160       160       168       163       166       150       163       156       154       141 
dram[9]:       146       150       148       133       162       164       163       154       148       157       160       154       166       163       165       160 
dram[10]:       147       145       140       151       148       140       159       162       164       159       153       157       148       158       156       148 
total reads: 27373
bank skew: 175/129 = 1.36
chip skew: 2572/2419 = 1.06
number of total write accesses:
dram[0]:        50        53        50        50        54        58        56        54        54        66        60        65        54        59        55        54 
dram[1]:        51        54        45        48        50        52        52        58        67        67        60        58        49        56        52        59 
dram[2]:        52        51        42        57        53        56        58        49        65        65        57        60        52        59        52        51 
dram[3]:        57        48        49        49        53        49        51        57        64        53        64        59        53        50        52        53 
dram[4]:        48        42        44        44        53        50        59        56        55        53        54        56        55        57        52        56 
dram[5]:        47        51        47        49        59        53        50        49        65        63        63        66        63        58        51        57 
dram[6]:        54        56        49        54        54        51        55        56        69        65        63        65        53        57        55        59 
dram[7]:        50        50        48        50        58        59        49        52        54        62        53        66        53        60        58        48 
dram[8]:        48        51        53        48        54        52        60        55        55        62        69        56        62        58        51        50 
dram[9]:        43        50        51        45        54        54        59        55        60        63        54        56        68        60        59        60 
dram[10]:        46        48        45        48        53        52        51        54        62        55        58        58        53        62        56        55 
total reads: 9651
bank skew: 69/42 = 1.64
chip skew: 915/834 = 1.10
average mf latency per bank:
dram[0]:       9861      8118      2931      5728      2821      4611      8649      4680      4710      9041      8319      8701     12639     11873      9220     11374
dram[1]:      10036      7237      7052      7055      3631      9142      7036     10866      6760      6792      9570      6362     10977     11023      9219      7472
dram[2]:      12230      7038      9893      5563      8904      7825     10768     12482      3697      7902      8326      9393      9601     14017     10130     10838
dram[3]:       9608      6635      8644      5448     10367      9384      8910      7635      8521      7641      7010      8071     11390     12384      7953      8046
dram[4]:       8435      9973      7547      6585      4901      7939      8233      5040      9731      6319      8089     11447     10084     10664     11429      9272
dram[5]:       7743      8249      3944      4556      6006      3658      7630      7775      7136      7399      5828      8364     10736     10712      8366      8994
dram[6]:       6203      9699      7917      7857      5578      6934     10968     10384      9631      6974      9266      7717     10909      9779      9530      8316
dram[7]:      10052      7660      7610      3808      9019      7384      7494      8238      6046      7261     11432      8441      8826     13116      9225     10286
dram[8]:       8076      5973      4500      4741      4435      8833      8086      5198      7002      6767      8085      9448     13057      8890     10305      7682
dram[9]:       6558      8421      5746      2902      6568      8458      7622      7053      7778      8647      8240      6464     12605     10831     10674     10386
dram[10]:       8422      8470      7261     11624      6591      6094      9406      9444      6842      7849      7633      8498      9239      8035      8722      8870
maximum mf latency per bank:
dram[0]:     230680    197784    101670    197756    101690    133711    198555    197636    218776    218757    218354    218709    218801    218291    218642    218357
dram[1]:     218715    101149    197695    197808    101607    197792    198501    218618    218677    218763    248804    198212    218579    218863    197935    197943
dram[2]:     218479    101263    218705    197785    218768    218674    198625    218732    101521    218720    198176    218510    198033    218650    218742    230279
dram[3]:     257915    101134    218739    218724    218671    218688    198552    198482    218639    218617    198166    218788    218356    218622    218606    143390
dram[4]:     197796    218580    240381    197755    218682    197794    218799    218714    198397    218763    198157    218667    218816    197996    218739    218571
dram[5]:     197857    197780    133756    218740    197562    197529    218778    218665    198191    218675    101376    218334    198015    198072    218678    218783
dram[6]:     218249    218727    218793    218700    133625    218643    198508    218714    218665    256836    198206    218834    198059    218627    218718    197740
dram[7]:     218252    197928    218611    101696    218731    218815    257093    198343    218761    198287    218787    248157    197866    218775    218725    257910
dram[8]:     218152    101102    197723    133690    197523    218745    218774    198554    218729    256812    218806    218373    218373    197913    248288    197672
dram[9]:     101209    218498    218766    101205    218707    218569    198569    198465    218749    230458    198189    198046    218705    218285    218654    197790
dram[10]:     197834    218114    197809    258751    197676    197576    218673    198563    218707    218590    198052    218829    198033    218302    197786    218606
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327279 n_act=1494 n_pre=1478 n_req=3337 n_rd=9780 n_write=1222 bw_util=0.00412
n_activity=64094 dram_eff=0.3433
bk0: 572a 5336068i bk1: 600a 5335951i bk2: 572a 5336319i bk3: 592a 5336050i bk4: 612a 5335573i bk5: 616a 5335124i bk6: 600a 5335527i bk7: 616a 5335265i bk8: 612a 5335595i bk9: 628a 5335253i bk10: 632a 5334640i bk11: 672a 5334546i bk12: 624a 5335885i bk13: 636a 5335199i bk14: 580a 5335991i bk15: 616a 5336152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0104799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327347 n_act=1449 n_pre=1433 n_req=3335 n_rd=9828 n_write=1196 bw_util=0.004128
n_activity=63258 dram_eff=0.3485
bk0: 612a 5335439i bk1: 660a 5335482i bk2: 564a 5336800i bk3: 588a 5335731i bk4: 600a 5336109i bk5: 644a 5335644i bk6: 556a 5336462i bk7: 624a 5335623i bk8: 648a 5334488i bk9: 664a 5334778i bk10: 640a 5334917i bk11: 636a 5335558i bk12: 548a 5336901i bk13: 620a 5335954i bk14: 624a 5336282i bk15: 600a 5335574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00938862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327008 n_act=1510 n_pre=1494 n_req=3399 n_rd=10080 n_write=1161 bw_util=0.004209
n_activity=64294 dram_eff=0.3497
bk0: 652a 5335145i bk1: 620a 5335521i bk2: 556a 5336180i bk3: 628a 5334955i bk4: 612a 5335562i bk5: 676a 5334908i bk6: 644a 5335370i bk7: 628a 5335295i bk8: 616a 5334740i bk9: 688a 5334198i bk10: 632a 5335450i bk11: 672a 5335218i bk12: 576a 5336208i bk13: 640a 5335966i bk14: 632a 5335817i bk15: 608a 5335866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0112036
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327177 n_act=1498 n_pre=1482 n_req=3350 n_rd=9956 n_write=1140 bw_util=0.004155
n_activity=64671 dram_eff=0.3432
bk0: 700a 5335070i bk1: 560a 5335847i bk2: 652a 5334758i bk3: 592a 5334993i bk4: 676a 5335077i bk5: 564a 5336360i bk6: 636a 5335729i bk7: 568a 5334996i bk8: 656a 5335348i bk9: 652a 5335648i bk10: 692a 5335508i bk11: 640a 5335254i bk12: 600a 5336298i bk13: 576a 5336399i bk14: 560a 5336952i bk15: 632a 5336239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.00914842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327631 n_act=1450 n_pre=1434 n_req=3253 n_rd=9676 n_write=1062 bw_util=0.004021
n_activity=62572 dram_eff=0.3432
bk0: 596a 5335423i bk1: 516a 5336664i bk2: 584a 5336459i bk3: 604a 5336034i bk4: 576a 5336238i bk5: 636a 5335756i bk6: 640a 5334761i bk7: 592a 5335214i bk8: 572a 5335278i bk9: 592a 5335511i bk10: 608a 5335402i bk11: 612a 5335621i bk12: 644a 5336078i bk13: 604a 5335254i bk14: 632a 5335483i bk15: 668a 5335082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00925214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327011 n_act=1498 n_pre=1482 n_req=3408 n_rd=10068 n_write=1194 bw_util=0.004217
n_activity=64769 dram_eff=0.3478
bk0: 596a 5335550i bk1: 620a 5335377i bk2: 588a 5335929i bk3: 628a 5335187i bk4: 660a 5334374i bk5: 608a 5335371i bk6: 572a 5335771i bk7: 612a 5335697i bk8: 680a 5334232i bk9: 644a 5334192i bk10: 652a 5335590i bk11: 620a 5333698i bk12: 636a 5335521i bk13: 668a 5335433i bk14: 604a 5336353i bk15: 680a 5334670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0126263
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5326609 n_act=1556 n_pre=1540 n_req=3487 n_rd=10288 n_write=1260 bw_util=0.004324
n_activity=67321 dram_eff=0.3431
bk0: 696a 5335452i bk1: 676a 5334831i bk2: 628a 5335786i bk3: 632a 5335040i bk4: 568a 5335972i bk5: 552a 5335932i bk6: 680a 5335330i bk7: 660a 5335099i bk8: 676a 5334337i bk9: 668a 5334594i bk10: 688a 5334640i bk11: 668a 5334609i bk12: 612a 5336571i bk13: 640a 5335915i bk14: 596a 5335742i bk15: 648a 5335047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00992108
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327096 n_act=1499 n_pre=1483 n_req=3372 n_rd=10008 n_write=1167 bw_util=0.004184
n_activity=63390 dram_eff=0.3526
bk0: 580a 5336050i bk1: 592a 5335975i bk2: 560a 5336368i bk3: 624a 5335991i bk4: 660a 5335149i bk5: 640a 5335533i bk6: 608a 5336318i bk7: 628a 5335844i bk8: 640a 5335853i bk9: 672a 5334903i bk10: 632a 5335441i bk11: 680a 5334327i bk12: 604a 5336121i bk13: 668a 5334665i bk14: 636a 5335646i bk15: 584a 5336756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0102465
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5326956 n_act=1515 n_pre=1499 n_req=3408 n_rd=10096 n_write=1187 bw_util=0.004225
n_activity=64339 dram_eff=0.3507
bk0: 604a 5334885i bk1: 632a 5335912i bk2: 664a 5335216i bk3: 584a 5334884i bk4: 668a 5334810i bk5: 620a 5334944i bk6: 640a 5334969i bk7: 640a 5334515i bk8: 672a 5334642i bk9: 652a 5334800i bk10: 664a 5334683i bk11: 600a 5334848i bk12: 652a 5334266i bk13: 624a 5334665i bk14: 616a 5335962i bk15: 564a 5336356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0123127
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327161 n_act=1471 n_pre=1455 n_req=3384 n_rd=9972 n_write=1194 bw_util=0.004181
n_activity=63348 dram_eff=0.3525
bk0: 584a 5335924i bk1: 600a 5335448i bk2: 592a 5335600i bk3: 532a 5336380i bk4: 648a 5334949i bk5: 656a 5334710i bk6: 652a 5335108i bk7: 616a 5335088i bk8: 592a 5335027i bk9: 628a 5334049i bk10: 640a 5335123i bk11: 616a 5335375i bk12: 664a 5334880i bk13: 652a 5335380i bk14: 660a 5335671i bk15: 640a 5335276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.011545
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5341253 n_nop=5327506 n_act=1456 n_pre=1440 n_req=3291 n_rd=9740 n_write=1111 bw_util=0.004063
n_activity=62544 dram_eff=0.347
bk0: 588a 5336195i bk1: 580a 5336084i bk2: 560a 5336449i bk3: 604a 5335556i bk4: 592a 5336051i bk5: 560a 5336000i bk6: 636a 5335804i bk7: 648a 5335533i bk8: 656a 5334669i bk9: 636a 5335136i bk10: 612a 5335500i bk11: 628a 5335894i bk12: 592a 5336361i bk13: 632a 5335601i bk14: 624a 5335983i bk15: 592a 5336002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00840945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1201, Miss_rate = 0.074, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1244, Miss_rate = 0.075, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1198, Miss_rate = 0.073, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1259, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1230, Miss_rate = 0.075, Pending_hits = 581, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1290, Miss_rate = 0.077, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1293, Miss_rate = 0.076, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1196, Miss_rate = 0.073, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1213, Miss_rate = 0.074, Pending_hits = 604, Reservation_fails = 1
L2_cache_bank[9]: Access = 16510, Miss = 1206, Miss_rate = 0.073, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1247, Miss_rate = 0.075, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1270, Miss_rate = 0.075, Pending_hits = 614, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1286, Miss_rate = 0.076, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1286, Miss_rate = 0.076, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1230, Miss_rate = 0.074, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1272, Miss_rate = 0.076, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1295, Miss_rate = 0.059, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1229, Miss_rate = 0.075, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1258, Miss_rate = 0.076, Pending_hits = 584, Reservation_fails = 1
L2_cache_bank[19]: Access = 16195, Miss = 1235, Miss_rate = 0.076, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1215, Miss_rate = 0.074, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1220, Miss_rate = 0.073, Pending_hits = 588, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27373
L2_total_cache_miss_rate = 0.0739
L2_total_cache_pending_hits = 12927
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85685
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6112
	minimum = 6
	maximum = 343
Network latency average = 12.3905
	minimum = 6
	maximum = 330
Slowest packet = 323746
Flit latency average = 11.6476
	minimum = 6
	maximum = 330
Slowest flit = 1054387
Fragmentation average = 0.00235249
	minimum = 0
	maximum = 237
Injected packet rate average = 0.00972867
	minimum = 0.00747431 (at node 9)
	maximum = 0.0116057 (at node 34)
Accepted packet rate average = 0.00972867
	minimum = 0.00747431 (at node 9)
	maximum = 0.0116057 (at node 34)
Injected flit rate average = 0.0151099
	minimum = 0.00955835 (at node 9)
	maximum = 0.0215989 (at node 34)
Accepted flit rate average= 0.0151099
	minimum = 0.0136964 (at node 28)
	maximum = 0.0185162 (at node 17)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.2199 (11 samples)
	minimum = 6 (11 samples)
	maximum = 154.364 (11 samples)
Network latency average = 12.2074 (11 samples)
	minimum = 6 (11 samples)
	maximum = 115.545 (11 samples)
Flit latency average = 12.3736 (11 samples)
	minimum = 6 (11 samples)
	maximum = 114.727 (11 samples)
Fragmentation average = 0.000213863 (11 samples)
	minimum = 0 (11 samples)
	maximum = 21.5455 (11 samples)
Injected packet rate average = 0.0194164 (11 samples)
	minimum = 0.0159691 (11 samples)
	maximum = 0.046613 (11 samples)
Accepted packet rate average = 0.0194164 (11 samples)
	minimum = 0.0159691 (11 samples)
	maximum = 0.046613 (11 samples)
Injected flit rate average = 0.0292105 (11 samples)
	minimum = 0.0191778 (11 samples)
	maximum = 0.0651458 (11 samples)
Accepted flit rate average = 0.0292105 (11 samples)
	minimum = 0.0217322 (11 samples)
	maximum = 0.0814024 (11 samples)
Injected packet size average = 1.50442 (11 samples)
Accepted packet size average = 1.50442 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 38 sec (2438 sec)
gpgpu_simulation_rate = 21768 (inst/sec)
gpgpu_simulation_rate = 2193 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14702
gpu_sim_insn = 4715414
gpu_ipc =     320.7328
gpu_tot_sim_cycle = 5584913
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =      10.3468
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 6293
gpu_stall_icnt2sh    = 91714
partiton_reqs_in_parallel = 323307
partiton_reqs_in_parallel_total    = 63277174
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =      11.3879
partiton_reqs_in_parallel_util = 323307
partiton_reqs_in_parallel_util_total    = 63277174
gpu_sim_cycle_parition_util = 14702
gpu_tot_sim_cycle_parition_util    = 2876515
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.9978
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.1979 GB/Sec
L2_BW_total  =       6.9585 GB/Sec
gpu_total_sim_rate=23132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2411, 2328, 2023, 2185, 2092, 1887, 2515, 2090, 2332, 2092, 1597, 2195, 2194, 1807, 1704, 1963, 2219, 1675, 1796, 1710, 1729, 1773, 2111, 1677, 2041, 1699, 1587, 1702, 1673, 2287, 1729, 2006, 1672, 1290, 2200, 1510, 1908, 2011, 2003, 1834, 1450, 2037, 1938, 2246, 1864, 1725, 1360, 1987, 2104, 1544, 1851, 1611, 2127, 1781, 1743, 2167, 1846, 2109, 1286, 1546, 2071, 1871, 1613, 1351, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 487968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 476017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7065
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:934769	W0_Idle:102212178	W0_Scoreboard:50549535	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 354 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 766 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 5584912 
mrq_lat_table:24600 	588 	810 	7242 	2247 	1443 	1085 	371 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	367564 	34325 	823 	182 	957 	171 	2762 	1658 	331 	553 	517 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	248100 	24720 	21730 	17991 	82049 	7129 	795 	432 	109 	958 	170 	2762 	1658 	331 	561 	509 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212982 	42803 	27292 	943 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	110427 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1015 	81 	5 	6 	13 	9 	26 	21 	12 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        16        16        20        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        20        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        18        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        21        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        16        23        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        71        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    218781    219113    468563    219080    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219296    219312    201317    214029    246719    496733    202492    212400    212028    746041 
dram[2]:    428347    201954    260748    336633    203794    216510    266664    216360    201480    275627    203332    201344    220799    466819    485654    747175 
dram[3]:    264056    253879    216068    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    217607    306908    351486    301586    219027    201100    203797    293141    349571    202032    289887    446124    381675    198086    252585    215122 
dram[5]:    237690    203007    376647    458191    358050    336072    201620    387904    402845    267494    254189    216411    197288    265856    471366    259699 
dram[6]:    214552    307636    308929    202054    268224    329934    301590    233602    254644    387833    215879    251938    421221    363717    201212    289203 
dram[7]:    477618    220171    206112    219133    213660    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    214364    253593    222263    254230    219042    267354    216886    242828    203800    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    214982    213544    254008    335491    471074    291452    216360    516484    496384    216612    503333    198716    496868    493711    220925 
dram[10]:    443420    218809    249074    222505    416755    216242    246211    289556    276797    290418    218137    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.031579  2.263736  2.120879  2.397590  2.260870  2.163265  1.961905  2.390805  2.329787  2.233645  2.408163  2.394495  2.358696  2.617978  2.230769  2.604938 
dram[1]:  2.049505  2.126214  2.268293  2.241379  2.222222  2.340659  2.247059  2.351648  2.318182  2.570000  2.370000  2.559140  2.547945  2.450549  2.701299  2.523256 
dram[2]:  2.028302  2.352273  2.116279  2.252632  2.239130  2.132076  2.200000  2.239130  2.366337  2.295652  2.336634  2.386792  2.518518  2.912500  2.340659  2.423529 
dram[3]:  2.109091  2.136364  2.163265  1.950495  2.134615  2.209302  2.164948  2.051546  2.632653  2.326531  2.563107  2.510204  2.494118  2.475610  2.419753  2.621951 
dram[4]:  2.030612  2.220779  2.000000  2.166667  2.164835  2.258065  2.066038  2.135417  2.284210  2.415730  2.278351  2.674419  2.837500  2.477273  2.505747  2.463158 
dram[5]:  2.063158  2.263736  1.940000  2.536585  2.262626  2.274725  2.168539  2.136842  2.342342  2.266667  2.600000  2.525253  2.604396  2.510638  2.469880  2.565217 
dram[6]:  2.316832  2.111111  2.423529  2.130000  2.252874  2.172414  2.237624  2.188119  2.241379  2.250000  2.375000  2.357798  2.511905  2.717647  2.375000  2.329897 
dram[7]:  2.142857  2.163043  2.043478  2.215054  2.000000  2.234694  2.233333  2.154639  2.313131  2.445544  2.322917  2.357143  2.358696  2.951807  2.670588  2.462500 
dram[8]:  1.950980  2.448276  2.065421  2.309524  2.125000  2.156250  2.135922  2.193877  2.448980  2.346154  2.390909  2.756098  3.084906  2.378947  2.506024  2.552632 
dram[9]:  2.304878  2.182796  2.040816  2.130952  2.066667  2.000000  2.654762  2.271739  2.375000  2.245283  2.333333  2.505495  2.811111  2.767442  2.670588  2.539326 
dram[10]:  2.337349  2.075269  2.188235  2.186813  2.284091  2.042553  2.210526  2.250000  2.137931  2.310000  2.446809  2.670455  2.701299  2.319588  2.415730  2.543210 
average row locality = 38421/16548 = 2.321791
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       143       151       143       148       153       154       150       154       157       162       165       178       159       165       146       155 
dram[1]:       154       165       141       147       150       161       139       156       171       174       167       167       137       159       156       153 
dram[2]:       163       155       139       157       153       169       161       157       161       181       165       177       147       165       159       153 
dram[3]:       175       140       163       148       169       141       159       142       174       167       184       169       153       148       141       159 
dram[4]:       149       129       146       151       144       159       160       148       149       153       157       161       165       154       161       171 
dram[5]:       149       155       147       157       165       152       143       153       178       166       170       166       164       171       152       173 
dram[6]:       176       170       157       158       142       138       170       165       176       174       182       177       155       165       151       164 
dram[7]:       145       148       140       156       165       160       152       157       165       174       163       180       156       173       163       147 
dram[8]:       151       159       166       146       167       155       160       160       174       169       177       157       170       160       155       142 
dram[9]:       146       151       148       133       162       164       163       154       155       163       166       160       173       168       166       162 
dram[10]:       147       145       140       151       148       140       159       162       171       165       160       164       151       160       157       149 
total reads: 27827
bank skew: 184/129 = 1.43
chip skew: 2620/2457 = 1.07
number of total write accesses:
dram[0]:        50        55        50        51        55        58        56        54        62        77        71        83        58        68        57        56 
dram[1]:        53        54        45        48        50        52        52        58        84        83        70        71        49        64        52        64 
dram[2]:        52        52        43        57        53        57        59        49        78        83        71        76        57        68        54        53 
dram[3]:        57        48        49        49        53        49        51        57        84        61        80        77        59        55        55        56 
dram[4]:        50        42        44        44        53        51        59        57        68        62        64        69        62        64        57        63 
dram[5]:        47        51        47        51        59        55        50        50        82        72        77        84        73        65        53        63 
dram[6]:        58        58        49        55        54        51        56        56        84        78        84        80        56        66        58        62 
dram[7]:        50        51        48        50        59        59        49        52        64        73        60        84        61        72        64        50 
dram[8]:        48        54        55        48        54        52        60        55        66        75        86        69       157        66        53        52 
dram[9]:        43        52        52        46        55        54        60        55        73        75        65        68        80        70        61        64 
dram[10]:        47        48        46        48        53        52        51        54        77        66        70        71        57        65        58        57 
total reads: 10594
bank skew: 157/42 = 3.74
chip skew: 1050/909 = 1.16
average mf latency per bank:
dram[0]:       9988      8123      3093      5855      2967      4773      8819      4850      4657      8621      7886      7952     12404     11283      9262     11388
dram[1]:      10029      7370      7188      7185      3795      9292      7217     11029      6251      6340      9091      6017     11178     10598      9393      7364
dram[2]:      12366      7144      9994      5700      9060      7931     10880     12657      3577      7271      7800      8662      9426     13351     10167     10862
dram[3]:       9721      6781      8774      5592     10513      9556      9076      7818      7715      7441      6483      7386     11098     12025      7978      8062
dram[4]:       8490     10143      7687      6729      5072      8068      8399      5187      9086      6115      7754     10611      9765     10364     11180      8996
dram[5]:       7906      8393      4106      4676      6161      3788      7816      7916      6629      7152      5518      7583     10246     10397      8423      8808
dram[6]:       6156      9700      8078      7977      5748      7107     11071     10544      8985      6607      8375      7170     10861      9383      9484      8307
dram[7]:      10198      7757      7756      3936      9124      7530      7686      8410      5855      6946     11069      7758      8506     12333      8996     10331
dram[8]:       8246      6001      4610      4899      4608      9005      8282      5397      6735      6453      7462      8882     14711      8627     10371      7793
dram[9]:       6722      8450      5869      3053      6701      8621      7761      7238      7313      8204      7853      6170     11830     10321     10704     10274
dram[10]:       8529      8613      7404     11780      6769      6282      9587      9609      6430      7476      7210      7981      9119      8023      8764      8912
maximum mf latency per bank:
dram[0]:     230680    197784    101670    197756    101690    133711    198555    197636    218776    218757    218354    218709    218801    218291    218642    218357
dram[1]:     218715    101149    197695    197808    101607    197792    198501    218618    218677    218763    248804    198212    218579    218863    197935    197943
dram[2]:     218479    101263    218705    197785    218768    218674    198625    218732    101521    218720    198176    218510    198033    218650    218742    230279
dram[3]:     257915    101134    218739    218724    218671    218688    198552    198482    218639    218617    198166    218788    218356    218622    218606    143390
dram[4]:     197796    218580    240381    197755    218682    197794    218799    218714    198397    218763    198157    218667    218816    197996    218739    218571
dram[5]:     197857    197780    133756    218740    197562    197529    218778    218665    198191    218675    101376    218334    198015    198072    218678    218783
dram[6]:     218249    218727    218793    218700    133625    218643    198508    218714    218665    256836    198206    218834    198059    218627    218718    197740
dram[7]:     218252    197928    218611    101696    218731    218815    257093    198343    218761    198287    218787    248157    197866    218775    218725    257910
dram[8]:     218152    101102    197723    133690    197523    218745    218774    198554    218729    256812    218806    218373    218373    197913    248288    197672
dram[9]:     101209    218498    218766    101205    218707    218569    198569    198465    218749    230458    198189    198046    218705    218285    218654    197790
dram[10]:     197834    218114    197809    258751    197676    197576    218673    198563    218707    218590    198052    218829    198033    218302    197786    218606
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354327 n_act=1504 n_pre=1488 n_req=3444 n_rd=9932 n_write=1300 bw_util=0.004184
n_activity=65415 dram_eff=0.3434
bk0: 572a 5363364i bk1: 604a 5363229i bk2: 572a 5363617i bk3: 592a 5363305i bk4: 612a 5362837i bk5: 616a 5362422i bk6: 600a 5362826i bk7: 616a 5362565i bk8: 628a 5362739i bk9: 648a 5362296i bk10: 660a 5361693i bk11: 712a 5361550i bk12: 636a 5363072i bk13: 660a 5362319i bk14: 584a 5363237i bk15: 620a 5363398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0108391
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354377 n_act=1460 n_pre=1444 n_req=3446 n_rd=9988 n_write=1282 bw_util=0.004199
n_activity=64846 dram_eff=0.3476
bk0: 616a 5362702i bk1: 660a 5362777i bk2: 564a 5364096i bk3: 588a 5363028i bk4: 600a 5363407i bk5: 644a 5362943i bk6: 556a 5363762i bk7: 624a 5362924i bk8: 684a 5361364i bk9: 696a 5361764i bk10: 668a 5362002i bk11: 668a 5362604i bk12: 548a 5364198i bk13: 636a 5363053i bk14: 624a 5363577i bk15: 612a 5362711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0107629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354004 n_act=1525 n_pre=1509 n_req=3524 n_rd=10248 n_write=1265 bw_util=0.004289
n_activity=65922 dram_eff=0.3493
bk0: 652a 5362444i bk1: 620a 5362787i bk2: 556a 5363442i bk3: 628a 5362252i bk4: 612a 5362860i bk5: 676a 5362199i bk6: 644a 5362641i bk7: 628a 5362595i bk8: 644a 5361717i bk9: 724a 5361050i bk10: 660a 5362418i bk11: 708a 5362259i bk12: 588a 5363411i bk13: 660a 5363115i bk14: 636a 5363051i bk15: 612a 5363124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0123324
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354192 n_act=1508 n_pre=1492 n_req=3472 n_rd=10128 n_write=1231 bw_util=0.004232
n_activity=66315 dram_eff=0.3426
bk0: 700a 5362364i bk1: 560a 5363142i bk2: 652a 5362055i bk3: 592a 5362291i bk4: 676a 5362376i bk5: 564a 5363659i bk6: 636a 5363028i bk7: 568a 5362297i bk8: 696a 5362290i bk9: 668a 5362765i bk10: 736a 5362466i bk11: 676a 5362241i bk12: 612a 5363507i bk13: 592a 5363615i bk14: 564a 5364155i bk15: 636a 5363442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0100703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354658 n_act=1463 n_pre=1447 n_req=3366 n_rd=9828 n_write=1155 bw_util=0.004092
n_activity=64101 dram_eff=0.3427
bk0: 596a 5362682i bk1: 516a 5363958i bk2: 584a 5363753i bk3: 604a 5363330i bk4: 576a 5363536i bk5: 636a 5363020i bk6: 640a 5362060i bk7: 592a 5362478i bk8: 596a 5362259i bk9: 612a 5362600i bk10: 628a 5362469i bk11: 644a 5362721i bk12: 660a 5363273i bk13: 616a 5362464i bk14: 644a 5362696i bk15: 684a 5362263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00989727
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5353996 n_act=1512 n_pre=1496 n_req=3540 n_rd=10244 n_write=1303 bw_util=0.004302
n_activity=66485 dram_eff=0.3474
bk0: 596a 5362847i bk1: 620a 5362677i bk2: 588a 5363229i bk3: 628a 5362416i bk4: 660a 5361674i bk5: 608a 5362609i bk6: 572a 5363068i bk7: 612a 5362961i bk8: 712a 5361128i bk9: 664a 5361248i bk10: 680a 5362713i bk11: 664a 5360681i bk12: 656a 5362681i bk13: 684a 5362612i bk14: 608a 5363609i bk15: 692a 5361889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0134809
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5353570 n_act=1573 n_pre=1557 n_req=3625 n_rd=10480 n_write=1371 bw_util=0.004415
n_activity=69146 dram_eff=0.3428
bk0: 704a 5362675i bk1: 680a 5362076i bk2: 628a 5363084i bk3: 632a 5362302i bk4: 568a 5363268i bk5: 552a 5363230i bk6: 680a 5362594i bk7: 660a 5362400i bk8: 704a 5361280i bk9: 696a 5361575i bk10: 728a 5361400i bk11: 708a 5361600i bk12: 620a 5363797i bk13: 660a 5363024i bk14: 604a 5362989i bk15: 656a 5362277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0110954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354107 n_act=1513 n_pre=1497 n_req=3490 n_rd=10176 n_write=1258 bw_util=0.00426
n_activity=65172 dram_eff=0.3509
bk0: 580a 5363346i bk1: 592a 5363208i bk2: 560a 5363662i bk3: 624a 5363286i bk4: 660a 5362413i bk5: 640a 5362829i bk6: 608a 5363617i bk7: 628a 5363144i bk8: 660a 5362865i bk9: 696a 5361966i bk10: 652a 5362613i bk11: 720a 5361328i bk12: 624a 5363237i bk13: 692a 5361812i bk14: 652a 5362851i bk15: 588a 5364012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0107379
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5353851 n_act=1535 n_pre=1519 n_req=3618 n_rd=10272 n_write=1374 bw_util=0.004339
n_activity=66245 dram_eff=0.3516
bk0: 604a 5362180i bk1: 636a 5363129i bk2: 664a 5362446i bk3: 584a 5362181i bk4: 668a 5362110i bk5: 620a 5362244i bk6: 640a 5362271i bk7: 640a 5361818i bk8: 696a 5361511i bk9: 676a 5361643i bk10: 708a 5361725i bk11: 628a 5361965i bk12: 680a 5361091i bk13: 640a 5361779i bk14: 620a 5363212i bk15: 568a 5363598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0138061
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354156 n_act=1489 n_pre=1473 n_req=3507 n_rd=10136 n_write=1297 bw_util=0.004259
n_activity=65103 dram_eff=0.3512
bk0: 584a 5363220i bk1: 604a 5362694i bk2: 592a 5362861i bk3: 532a 5363641i bk4: 648a 5362238i bk5: 656a 5362008i bk6: 652a 5362378i bk7: 616a 5362387i bk8: 620a 5362016i bk9: 652a 5361083i bk10: 664a 5362214i bk11: 640a 5362416i bk12: 692a 5361989i bk13: 672a 5362507i bk14: 664a 5362915i bk15: 648a 5362492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0124972
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5368551 n_nop=5354570 n_act=1467 n_pre=1451 n_req=3389 n_rd=9876 n_write=1187 bw_util=0.004121
n_activity=63790 dram_eff=0.3469
bk0: 588a 5363459i bk1: 580a 5363377i bk2: 560a 5363710i bk3: 604a 5362850i bk4: 592a 5363347i bk5: 560a 5363299i bk6: 636a 5363105i bk7: 648a 5362836i bk8: 684a 5361621i bk9: 660a 5362187i bk10: 640a 5362520i bk11: 656a 5362953i bk12: 604a 5363573i bk13: 640a 5362841i bk14: 628a 5363240i bk15: 596a 5363278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00921925

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1216, Miss_rate = 0.068, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1267, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1215, Miss_rate = 0.068, Pending_hits = 592, Reservation_fails = 1
L2_cache_bank[3]: Access = 17995, Miss = 1282, Miss_rate = 0.071, Pending_hits = 602, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1248, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 1
L2_cache_bank[5]: Access = 18302, Miss = 1314, Miss_rate = 0.072, Pending_hits = 602, Reservation_fails = 1
L2_cache_bank[6]: Access = 18466, Miss = 1318, Miss_rate = 0.071, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1214, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1231, Miss_rate = 0.069, Pending_hits = 619, Reservation_fails = 6
L2_cache_bank[9]: Access = 17963, Miss = 1226, Miss_rate = 0.068, Pending_hits = 607, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1268, Miss_rate = 0.070, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1293, Miss_rate = 0.070, Pending_hits = 630, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1309, Miss_rate = 0.071, Pending_hits = 632, Reservation_fails = 2
L2_cache_bank[13]: Access = 18389, Miss = 1311, Miss_rate = 0.071, Pending_hits = 619, Reservation_fails = 0
L2_cache_bank[14]: Access = 18022, Miss = 1249, Miss_rate = 0.069, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1295, Miss_rate = 0.071, Pending_hits = 599, Reservation_fails = 1
L2_cache_bank[16]: Access = 31380, Miss = 1320, Miss_rate = 0.042, Pending_hits = 681, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1248, Miss_rate = 0.070, Pending_hits = 595, Reservation_fails = 2
L2_cache_bank[18]: Access = 18062, Miss = 1279, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 1
L2_cache_bank[19]: Access = 17630, Miss = 1255, Miss_rate = 0.071, Pending_hits = 591, Reservation_fails = 2
L2_cache_bank[20]: Access = 17795, Miss = 1233, Miss_rate = 0.069, Pending_hits = 584, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1236, Miss_rate = 0.068, Pending_hits = 601, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27827
L2_total_cache_miss_rate = 0.0679
L2_total_cache_pending_hits = 13354
L2_total_cache_reservation_fails = 21
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.6577
	minimum = 6
	maximum = 833
Network latency average = 43.5221
	minimum = 6
	maximum = 579
Slowest packet = 743522
Flit latency average = 52.1174
	minimum = 6
	maximum = 578
Slowest flit = 1141681
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.054063
	minimum = 0.0425821 (at node 0)
	maximum = 0.317291 (at node 44)
Accepted packet rate average = 0.054063
	minimum = 0.0425821 (at node 0)
	maximum = 0.317291 (at node 44)
Injected flit rate average = 0.0810945
	minimum = 0.0613224 (at node 46)
	maximum = 0.32991 (at node 44)
Accepted flit rate average= 0.0810945
	minimum = 0.051289 (at node 0)
	maximum = 0.621964 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5897 (12 samples)
	minimum = 6 (12 samples)
	maximum = 210.917 (12 samples)
Network latency average = 14.817 (12 samples)
	minimum = 6 (12 samples)
	maximum = 154.167 (12 samples)
Flit latency average = 15.6856 (12 samples)
	minimum = 6 (12 samples)
	maximum = 153.333 (12 samples)
Fragmentation average = 0.000196041 (12 samples)
	minimum = 0 (12 samples)
	maximum = 19.75 (12 samples)
Injected packet rate average = 0.0223036 (12 samples)
	minimum = 0.0181868 (12 samples)
	maximum = 0.0691695 (12 samples)
Accepted packet rate average = 0.0223036 (12 samples)
	minimum = 0.0181868 (12 samples)
	maximum = 0.0691695 (12 samples)
Injected flit rate average = 0.0335342 (12 samples)
	minimum = 0.0226899 (12 samples)
	maximum = 0.0872095 (12 samples)
Accepted flit rate average = 0.0335342 (12 samples)
	minimum = 0.0241953 (12 samples)
	maximum = 0.126449 (12 samples)
Injected packet size average = 1.50353 (12 samples)
Accepted packet size average = 1.50353 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 38 sec (2498 sec)
gpgpu_simulation_rate = 23132 (inst/sec)
gpgpu_simulation_rate = 2235 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 662720
gpu_sim_insn = 8878634
gpu_ipc =      13.3973
gpu_tot_sim_cycle = 6474855
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =      10.2959
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 428002
gpu_stall_icnt2sh    = 1687928
partiton_reqs_in_parallel = 14158131
partiton_reqs_in_parallel_total    = 63600481
partiton_level_parallism =      21.3637
partiton_level_parallism_total  =      12.0093
partiton_reqs_in_parallel_util = 14158131
partiton_reqs_in_parallel_util_total    = 63600481
gpu_sim_cycle_parition_util = 662676
gpu_tot_sim_cycle_parition_util    = 2891217
partiton_level_parallism_util =      21.3651
partiton_level_parallism_util_total  =      21.8798
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     123.4342 GB/Sec
L2_BW_total  =      18.6359 GB/Sec
gpu_total_sim_rate=18579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3729, 3273, 3220, 3822, 3566, 3358, 3988, 3409, 3352, 3587, 2866, 3794, 3686, 3254, 3213, 3544, 3336, 2799, 2773, 2505, 2504, 2708, 3035, 2744, 2966, 2738, 2360, 2716, 2849, 3097, 2622, 2914, 2574, 2211, 2989, 2458, 2809, 3092, 2901, 2875, 2459, 2833, 2936, 3232, 2887, 2572, 2348, 3009, 3026, 2647, 3035, 2534, 3224, 2744, 2751, 3316, 2813, 3135, 2344, 2528, 2857, 2886, 2694, 2240, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2582585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2562743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 14956
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3589553	W0_Idle:115264836	W0_Scoreboard:70316982	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 968 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 6474817 
mrq_lat_table:56129 	1557 	1855 	14017 	6663 	4550 	5002 	6224 	6600 	2419 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1075080 	164925 	12521 	5203 	1834 	743 	3945 	2233 	1240 	1128 	4030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	420619 	76358 	343528 	167899 	148025 	90411 	7337 	2752 	1355 	1485 	726 	3971 	2180 	1272 	1103 	4022 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	360674 	196544 	295927 	20018 	189 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	384133 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1379 	135 	16 	7 	13 	12 	28 	27 	18 	16 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        18        28        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        25        25        17        20        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        20        17        25        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        22        18        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        21        16        22        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        23        25        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        18        16        16        16        18        16        16 
dram[8]:        16        16        16        16        15        15        17        16        17        16        20        20        71        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        20        18        16        16        19        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        21        18        16        20        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    221528    219113    468563    219139    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219779    219372    218244    219495    246719    496733    216385    218259    222155    746041 
dram[2]:    428347    222773    260748    336633    218715    221466    266664    219125    219229    275627    221554    219339    220799    466819    485654    747175 
dram[3]:    264056    253879    227305    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    218343    306908    351486    301586    222032    219410    219686    293141    349571    219114    289887    446124    381675    214193    252585    223131 
dram[5]:    237690    218449    376647    458191    358050    336072    222033    387904    402845    267494    254189    221166    217725    265856    471366    259699 
dram[6]:    223163    307636    308929    225331    268224    329934    301590    233602    254644    387833    219611    251938    421221    363717    216350    289203 
dram[7]:    477618    220592    227226    219526    220837    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    221187    253593    224428    254230    221283    267354    220611    242828    219086    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    219088    223328    254008    335491    471074    291452    217270    516484    496384    222839    503333    217978    496868    493711    220925 
dram[10]:    443420    221738    249074    222505    416755    218464    246211    289556    276797    290418    220793    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.177122  2.275194  2.159363  2.270833  2.187500  2.250000  2.127820  2.229249  2.254032  2.268382  2.460177  2.269231  2.273050  2.335548  2.049536  2.339223 
dram[1]:  2.306859  2.166667  2.141176  2.151751  2.358407  2.225410  2.122530  2.224335  2.316176  2.321839  2.244898  2.444882  2.292000  2.383399  2.250000  2.296029 
dram[2]:  2.120996  2.214286  2.101215  2.310484  2.194853  2.122186  2.135849  2.087273  2.330739  2.364706  2.225806  2.397769  2.347490  2.365854  2.343629  2.311189 
dram[3]:  2.203571  2.261062  2.211539  2.103448  2.196491  2.219231  2.106761  2.203636  2.457143  2.302632  2.448000  2.449152  2.239726  2.270758  2.261484  2.342857 
dram[4]:  2.273381  2.241509  2.132812  2.167300  2.375494  2.381743  2.170635  2.207692  2.358566  2.463203  2.328063  2.413793  2.416988  2.353612  2.191919  2.240418 
dram[5]:  2.115789  2.226923  1.970480  2.184615  2.327068  2.305556  2.229572  2.206522  2.402256  2.277551  2.398305  2.493671  2.517510  2.207613  2.494071  2.447273 
dram[6]:  2.300353  2.263158  2.229885  2.292683  2.246032  2.300000  2.163763  2.272727  2.264706  2.245353  2.256318  2.451883  2.202166  2.403704  2.313167  2.225589 
dram[7]:  2.141791  2.245211  2.021429  2.144531  2.226766  2.174062  2.202899  2.253012  2.299213  2.320611  2.276423  2.286793  2.344828  2.458955  2.350168  2.188406 
dram[8]:  2.322835  2.313433  2.136364  2.255230  2.201521  2.199248  2.232824  2.262745  2.398374  2.363636  2.430279  2.545024  2.534483  2.388462  2.212329  2.213287 
dram[9]:  2.248092  2.296154  2.163934  2.114537  2.362140  2.255475  2.400794  2.169742  2.439462  2.222628  2.358974  2.355932  2.397810  2.513726  2.323636  2.339623 
dram[10]:  2.350806  2.198606  2.223176  2.419214  2.311476  2.231076  2.252918  2.276753  2.283582  2.245353  2.495690  2.339207  2.261194  2.230216  2.305454  2.284210 
average row locality = 105114/46194 = 2.275490
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       422       419       406       416       409       464       419       418       402       439       403       413       453       486       454       462 
dram[1]:       453       449       411       414       405       404       397       424       437       417       397       430       409       430       453       451 
dram[2]:       439       411       395       432       433       464       421       427       414       425       403       450       430       473       437       465 
dram[3]:       451       393       432       409       459       420       426       428       423       386       433       415       455       440       446       460 
dram[4]:       454       426       409       431       425       428       401       411       412       405       421       411       438       433       462       456 
dram[5]:       439       422       410       424       446       417       418       433       442       400       399       412       447       451       445       478 
dram[6]:       475       471       433       418       409       403       450       466       428       426       441       429       438       456       455       469 
dram[7]:       408       425       428       409       441       459       430       419       418       434       404       428       443       450       481       432 
dram[8]:       434       449       429       418       424       418       416       430       424       407       427       389       453       441       461       442 
dram[9]:       433       439       398       369       424       448       439       432       384       421       410       401       457       442       458       437 
dram[10]:       433       448       397       429       418       406       425       445       415       433       412       379       422       437       442       458 
total reads: 75596
bank skew: 486/369 = 1.32
chip skew: 7067/6781 = 1.04
number of total write accesses:
dram[0]:       168       168       136       129       151       193       147       146       157       178       153       177       188       217       208       200 
dram[1]:       186       162       135       139       128       139       140       161       193       189       153       191       164       173       186       185 
dram[2]:       157       147       124       141       164       196       145       147       185       178       149       195       178       206       170       196 
dram[3]:       166       118       143       140       167       157       166       178       179       139       179       163       199       189       194       196 
dram[4]:       178       168       137       139       176       146       146       163       180       164       168       149       188       186       189       187 
dram[5]:       164       157       124       144       173       164       155       176       197       158       167       179       200       187       186       195 
dram[6]:       176       174       149       146       157       149       171       184       188       178       184       157       172       193       195       192 
dram[7]:       166       161       138       140       158       178       178       142       166       174       156       178       169       209       217       172 
dram[8]:       156       171       135       121       155       167       169       147       166       165       183       148       282       180       185       191 
dram[9]:       156       158       130       111       150       170       166       156       160       188       142       155       200       199       181       183 
dram[10]:       150       183       121       125       146       154       154       172       197       171       167       152       184       183       192       193 
total reads: 29518
bank skew: 282/111 = 2.54
chip skew: 2765/2605 = 1.06
average mf latency per bank:
dram[0]:      12700     10208      9183     10283     11090     11019     13840     13102      9350     11973     13685     11215     15354     11863     11087     12362
dram[1]:      11832     12066      8854      8511     11647     11431     12477     12247      9918      9833     14433     11881     14762     14602     11315     11890
dram[2]:      12939     10233      9789      8776     11058      8202     15017     14891     10199     10980     11820     12994     12659     12272     13113     12903
dram[3]:      12298     11944     10995      8756     10996     13592     10230     12368     10486     11336     12521     12139     11659     13981     11538     13028
dram[4]:      10436     12112      9543      9374     12183     13470     11333     10406     12252     11208     13770     15092     11288     13254     11981     12860
dram[5]:      10403     11181      8844      8178     10146     10002     11559     11933     10566      9471      9965     14066     12009     13029     12448     11267
dram[6]:      11320     13494     10210      9513     12092     12856     12537     15033     12841      9582     10984     14136     12848     13322     11672     11571
dram[7]:      12013     11510      9655      8898     12564     10876      9881     13151      9795      9896     13276     10864     13669     12712     10480     10319
dram[8]:      12389     11122      8368      8960     10773     12283     12067     14169     10175     12705     12599     14569     15664     14266     11567      9901
dram[9]:      11239     12604      9673      9279     12224     11364     11206     11880     11966     11719     11795     12406     14604     12630     12914     11683
dram[10]:      13265     11009     11762     12456     12195     11032     11910     13297      8808     10796     13388     10984     12357     10677     11789     11471
maximum mf latency per bank:
dram[0]:     230680    224162    164708    197756    260535    260520    260341    260327    260277    260282    225360    224740    224767    224587    224508    224368
dram[1]:     224206    224119    197695    197808    260249    260154    260332    260342    260220    260223    248804    225171    224752    224637    224389    224396
dram[2]:     224138    224113    218705    197785    260141    260025    260409    260929    260231    260241    225202    225397    224622    224481    224429    230279
dram[3]:     257915    224234    218739    218724    260437    260424    260741    260772    260195    260375    225396    225259    224445    224706    224432    224439
dram[4]:     224117    224086    240381    197755    260274    260464    260502    260810    260396    260276    225369    225287    224708    224691    224431    224491
dram[5]:     223333    223741    164609    218740    260436    260448    260602    260917    260405    260374    224641    225300    224505    224640    224459    223809
dram[6]:     224236    224228    218793    218700    260590    260261    260603    260662    260240    260464    225210    225376    224697    224566    224308    224295
dram[7]:     224127    224186    218611    164714    260069    260084    260088    260867    260227    260107    225351    248157    224571    224807    224452    257910
dram[8]:     224220    224260    197723    164732    260105    260077    260873    260338    260277    260233    225200    225429    224845    224805    248288    224494
dram[9]:     224132    224043    218766    164727    260033    260087    260201    260342    225674    260140    225253    225412    224710    224815    224448    224129
dram[10]:     224102    224184    197809    258751    260247    260584    260337    260365    260225    260131    225227    225431    224763    224694    224566    224454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6556943 n_act=4283 n_pre=4267 n_req=9601 n_rd=27540 n_write=6091 bw_util=0.01019
n_activity=159859 dram_eff=0.4208
bk0: 1688a 6572176i bk1: 1676a 6573794i bk2: 1624a 6573058i bk3: 1664a 6574922i bk4: 1636a 6573373i bk5: 1856a 6571544i bk6: 1676a 6573255i bk7: 1672a 6573630i bk8: 1608a 6574782i bk9: 1756a 6573239i bk10: 1612a 6573229i bk11: 1652a 6572455i bk12: 1812a 6571495i bk13: 1944a 6567351i bk14: 1816a 6569198i bk15: 1848a 6569285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557855 n_act=4153 n_pre=4137 n_req=9405 n_rd=27124 n_write=5855 bw_util=0.009995
n_activity=159106 dram_eff=0.4146
bk0: 1812a 6570447i bk1: 1796a 6571695i bk2: 1644a 6575032i bk3: 1656a 6573757i bk4: 1620a 6575403i bk5: 1616a 6575704i bk6: 1588a 6577344i bk7: 1696a 6574832i bk8: 1748a 6571936i bk9: 1668a 6572443i bk10: 1588a 6575723i bk11: 1720a 6572705i bk12: 1636a 6572033i bk13: 1720a 6571500i bk14: 1812a 6571408i bk15: 1804a 6571922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.152761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557004 n_act=4271 n_pre=4255 n_req=9597 n_rd=27676 n_write=5918 bw_util=0.01018
n_activity=160069 dram_eff=0.4197
bk0: 1756a 6571587i bk1: 1644a 6574899i bk2: 1580a 6574893i bk3: 1728a 6573936i bk4: 1732a 6571564i bk5: 1856a 6569487i bk6: 1684a 6573651i bk7: 1708a 6573661i bk8: 1656a 6573239i bk9: 1700a 6572478i bk10: 1612a 6574532i bk11: 1800a 6572180i bk12: 1720a 6570997i bk13: 1892a 6569570i bk14: 1748a 6572389i bk15: 1860a 6568764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557258 n_act=4219 n_pre=4203 n_req=9549 n_rd=27504 n_write=5940 bw_util=0.01014
n_activity=161690 dram_eff=0.4137
bk0: 1804a 6572194i bk1: 1572a 6575227i bk2: 1728a 6573411i bk3: 1636a 6572610i bk4: 1836a 6570264i bk5: 1680a 6571638i bk6: 1704a 6571917i bk7: 1712a 6571027i bk8: 1692a 6572439i bk9: 1544a 6575113i bk10: 1732a 6573613i bk11: 1660a 6574026i bk12: 1820a 6569976i bk13: 1760a 6570133i bk14: 1784a 6570085i bk15: 1840a 6569483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557668 n_act=4141 n_pre=4125 n_req=9487 n_rd=27292 n_write=5898 bw_util=0.01006
n_activity=159819 dram_eff=0.4153
bk0: 1816a 6570752i bk1: 1704a 6572546i bk2: 1636a 6574461i bk3: 1724a 6573670i bk4: 1700a 6571097i bk5: 1712a 6572059i bk6: 1604a 6574563i bk7: 1644a 6574802i bk8: 1648a 6571947i bk9: 1620a 6573616i bk10: 1684a 6575238i bk11: 1644a 6575111i bk12: 1752a 6571880i bk13: 1732a 6571676i bk14: 1848a 6569685i bk15: 1824a 6568830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164068
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557194 n_act=4185 n_pre=4169 n_req=9609 n_rd=27532 n_write=6044 bw_util=0.01018
n_activity=162261 dram_eff=0.4139
bk0: 1756a 6572530i bk1: 1688a 6573803i bk2: 1640a 6576908i bk3: 1696a 6572856i bk4: 1784a 6571469i bk5: 1668a 6573830i bk6: 1672a 6574610i bk7: 1732a 6572324i bk8: 1768a 6573107i bk9: 1600a 6572595i bk10: 1596a 6575565i bk11: 1648a 6572602i bk12: 1788a 6572070i bk13: 1804a 6570937i bk14: 1780a 6572145i bk15: 1912a 6568643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6556067 n_act=4322 n_pre=4306 n_req=9832 n_rd=28268 n_write=6161 bw_util=0.01043
n_activity=164927 dram_eff=0.4175
bk0: 1900a 6571599i bk1: 1884a 6568869i bk2: 1732a 6572484i bk3: 1672a 6571613i bk4: 1636a 6572995i bk5: 1612a 6571494i bk6: 1800a 6573066i bk7: 1864a 6569441i bk8: 1712a 6571371i bk9: 1704a 6571886i bk10: 1764a 6573142i bk11: 1716a 6574259i bk12: 1752a 6572656i bk13: 1824a 6571634i bk14: 1820a 6569032i bk15: 1876a 6567942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171751
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6556901 n_act=4281 n_pre=4265 n_req=9611 n_rd=27636 n_write=6041 bw_util=0.01021
n_activity=161444 dram_eff=0.4172
bk0: 1632a 6573317i bk1: 1700a 6573305i bk2: 1712a 6572542i bk3: 1636a 6575076i bk4: 1764a 6572521i bk5: 1836a 6571166i bk6: 1720a 6574288i bk7: 1676a 6577485i bk8: 1672a 6574649i bk9: 1736a 6573444i bk10: 1616a 6575143i bk11: 1712a 6572950i bk12: 1772a 6572068i bk13: 1800a 6570070i bk14: 1924a 6569164i bk15: 1728a 6572574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154379
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557463 n_act=4149 n_pre=4133 n_req=9583 n_rd=27448 n_write=5931 bw_util=0.01012
n_activity=160063 dram_eff=0.4171
bk0: 1736a 6571491i bk1: 1796a 6571726i bk2: 1716a 6574122i bk3: 1672a 6575512i bk4: 1696a 6575826i bk5: 1672a 6571890i bk6: 1664a 6573487i bk7: 1720a 6574003i bk8: 1696a 6572785i bk9: 1628a 6573429i bk10: 1708a 6572771i bk11: 1556a 6573645i bk12: 1812a 6569921i bk13: 1764a 6570074i bk14: 1844a 6570769i bk15: 1768a 6570369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6558103 n_act=4069 n_pre=4053 n_req=9397 n_rd=27168 n_write=5731 bw_util=0.009971
n_activity=158543 dram_eff=0.415
bk0: 1732a 6574944i bk1: 1756a 6572748i bk2: 1592a 6574414i bk3: 1476a 6578390i bk4: 1696a 6572995i bk5: 1792a 6571826i bk6: 1756a 6576088i bk7: 1728a 6573753i bk8: 1536a 6574081i bk9: 1684a 6569771i bk10: 1640a 6574502i bk11: 1604a 6575586i bk12: 1828a 6570643i bk13: 1768a 6570550i bk14: 1832a 6571639i bk15: 1748a 6571179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.151689
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6599124 n_nop=6557849 n_act=4122 n_pre=4106 n_req=9443 n_rd=27196 n_write=5851 bw_util=0.01002
n_activity=157202 dram_eff=0.4204
bk0: 1732a 6572330i bk1: 1792a 6571173i bk2: 1588a 6575370i bk3: 1716a 6575394i bk4: 1672a 6572102i bk5: 1624a 6574315i bk6: 1700a 6576728i bk7: 1780a 6572078i bk8: 1660a 6571231i bk9: 1732a 6572869i bk10: 1648a 6572968i bk11: 1516a 6574589i bk12: 1688a 6571971i bk13: 1748a 6570866i bk14: 1768a 6571095i bk15: 1832a 6570054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.159096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3368, Miss_rate = 0.059, Pending_hits = 778, Reservation_fails = 0
L2_cache_bank[1]: Access = 57563, Miss = 3517, Miss_rate = 0.061, Pending_hits = 743, Reservation_fails = 4
L2_cache_bank[2]: Access = 56961, Miss = 3362, Miss_rate = 0.059, Pending_hits = 720, Reservation_fails = 2
L2_cache_bank[3]: Access = 57114, Miss = 3419, Miss_rate = 0.060, Pending_hits = 726, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3372, Miss_rate = 0.059, Pending_hits = 724, Reservation_fails = 4
L2_cache_bank[5]: Access = 57687, Miss = 3547, Miss_rate = 0.061, Pending_hits = 758, Reservation_fails = 4
L2_cache_bank[6]: Access = 57935, Miss = 3525, Miss_rate = 0.061, Pending_hits = 747, Reservation_fails = 1
L2_cache_bank[7]: Access = 57130, Miss = 3351, Miss_rate = 0.059, Pending_hits = 729, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3422, Miss_rate = 0.060, Pending_hits = 766, Reservation_fails = 8
L2_cache_bank[9]: Access = 57604, Miss = 3401, Miss_rate = 0.059, Pending_hits = 746, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3446, Miss_rate = 0.060, Pending_hits = 736, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3437, Miss_rate = 0.060, Pending_hits = 767, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3529, Miss_rate = 0.061, Pending_hits = 777, Reservation_fails = 5
L2_cache_bank[13]: Access = 58054, Miss = 3538, Miss_rate = 0.061, Pending_hits = 771, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3453, Miss_rate = 0.060, Pending_hits = 739, Reservation_fails = 0
L2_cache_bank[15]: Access = 57214, Miss = 3456, Miss_rate = 0.060, Pending_hits = 741, Reservation_fails = 1
L2_cache_bank[16]: Access = 70240, Miss = 3468, Miss_rate = 0.049, Pending_hits = 822, Reservation_fails = 2
L2_cache_bank[17]: Access = 56879, Miss = 3394, Miss_rate = 0.060, Pending_hits = 734, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3403, Miss_rate = 0.060, Pending_hits = 737, Reservation_fails = 1
L2_cache_bank[19]: Access = 56598, Miss = 3389, Miss_rate = 0.060, Pending_hits = 729, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3364, Miss_rate = 0.059, Pending_hits = 725, Reservation_fails = 3
L2_cache_bank[21]: Access = 57158, Miss = 3435, Miss_rate = 0.060, Pending_hits = 726, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75596
L2_total_cache_miss_rate = 0.0594
L2_total_cache_pending_hits = 16441
L2_total_cache_reservation_fails = 48
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 798982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 381990
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.5635
	minimum = 6
	maximum = 1310
Network latency average = 30.1629
	minimum = 6
	maximum = 982
Slowest packet = 1181182
Flit latency average = 25.906
	minimum = 6
	maximum = 982
Slowest flit = 1897535
Fragmentation average = 0.0507057
	minimum = 0
	maximum = 563
Injected packet rate average = 0.0260454
	minimum = 0.0215265 (at node 9)
	maximum = 0.029926 (at node 41)
Accepted packet rate average = 0.0260454
	minimum = 0.0215265 (at node 9)
	maximum = 0.029926 (at node 41)
Injected flit rate average = 0.0438989
	minimum = 0.0283544 (at node 9)
	maximum = 0.0621025 (at node 37)
Accepted flit rate average= 0.0438989
	minimum = 0.0385442 (at node 46)
	maximum = 0.0517708 (at node 15)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9723 (13 samples)
	minimum = 6 (13 samples)
	maximum = 295.462 (13 samples)
Network latency average = 15.9974 (13 samples)
	minimum = 6 (13 samples)
	maximum = 217.846 (13 samples)
Flit latency average = 16.4717 (13 samples)
	minimum = 6 (13 samples)
	maximum = 217.077 (13 samples)
Fragmentation average = 0.0040814 (13 samples)
	minimum = 0 (13 samples)
	maximum = 61.5385 (13 samples)
Injected packet rate average = 0.0225914 (13 samples)
	minimum = 0.0184437 (13 samples)
	maximum = 0.0661508 (13 samples)
Accepted packet rate average = 0.0225914 (13 samples)
	minimum = 0.0184437 (13 samples)
	maximum = 0.0661508 (13 samples)
Injected flit rate average = 0.0343315 (13 samples)
	minimum = 0.0231256 (13 samples)
	maximum = 0.0852782 (13 samples)
Accepted flit rate average = 0.0343315 (13 samples)
	minimum = 0.0252991 (13 samples)
	maximum = 0.120705 (13 samples)
Injected packet size average = 1.51967 (13 samples)
Accepted packet size average = 1.51967 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 48 sec (3588 sec)
gpgpu_simulation_rate = 18579 (inst/sec)
gpgpu_simulation_rate = 1804 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15093
gpu_sim_insn = 5472444
gpu_ipc =     362.5816
gpu_tot_sim_cycle = 6712098
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =      10.7473
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 428147
gpu_stall_icnt2sh    = 1688124
partiton_reqs_in_parallel = 331901
partiton_reqs_in_parallel_total    = 77758612
partiton_level_parallism =      21.9904
partiton_level_parallism_total  =      11.6343
partiton_reqs_in_parallel_util = 331901
partiton_reqs_in_parallel_util_total    = 77758612
gpu_sim_cycle_parition_util = 15093
gpu_tot_sim_cycle_parition_util    = 3553893
partiton_level_parallism_util =      21.9904
partiton_level_parallism_util_total  =      21.8803
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     256.5693 GB/Sec
L2_BW_total  =      18.5541 GB/Sec
gpu_total_sim_rate=19731

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3909, 3453, 3400, 4002, 3746, 3538, 4168, 3589, 3532, 3767, 3046, 3974, 3866, 3434, 3393, 3724, 3516, 2979, 2953, 2685, 2684, 2888, 3215, 2924, 3146, 2918, 2540, 2896, 3029, 3277, 2802, 3094, 2754, 2391, 3169, 2638, 2989, 3272, 3081, 3055, 2639, 3013, 3116, 3412, 3067, 2752, 2528, 3189, 3170, 2791, 3179, 2678, 3368, 2888, 2895, 3460, 2957, 3279, 2488, 2672, 3001, 3030, 2838, 2384, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2890607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2869935
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 15786
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4104143	W0_Idle:115342048	W0_Scoreboard:70376520	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 944 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 6712097 
mrq_lat_table:59377 	1613 	2081 	14736 	6964 	4707 	5212 	6394 	6601 	2419 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109231 	171459 	12630 	5264 	1834 	743 	3945 	2233 	1240 	1128 	4030 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	424363 	77707 	344948 	175835 	169935 	94530 	7613 	2819 	1389 	1485 	726 	3971 	2180 	1272 	1103 	4022 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368062 	197312 	295942 	20018 	189 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	416817 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1409 	136 	16 	7 	13 	12 	28 	27 	18 	16 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        27        30        18        28        16        16        16        16 
dram[1]:        16        24        16        16        16        16        17        16        29        25        17        44        16        16        29        16 
dram[2]:        16        39        16        16        16        16        16        16        30        20        17        25        36        16        36        24 
dram[3]:        16        16        16        16        17        16        16        16        31        30        22        18        16        16        16        24 
dram[4]:        16        16        16        16        16        16        16        16        18        28        16        21        16        16        16        16 
dram[5]:        16        29        16        16        16        16        16        16        30        16        42        47        16        16        36        16 
dram[6]:        32        16        16        16        16        16        17        16        29        29        43        27        16        16        16        16 
dram[7]:        16        16        19        16        16        15        16        16        26        18        16        42        16        18        35        16 
dram[8]:        16        16        20        16        15        15        17        16        30        30        40        27        93        40        37        16 
dram[9]:        16        25        16        16        15        15        16        16        32        26        16        16        19        16        24        37 
dram[10]:        16        23        16        21        17        16        16        16        21        22        21        44        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    221528    219113    468563    219139    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219779    219372    218244    219495    246719    496733    216385    218259    222155    746041 
dram[2]:    428347    222773    260748    336633    218715    221466    266664    219125    219229    275627    221554    219339    220799    466819    485654    747175 
dram[3]:    264056    253879    227305    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    218343    306908    351486    301586    222032    219410    219686    293141    349571    219114    289887    446124    381675    214193    252585    223131 
dram[5]:    237690    218449    376647    458191    358050    336072    222033    387904    402845    267494    254189    221166    217725    265856    471366    259699 
dram[6]:    223163    307636    308929    225331    268224    329934    301590    233602    254644    387833    219611    251938    421221    363717    216350    289203 
dram[7]:    477618    220592    227226    219526    220837    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    221187    253593    224428    254230    221283    267354    220611    242828    219086    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    219088    223328    254008    335491    471074    291452    217270    516484    496384    222839    503333    217978    496868    493711    220925 
dram[10]:    443420    221738    249074    222505    416755    218464    246211    289556    276797    290418    220793    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.323529  2.421456  2.208661  2.348548  2.191406  2.253425  2.127341  2.224409  2.345238  2.364964  2.629956  2.397727  2.424028  2.476821  2.179012  2.492958 
dram[1]:  2.453237  2.294737  2.203125  2.185328  2.346491  2.225410  2.122530  2.224335  2.393502  2.423664  2.398374  2.601562  2.458167  2.551181  2.390244  2.456835 
dram[2]:  2.244681  2.343750  2.148594  2.349398  2.190476  2.125402  2.131579  2.087273  2.434615  2.468750  2.397590  2.540741  2.496183  2.517361  2.480916  2.439446 
dram[3]:  2.348754  2.399123  2.256705  2.175573  2.192308  2.219231  2.102837  2.199275  2.569106  2.417391  2.574219  2.606694  2.379661  2.424460  2.411972  2.470176 
dram[4]:  2.414286  2.375940  2.212355  2.217228  2.375494  2.381743  2.170635  2.207692  2.464286  2.566524  2.480315  2.561182  2.576923  2.518939  2.338926  2.392361 
dram[5]:  2.225694  2.377863  2.055147  2.226415  2.334586  2.305556  2.224806  2.202166  2.500000  2.386179  2.558824  2.673640  2.676923  2.362069  2.644531  2.601449 
dram[6]:  2.423077  2.381944  2.248120  2.370968  2.236220  2.294606  2.159722  2.276224  2.361314  2.339483  2.397850  2.600823  2.356115  2.546125  2.457447  2.362416 
dram[7]:  2.279851  2.410646  2.080986  2.176245  2.217712  2.174062  2.202899  2.253012  2.387597  2.418251  2.413655  2.430712  2.462121  2.617100  2.466667  2.339350 
dram[8]:  2.478431  2.460967  2.198502  2.279835  2.201521  2.203007  2.228137  2.266667  2.497992  2.471312  2.577075  2.714953  2.976027  2.528517  2.338983  2.349481 
dram[9]:  2.368030  2.422642  2.226721  2.157895  2.356557  2.255475  2.389764  2.165441  2.568889  2.312950  2.502110  2.518828  2.537906  2.675781  2.464029  2.477612 
dram[10]:  2.477912  2.324138  2.260684  2.493506  2.306123  2.220472  2.252918  2.272059  2.397769  2.333333  2.651064  2.515284  2.405904  2.383512  2.463768  2.433566 
average row locality = 110202/46513 = 2.369273
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       437       434       412       423       409       464       419       418       412       449       419       429       469       502       470       478 
dram[1]:       468       464       417       418       405       404       397       424       447       427       413       446       425       446       469       467 
dram[2]:       453       425       399       435       433       464       421       427       424       435       419       466       446       489       453       481 
dram[3]:       465       406       437       416       459       420       426       428       433       396       449       431       471       456       462       476 
dram[4]:       469       439       416       437       425       428       401       411       422       415       437       427       454       449       478       472 
dram[5]:       454       437       417       430       446       417       418       433       452       410       415       428       463       467       461       494 
dram[6]:       491       486       438       425       409       403       450       466       438       436       457       445       454       472       471       485 
dram[7]:       423       441       435       414       441       459       430       419       428       444       420       444       459       466       497       448 
dram[8]:       449       463       436       422       424       418       416       430       434       417       443       405       470       457       477       458 
dram[9]:       449       454       404       373       424       448       439       432       395       432       426       417       473       458       474       453 
dram[10]:       445       463       400       435       418       406       425       445       426       444       428       395       438       453       458       474 
total reads: 77321
bank skew: 502/373 = 1.35
chip skew: 7226/6937 = 1.04
number of total write accesses:
dram[0]:       195       198       149       143       152       194       149       147       179       199       178       204       217       246       236       230 
dram[1]:       214       190       147       148       130       139       140       161       216       208       177       220       192       202       217       216 
dram[2]:       180       175       136       150       165       197       146       147       209       197       178       220       208       236       197       224 
dram[3]:       195       141       152       154       168       157       167       179       199       160       210       192       231       218       223       228 
dram[4]:       207       193       157       155       176       146       146       163       199       183       193       180       216       216       219       217 
dram[5]:       187       186       142       160       175       164       156       177       218       177       194       211       233       218       216       224 
dram[6]:       202       200       160       163       159       150       172       185       209       198       212       187       201       218       222       219 
dram[7]:       188       193       156       154       160       178       178       142       188       192       181       205       191       238       243       200 
dram[8]:       183       199       151       132       155       168       170       148       188       186       209       176       399       208       213       221 
dram[9]:       188       188       146       119       151       170       168       157       183       211       167       185       230       227       211       211 
dram[10]:       172       211       129       141       147       158       154       173       219       193       195       181       214       212       222       222 
total reads: 32881
bank skew: 399/119 = 3.35
chip skew: 3106/2912 = 1.07
average mf latency per bank:
dram[0]:      11903      9527      8921      9950     11130     11052     13856     13144      8926     11474     12830     10532     14410     11208     10454     11618
dram[1]:      11129     11316      8625      8368     11664     11492     12545     12310      9497      9459     13541     11155     13780     13653     10598     11131
dram[2]:      12229      9566      9555      8647     11093      8239     15055     14957      9728     10554     11015     12291     11830     11549     12308     12154
dram[3]:      11542     11211     10783      8489     11033     13649     10275     12409     10064     10793     11704     11343     10921     13110     10838     12196
dram[4]:       9800     11430      9142      9070     12238     13528     11400     10470     11760     10745     12956     14007     10606     12397     11248     12059
dram[5]:       9833     10442      8495      7917     10169     10061     11603     11974     10148      9085      9345     13090     11222     12194     11663     10617
dram[6]:      10678     12731      9984      9181     12111     12895     12576     15067     12298      9206     10338     13189     12028     12591     11006     10924
dram[7]:      11336     10689      9296      8654     12581     10928      9947     13219      9370      9538     12460     10225     12937     11962      9943      9683
dram[8]:      11626     10472      8097      8771     10841     12328     12124     14223      9748     12146     11883     13568     15479     13394     10897      9296
dram[9]:      10444     11772      9336      9110     12266     11423     11236     11928     11355     11182     11070     11546     13713     11881     12107     10967
dram[10]:      12582     10350     11574     12027     12237     11015     11977     13337      8437     10315     12526     10217     11550     10016     11047     10783
maximum mf latency per bank:
dram[0]:     230680    224162    164708    197756    260535    260520    260341    260327    260277    260282    225360    224740    224767    224587    224508    224368
dram[1]:     224206    224119    197695    197808    260249    260154    260332    260342    260220    260223    248804    225171    224752    224637    224389    224396
dram[2]:     224138    224113    218705    197785    260141    260025    260409    260929    260231    260241    225202    225397    224622    224481    224429    230279
dram[3]:     257915    224234    218739    218724    260437    260424    260741    260772    260195    260375    225396    225259    224445    224706    224432    224439
dram[4]:     224117    224086    240381    197755    260274    260464    260502    260810    260396    260276    225369    225287    224708    224691    224431    224491
dram[5]:     223333    223741    164609    218740    260436    260448    260602    260917    260405    260374    224641    225300    224505    224640    224459    223809
dram[6]:     224236    224228    218793    218700    260590    260261    260603    260662    260240    260464    225210    225376    224697    224566    224308    224295
dram[7]:     224127    224186    218611    164714    260069    260084    260088    260867    260227    260107    225351    248157    224571    224807    224452    257910
dram[8]:     224220    224260    197723    164732    260105    260077    260873    260338    260277    260233    225200    225429    224845    224805    248288    224494
dram[9]:     224132    224043    218766    164727    260033    260087    260201    260342    225674    260140    225253    225412    224710    224815    224448    224129
dram[10]:     224102    224184    197809    258751    260247    260584    260337    260365    260225    260131    225227    225431    224763    224694    224566    224454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6583930 n_act=4308 n_pre=4292 n_req=10060 n_rd=28176 n_write=6442 bw_util=0.01045
n_activity=165299 dram_eff=0.4189
bk0: 1748a 6599802i bk1: 1736a 6601244i bk2: 1648a 6600799i bk3: 1692a 6602710i bk4: 1636a 6601383i bk5: 1856a 6599561i bk6: 1676a 6601219i bk7: 1672a 6601606i bk8: 1648a 6602227i bk9: 1796a 6600778i bk10: 1676a 6600765i bk11: 1716a 6599900i bk12: 1876a 6599023i bk13: 2008a 6594892i bk14: 1880a 6596701i bk15: 1912a 6596697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.163137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584863 n_act=4177 n_pre=4161 n_req=9854 n_rd=27748 n_write=6199 bw_util=0.01024
n_activity=164590 dram_eff=0.4125
bk0: 1872a 6598078i bk1: 1856a 6599293i bk2: 1668a 6602859i bk3: 1672a 6601601i bk4: 1620a 6603356i bk5: 1616a 6603723i bk6: 1588a 6605366i bk7: 1696a 6602858i bk8: 1788a 6599352i bk9: 1708a 6599975i bk10: 1652a 6603253i bk11: 1784a 6600250i bk12: 1700a 6599698i bk13: 1784a 6599061i bk14: 1876a 6598854i bk15: 1868a 6599470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.154026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584025 n_act=4297 n_pre=4281 n_req=10035 n_rd=28280 n_write=6265 bw_util=0.01043
n_activity=165380 dram_eff=0.4178
bk0: 1812a 6599251i bk1: 1700a 6602371i bk2: 1596a 6602692i bk3: 1740a 6601796i bk4: 1732a 6599534i bk5: 1856a 6597499i bk6: 1684a 6601636i bk7: 1708a 6601685i bk8: 1696a 6600703i bk9: 1740a 6600056i bk10: 1676a 6602063i bk11: 1864a 6599687i bk12: 1784a 6598443i bk13: 1956a 6597113i bk14: 1812a 6599953i bk15: 1924a 6596367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.162648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584247 n_act=4249 n_pre=4233 n_req=10005 n_rd=28124 n_write=6295 bw_util=0.01039
n_activity=167113 dram_eff=0.4119
bk0: 1860a 6599776i bk1: 1624a 6602845i bk2: 1748a 6601245i bk3: 1664a 6600372i bk4: 1836a 6598261i bk5: 1680a 6599666i bk6: 1704a 6599902i bk7: 1712a 6599020i bk8: 1732a 6600018i bk9: 1584a 6602630i bk10: 1796a 6600991i bk11: 1724a 6601439i bk12: 1884a 6597413i bk13: 1824a 6597661i bk14: 1848a 6597614i bk15: 1904a 6596836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164673
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584671 n_act=4164 n_pre=4148 n_req=9946 n_rd=27920 n_write=6245 bw_util=0.01031
n_activity=165080 dram_eff=0.4139
bk0: 1876a 6598264i bk1: 1756a 6600176i bk2: 1664a 6602151i bk3: 1748a 6601386i bk4: 1700a 6599112i bk5: 1712a 6600077i bk6: 1604a 6602584i bk7: 1644a 6602826i bk8: 1688a 6599569i bk9: 1660a 6601118i bk10: 1748a 6602670i bk11: 1708a 6602441i bk12: 1816a 6599432i bk13: 1796a 6599178i bk14: 1912a 6597232i bk15: 1888a 6596346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584148 n_act=4213 n_pre=4197 n_req=10080 n_rd=28168 n_write=6422 bw_util=0.01044
n_activity=167814 dram_eff=0.4122
bk0: 1816a 6600042i bk1: 1748a 6601376i bk2: 1668a 6604651i bk3: 1720a 6600531i bk4: 1784a 6599472i bk5: 1668a 6601850i bk6: 1672a 6602601i bk7: 1732a 6600305i bk8: 1808a 6600629i bk9: 1640a 6600192i bk10: 1660a 6603029i bk11: 1712a 6599967i bk12: 1852a 6599523i bk13: 1868a 6598453i bk14: 1844a 6599593i bk15: 1976a 6596146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6583041 n_act=4353 n_pre=4337 n_req=10283 n_rd=28904 n_write=6513 bw_util=0.01069
n_activity=170608 dram_eff=0.4152
bk0: 1964a 6599187i bk1: 1944a 6596428i bk2: 1752a 6600277i bk3: 1700a 6599369i bk4: 1636a 6600939i bk5: 1612a 6599476i bk6: 1800a 6601051i bk7: 1864a 6597443i bk8: 1752a 6598935i bk9: 1744a 6599414i bk10: 1828a 6600654i bk11: 1780a 6601698i bk12: 1816a 6600183i bk13: 1888a 6599184i bk14: 1884a 6596586i bk15: 1940a 6595471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.172294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6583873 n_act=4312 n_pre=4296 n_req=10055 n_rd=28272 n_write=6395 bw_util=0.01046
n_activity=167073 dram_eff=0.415
bk0: 1692a 6600990i bk1: 1764a 6600796i bk2: 1740a 6600302i bk3: 1656a 6602764i bk4: 1764a 6600451i bk5: 1836a 6599179i bk6: 1720a 6602303i bk7: 1676a 6605508i bk8: 1712a 6602158i bk9: 1776a 6601014i bk10: 1680a 6602626i bk11: 1776a 6600371i bk12: 1836a 6599666i bk13: 1864a 6597686i bk14: 1988a 6596733i bk15: 1792a 6600167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155275
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584346 n_act=4180 n_pre=4164 n_req=10125 n_rd=28076 n_write=6382 bw_util=0.0104
n_activity=166157 dram_eff=0.4148
bk0: 1796a 6599173i bk1: 1852a 6599358i bk2: 1744a 6601925i bk3: 1688a 6603295i bk4: 1696a 6603849i bk5: 1672a 6599907i bk6: 1664a 6601477i bk7: 1720a 6602023i bk8: 1736a 6600137i bk9: 1668a 6600786i bk10: 1772a 6600401i bk11: 1620a 6601190i bk12: 1880a 6597241i bk13: 1828a 6597548i bk14: 1908a 6598385i bk15: 1832a 6597930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160015
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6585019 n_act=4111 n_pre=4095 n_req=9863 n_rd=27804 n_write=6119 bw_util=0.01024
n_activity=164373 dram_eff=0.4128
bk0: 1796a 6602329i bk1: 1816a 6600177i bk2: 1616a 6602161i bk3: 1492a 6606263i bk4: 1696a 6600967i bk5: 1792a 6599847i bk6: 1756a 6604043i bk7: 1728a 6601747i bk8: 1580a 6601558i bk9: 1728a 6597201i bk10: 1704a 6601949i bk11: 1668a 6602990i bk12: 1892a 6598096i bk13: 1832a 6598101i bk14: 1896a 6599178i bk15: 1812a 6598702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153249
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6627148 n_nop=6584839 n_act=4150 n_pre=4134 n_req=9896 n_rd=27812 n_write=6213 bw_util=0.01027
n_activity=162667 dram_eff=0.4183
bk0: 1780a 6600007i bk1: 1852a 6598679i bk2: 1600a 6603251i bk3: 1740a 6603148i bk4: 1672a 6600075i bk5: 1624a 6602213i bk6: 1700a 6604748i bk7: 1780a 6600067i bk8: 1704a 6598782i bk9: 1776a 6600324i bk10: 1712a 6600447i bk11: 1580a 6601990i bk12: 1752a 6599465i bk13: 1812a 6598376i bk14: 1832a 6598684i bk15: 1896a 6597606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.160174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3447, Miss_rate = 0.059, Pending_hits = 838, Reservation_fails = 2
L2_cache_bank[1]: Access = 59051, Miss = 3597, Miss_rate = 0.061, Pending_hits = 807, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3441, Miss_rate = 0.059, Pending_hits = 778, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3496, Miss_rate = 0.060, Pending_hits = 788, Reservation_fails = 3
L2_cache_bank[4]: Access = 58273, Miss = 3448, Miss_rate = 0.059, Pending_hits = 784, Reservation_fails = 10
L2_cache_bank[5]: Access = 59175, Miss = 3622, Miss_rate = 0.061, Pending_hits = 814, Reservation_fails = 12
L2_cache_bank[6]: Access = 59423, Miss = 3602, Miss_rate = 0.061, Pending_hits = 813, Reservation_fails = 7
L2_cache_bank[7]: Access = 58618, Miss = 3429, Miss_rate = 0.058, Pending_hits = 791, Reservation_fails = 7
L2_cache_bank[8]: Access = 58906, Miss = 3502, Miss_rate = 0.059, Pending_hits = 830, Reservation_fails = 9
L2_cache_bank[9]: Access = 59092, Miss = 3478, Miss_rate = 0.059, Pending_hits = 812, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3526, Miss_rate = 0.060, Pending_hits = 798, Reservation_fails = 4
L2_cache_bank[11]: Access = 59215, Miss = 3516, Miss_rate = 0.059, Pending_hits = 836, Reservation_fails = 1
L2_cache_bank[12]: Access = 59078, Miss = 3608, Miss_rate = 0.061, Pending_hits = 832, Reservation_fails = 7
L2_cache_bank[13]: Access = 59542, Miss = 3618, Miss_rate = 0.061, Pending_hits = 829, Reservation_fails = 5
L2_cache_bank[14]: Access = 58810, Miss = 3533, Miss_rate = 0.060, Pending_hits = 782, Reservation_fails = 1
L2_cache_bank[15]: Access = 58698, Miss = 3535, Miss_rate = 0.060, Pending_hits = 801, Reservation_fails = 6
L2_cache_bank[16]: Access = 79893, Miss = 3549, Miss_rate = 0.044, Pending_hits = 966, Reservation_fails = 6
L2_cache_bank[17]: Access = 58355, Miss = 3470, Miss_rate = 0.059, Pending_hits = 796, Reservation_fails = 6
L2_cache_bank[18]: Access = 58348, Miss = 3484, Miss_rate = 0.060, Pending_hits = 798, Reservation_fails = 5
L2_cache_bank[19]: Access = 58074, Miss = 3467, Miss_rate = 0.060, Pending_hits = 789, Reservation_fails = 9
L2_cache_bank[20]: Access = 58145, Miss = 3438, Miss_rate = 0.059, Pending_hits = 787, Reservation_fails = 5
L2_cache_bank[21]: Access = 58642, Miss = 3515, Miss_rate = 0.060, Pending_hits = 788, Reservation_fails = 3
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77321
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 17857
L2_total_cache_reservation_fails = 119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 807153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18555
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 119
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.4557
	minimum = 6
	maximum = 839
Network latency average = 43.8421
	minimum = 6
	maximum = 601
Slowest packet = 2549721
Flit latency average = 52.5178
	minimum = 6
	maximum = 600
Slowest flit = 4169509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0541413
	minimum = 0.045057 (at node 1)
	maximum = 0.319805 (at node 44)
Accepted packet rate average = 0.0541413
	minimum = 0.045057 (at node 1)
	maximum = 0.319805 (at node 44)
Injected flit rate average = 0.0812119
	minimum = 0.061092 (at node 45)
	maximum = 0.332096 (at node 44)
Accepted flit rate average= 0.0812119
	minimum = 0.0540684 (at node 1)
	maximum = 0.627319 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.0782 (14 samples)
	minimum = 6 (14 samples)
	maximum = 334.286 (14 samples)
Network latency average = 17.9864 (14 samples)
	minimum = 6 (14 samples)
	maximum = 245.214 (14 samples)
Flit latency average = 19.0465 (14 samples)
	minimum = 6 (14 samples)
	maximum = 244.429 (14 samples)
Fragmentation average = 0.00378987 (14 samples)
	minimum = 0 (14 samples)
	maximum = 57.1429 (14 samples)
Injected packet rate average = 0.024845 (14 samples)
	minimum = 0.0203447 (14 samples)
	maximum = 0.084269 (14 samples)
Accepted packet rate average = 0.024845 (14 samples)
	minimum = 0.0203447 (14 samples)
	maximum = 0.084269 (14 samples)
Injected flit rate average = 0.0376801 (14 samples)
	minimum = 0.0258375 (14 samples)
	maximum = 0.102908 (14 samples)
Accepted flit rate average = 0.0376801 (14 samples)
	minimum = 0.027354 (14 samples)
	maximum = 0.156892 (14 samples)
Injected packet size average = 1.51661 (14 samples)
Accepted packet size average = 1.51661 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 56 sec (3656 sec)
gpgpu_simulation_rate = 19731 (inst/sec)
gpgpu_simulation_rate = 1835 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 642919
gpu_sim_insn = 17757560
gpu_ipc =      27.6202
gpu_tot_sim_cycle = 7582239
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =      11.8560
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2189513
gpu_stall_icnt2sh    = 7200281
partiton_reqs_in_parallel = 12382852
partiton_reqs_in_parallel_total    = 78090513
partiton_level_parallism =      19.2604
partiton_level_parallism_total  =      11.9323
partiton_reqs_in_parallel_util = 12382852
partiton_reqs_in_parallel_util_total    = 78090513
gpu_sim_cycle_parition_util = 641981
gpu_tot_sim_cycle_parition_util    = 3568986
partiton_level_parallism_util =      19.2885
partiton_level_parallism_util_total  =      21.4852
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     290.4972 GB/Sec
L2_BW_total  =      41.0569 GB/Sec
gpu_total_sim_rate=16607

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5320, 4897, 4798, 5576, 5189, 4886, 5465, 4951, 5090, 5233, 4370, 5476, 5269, 4885, 4773, 5183, 4577, 4105, 4172, 3755, 3764, 4048, 4334, 4096, 4254, 3969, 3758, 4024, 4131, 4462, 3968, 4196, 4149, 3771, 4629, 3965, 4288, 4677, 4460, 4359, 4040, 4468, 4564, 4768, 4394, 4281, 3984, 4581, 4269, 4024, 4478, 3813, 4452, 3921, 4041, 4517, 4083, 4439, 3660, 3691, 4124, 4147, 3987, 3521, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 10156985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10091249
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60850
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13713757	W0_Idle:131248259	W0_Scoreboard:78720671	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 835 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 7582200 
mrq_lat_table:125777 	3191 	3726 	26681 	15116 	8125 	9593 	13622 	15626 	6563 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2516614 	675691 	26221 	16024 	4638 	2634 	8061 	14775 	13986 	1128 	4405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	499490 	141208 	1172826 	649838 	339955 	388180 	34705 	5832 	4656 	2859 	2586 	8118 	14826 	13759 	1103 	4397 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	544224 	582457 	1032521 	84696 	2576 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1022234 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1594 	337 	191 	99 	16 	12 	30 	29 	20 	16 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        40        16        21        16        16        16        16        27        30        41        28        45        45        44        46 
dram[1]:        43        24        18        16        16        16        17        16        29        29        40        44        44        45        29        47 
dram[2]:        37        39        16        16        16        16        16        16        30        29        45        41        36        46        36        24 
dram[3]:        43        35        16        21        17        16        16        16        31        30        22        32        38        45        45        24 
dram[4]:        43        38        22        17        16        16        16        16        29        28        41        41        44        46        46        46 
dram[5]:        28        29        25        16        16        16        16        16        30        29        42        47        42        47        36        45 
dram[6]:        32        26        16        23        16        16        17        16        29        29        43        27        45        41        43        43 
dram[7]:        38        47        19        16        16        16        16        16        26        28        36        42        23        45        35        44 
dram[8]:        42        42        20        16        15        16        17        16        30        30        40        27        93        40        37        40 
dram[9]:        28        25        17        16        16        16        16        16        32        26        26        35        36        44        24        37 
dram[10]:        34        23        16        21        17        16        16        16        33        22        22        44        29        45        46        45 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    221528    219113    468563    219139    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219779    219372    218244    219495    246719    496733    216385    218259    222155    746041 
dram[2]:    428347    222773    260748    336633    218715    221466    266664    219125    219229    275627    221554    219339    220799    466819    485654    747175 
dram[3]:    264056    253879    227305    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    218343    306908    351486    301586    222032    219410    219686    293141    349571    219114    289887    446124    381675    214193    252585    223131 
dram[5]:    237690    218449    376647    458191    358050    336072    222033    387904    402845    267494    254189    221166    217725    265856    471366    259699 
dram[6]:    223163    307636    308929    225331    268224    329934    301590    233602    254644    387833    219611    251938    421221    363717    216350    289203 
dram[7]:    477618    220592    227226    219526    220837    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    221187    253593    224428    254230    221283    267354    220611    242828    219086    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    219088    223328    254008    335491    471074    291452    217270    516484    496384    222839    503333    217978    496868    493711    220925 
dram[10]:    443420    221738    249074    222505    416755    218464    246211    289556    276797    290418    220793    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.080495  2.096463  2.128205  2.087873  2.110744  2.105785  2.026446  2.013180  2.111504  2.164021  2.259188  2.211909  2.212349  2.293578  2.015193  2.190407 
dram[1]:  2.099844  2.015267  2.093913  2.137111  2.153565  2.125442  2.026455  2.036508  2.160345  2.188482  2.222641  2.325497  2.268251  2.215748  2.131503  2.145349 
dram[2]:  2.034268  2.037500  2.109689  2.157040  2.104825  2.166392  2.001661  2.000000  2.208185  2.280899  2.194805  2.312839  2.279461  2.218236  2.235390  2.213433 
dram[3]:  2.071875  2.143357  2.122592  2.049669  2.160900  2.185764  1.975689  2.067769  2.206957  2.115942  2.344828  2.287020  2.190760  2.292722  2.229560  2.159091 
dram[4]:  2.137224  2.096774  2.134021  2.160409  2.215278  2.177193  2.077899  2.137221  2.204710  2.156648  2.241623  2.316479  2.284553  2.190403  2.110305  2.162202 
dram[5]:  2.055723  2.057994  2.039384  2.141608  2.227191  2.101868  2.080268  2.070957  2.195578  2.155431  2.273063  2.345149  2.269768  2.165447  2.265211  2.288189 
dram[6]:  2.140649  2.119617  2.100494  2.180870  2.093857  2.157167  2.092257  2.123810  2.126904  2.161290  2.209106  2.249561  2.172956  2.213090  2.163174  2.143895 
dram[7]:  2.030351  2.162252  2.082353  2.089965  2.173765  2.174062  2.022472  2.040472  2.163880  2.138937  2.207885  2.263793  2.200320  2.271472  2.183673  2.074671 
dram[8]:  2.081210  2.188524  2.110738  2.166969  2.088525  2.107383  2.049505  2.106272  2.186087  2.145422  2.267918  2.320895  2.481032  2.262643  2.232704  2.132836 
dram[9]:  2.100813  2.144246  2.103806  2.086466  2.235514  2.171329  2.156522  2.014469  2.163934  2.098684  2.226382  2.246679  2.273438  2.344660  2.174579  2.147321 
dram[10]:  2.120066  2.079148  2.073214  2.270476  2.171123  2.176367  2.047934  2.126930  2.124150  2.147826  2.384766  2.298039  2.158059  2.178683  2.214838  2.153615 
average row locality = 228232/105715 = 2.158937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       955       938       873       897       899       923       884       881       852       874       844       877      1010      1030       998      1030 
dram[1]:       963       964       884       875       876       880       847       903       889       877       854       899       935       972      1019      1020 
dram[2]:       958       937       866       895       914       936       877       897       871       869       857       899       948      1014       975      1021 
dram[3]:       966       913       908       902       917       900       880       886       885       843       902       883      1003       990       983       992 
dram[4]:       973       936       908       934       910       910       845       883       858       847       892       875       978       970      1010      1008 
dram[5]:       974       942       888       903       898       890       894       894       897       828       865       882       989      1008      1004      1019 
dram[6]:       998       976       928       914       881       889       918       942       884       881       921       909       966      1003       999      1025 
dram[7]:       917       942       920       891       922       923       894       876       894       885       875       902       974      1000      1033       988 
dram[8]:       954       963       916       903       909       895       881       886       892       856       914       870      1001       974       999       990 
dram[9]:       946       956       888       834       878       908       899       903       832       882       887       845      1000       990      1002       998 
dram[10]:       947       975       872       897       888       889       895       899       866       880       866       834       960       970       987       997 
total reads: 162364
bank skew: 1033/828 = 1.25
chip skew: 15034/14622 = 1.03
number of total write accesses:
dram[0]:       389       366       289       291       378       351       342       341       341       353       324       386       459       470       461       477 
dram[1]:       383       356       320       294       302       323       302       380       364       377       324       387       401       435       456       456 
dram[2]:       348       367       288       300       351       379       328       329       370       349       326       380       406       470       402       462 
dram[3]:       360       313       304       336       332       359       339       365       384       325       390       368       467       459       435       433 
dram[4]:       382       364       334       332       366       331       302       363       359       337       379       362       427       445       444       445 
dram[5]:       391       371       303       322       347       348       350       361       394       323       367       375       475       471       448       434 
dram[6]:       387       353       347       340       346       360       352       396       373       392       389       371       416       451       446       450 
dram[7]:       354       364       319       317       354       351       366       334       400       362       357       411       399       481       465       429 
dram[8]:       353       372       342       291       365       361       361       323       365       339       415       374       634       413       421       439 
dram[9]:       346       367       328       276       318       334       341       350       356       394       362       339       455       459       418       445 
dram[10]:       342       391       289       295       330       345       344       341       383       355       355       338       419       420       446       433 
total reads: 65868
bank skew: 634/276 = 2.30
chip skew: 6169/5826 = 1.06
average mf latency per bank:
dram[0]:      12056     11248     11275     11630     11627     12333     13991     14123     11590     12634     13147     11475     11544     10444     12260     12646
dram[1]:      11676     12133     10401     10911     12454     12444     14107     13080     11887     11512     13648     11940     11715     11481     12017     12295
dram[2]:      12365     10865     11528     10887     11927     10599     14868     14672     11496     12300     12364     12651     11046     10658     13693     12950
dram[3]:      12066     11942     11988     10295     12283     12757     12458     13177     11793     12299     12194     12175     10227     11073     12680     13180
dram[4]:      11088     12099     10664     10605     12589     13097     13773     12616     12983     12438     12611     13183     10091     11063     13089     13102
dram[5]:      10858     11373     10744     10082     11467     11537     13041     13470     11986     11814     11029     12956     10208     10599     12938     13011
dram[6]:      11126     12718     10886     10622     12398     12221     13776     14533     13097     11001     11198     12804     10969     10908     12083     11965
dram[7]:      11942     11356     11033     10437     12241     12074     12269     13826     11284     11431     12502     10920     11258     10732     12259     11732
dram[8]:      11999     11345      9768     10744     11473     12335     12848     14556     11678     13433     11729     12599     12740     11888     13022     11879
dram[9]:      11396     11799     10583     11113     12783     12285     12885     13135     12735     12342     11475     12031     11538     10611     13011     11998
dram[10]:      12479     11303     12310     12576     12682     11875     13265     14244     10995     12457     12764     11764     10814      9870     12456     12504
maximum mf latency per bank:
dram[0]:     230680    224162    164708    197756    260535    260520    260341    260327    260277    260282    225360    224740    224767    224587    224508    224368
dram[1]:     224206    224119    197695    197808    260249    260154    260332    260342    260220    260223    248804    225171    224752    224637    224389    224396
dram[2]:     224138    224113    218705    197785    260141    260025    260409    260929    260231    260241    225202    225397    224622    224481    224429    230279
dram[3]:     257915    224234    218739    218724    260437    260424    260741    260772    260195    260375    225396    225259    224445    224706    224432    224439
dram[4]:     224117    224086    240381    197755    260274    260464    260502    260810    260396    260276    225369    225287    224708    224691    224431    224491
dram[5]:     223333    223741    164609    218740    260436    260448    260602    260917    260405    260374    224641    225300    224505    224640    224459    223809
dram[6]:     224236    224228    218793    218700    260590    260261    260603    260662    260240    260464    225210    225376    224697    224566    224308    224295
dram[7]:     224127    224186    218611    164714    260069    260084    260088    260867    260227    260107    225351    248157    224571    224807    224452    257910
dram[8]:     224220    224260    197723    164732    260105    260077    260873    260338    260277    260233    225200    225429    224845    224805    248288    224494
dram[9]:     224132    224043    218766    164727    260033    260087    260201    260342    225674    260140    225253    225412    224710    224815    224448    224129
dram[10]:     224102    224184    197809    258751    260247    260584    260337    260365    260225    260131    225227    225431    224763    224694    224566    224454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7728032 n_act=9756 n_pre=9740 n_req=20783 n_rd=59060 n_write=14365 bw_util=0.01878
n_activity=359862 dram_eff=0.4081
bk0: 3820a 7761763i bk1: 3752a 7763652i bk2: 3492a 7766570i bk3: 3588a 7764442i bk4: 3596a 7761385i bk5: 3692a 7761563i bk6: 3536a 7765211i bk7: 3524a 7765230i bk8: 3408a 7766553i bk9: 3496a 7766875i bk10: 3376a 7766111i bk11: 3508a 7762829i bk12: 4040a 7759608i bk13: 4120a 7755297i bk14: 3992a 7756936i bk15: 4120a 7757021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.309313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7729248 n_act=9568 n_pre=9552 n_req=20517 n_rd=58628 n_write=13957 bw_util=0.01856
n_activity=357050 dram_eff=0.4066
bk0: 3852a 7759923i bk1: 3856a 7762136i bk2: 3536a 7765794i bk3: 3500a 7764146i bk4: 3504a 7765443i bk5: 3520a 7765684i bk6: 3388a 7767537i bk7: 3612a 7762614i bk8: 3556a 7763970i bk9: 3508a 7763727i bk10: 3416a 7766609i bk11: 3596a 7760981i bk12: 3740a 7760719i bk13: 3888a 7756255i bk14: 4076a 7758929i bk15: 4080a 7758186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30388
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7729064 n_act=9543 n_pre=9527 n_req=20589 n_rd=58936 n_write=13883 bw_util=0.01862
n_activity=356053 dram_eff=0.409
bk0: 3832a 7760682i bk1: 3748a 7761768i bk2: 3464a 7765244i bk3: 3580a 7764548i bk4: 3656a 7761030i bk5: 3744a 7760065i bk6: 3508a 7766488i bk7: 3588a 7764477i bk8: 3484a 7763869i bk9: 3476a 7764506i bk10: 3428a 7765910i bk11: 3596a 7763374i bk12: 3792a 7759250i bk13: 4056a 7754713i bk14: 3900a 7763268i bk15: 4084a 7755158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7728588 n_act=9587 n_pre=9571 n_req=20722 n_rd=59012 n_write=14195 bw_util=0.01872
n_activity=355649 dram_eff=0.4117
bk0: 3864a 7762247i bk1: 3652a 7766213i bk2: 3632a 7763550i bk3: 3608a 7761164i bk4: 3668a 7759661i bk5: 3600a 7759803i bk6: 3520a 7763215i bk7: 3544a 7760923i bk8: 3540a 7761548i bk9: 3372a 7764340i bk10: 3608a 7761528i bk11: 3532a 7760744i bk12: 4012a 7754718i bk13: 3960a 7755932i bk14: 3932a 7758058i bk15: 3968a 7757695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318733
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7728781 n_act=9527 n_pre=9511 n_req=20709 n_rd=58948 n_write=14186 bw_util=0.0187
n_activity=357155 dram_eff=0.4095
bk0: 3892a 7761570i bk1: 3744a 7763560i bk2: 3632a 7764364i bk3: 3736a 7762035i bk4: 3640a 7758065i bk5: 3640a 7760929i bk6: 3380a 7764462i bk7: 3532a 7762332i bk8: 3432a 7764507i bk9: 3388a 7762642i bk10: 3568a 7763049i bk11: 3500a 7764871i bk12: 3912a 7757867i bk13: 3880a 7758221i bk14: 4040a 7757193i bk15: 4032a 7758123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.324813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7728224 n_act=9614 n_pre=9598 n_req=20855 n_rd=59100 n_write=14417 bw_util=0.0188
n_activity=361744 dram_eff=0.4065
bk0: 3896a 7760895i bk1: 3768a 7762467i bk2: 3552a 7766465i bk3: 3612a 7762937i bk4: 3592a 7762053i bk5: 3560a 7760856i bk6: 3576a 7764530i bk7: 3576a 7760393i bk8: 3588a 7761740i bk9: 3312a 7765141i bk10: 3460a 7763485i bk11: 3528a 7762558i bk12: 3956a 7757299i bk13: 4032a 7755251i bk14: 4016a 7758220i bk15: 4076a 7757544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31609
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7726395 n_act=9849 n_pre=9833 n_req=21203 n_rd=60136 n_write=14740 bw_util=0.01915
n_activity=364555 dram_eff=0.4108
bk0: 3992a 7758912i bk1: 3904a 7757715i bk2: 3712a 7760796i bk3: 3656a 7759605i bk4: 3524a 7760357i bk5: 3556a 7756915i bk6: 3672a 7760044i bk7: 3768a 7756316i bk8: 3536a 7759905i bk9: 3524a 7760807i bk10: 3684a 7760673i bk11: 3636a 7759577i bk12: 3864a 7760461i bk13: 4012a 7756356i bk14: 3996a 7754755i bk15: 4100a 7754758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.340246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7727626 n_act=9756 n_pre=9740 n_req=20899 n_rd=59344 n_write=14487 bw_util=0.01888
n_activity=360304 dram_eff=0.4098
bk0: 3668a 7762927i bk1: 3768a 7762392i bk2: 3680a 7760659i bk3: 3564a 7764562i bk4: 3688a 7759881i bk5: 3692a 7760925i bk6: 3576a 7761867i bk7: 3504a 7767214i bk8: 3576a 7760485i bk9: 3540a 7763081i bk10: 3500a 7764353i bk11: 3608a 7761041i bk12: 3896a 7757248i bk13: 4000a 7754018i bk14: 4132a 7757399i bk15: 3952a 7760097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7728100 n_act=9603 n_pre=9587 n_req=20971 n_rd=59212 n_write=14451 bw_util=0.01884
n_activity=358945 dram_eff=0.4104
bk0: 3816a 7759367i bk1: 3852a 7759951i bk2: 3664a 7760520i bk3: 3612a 7764204i bk4: 3636a 7761977i bk5: 3580a 7758653i bk6: 3524a 7760805i bk7: 3544a 7762865i bk8: 3568a 7761300i bk9: 3424a 7760567i bk10: 3656a 7759068i bk11: 3480a 7762590i bk12: 4004a 7755700i bk13: 3896a 7756606i bk14: 3996a 7757954i bk15: 3960a 7756164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7729477 n_act=9474 n_pre=9458 n_req=20536 n_rd=58592 n_write=13952 bw_util=0.01855
n_activity=353597 dram_eff=0.4103
bk0: 3784a 7762237i bk1: 3824a 7762682i bk2: 3552a 7762822i bk3: 3336a 7771082i bk4: 3512a 7762959i bk5: 3632a 7761837i bk6: 3596a 7765135i bk7: 3612a 7762007i bk8: 3328a 7762357i bk9: 3528a 7758743i bk10: 3548a 7762337i bk11: 3380a 7764497i bk12: 4000a 7757208i bk13: 3960a 7755625i bk14: 4008a 7760084i bk15: 3992a 7756695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7820953 n_nop=7729746 n_act=9439 n_pre=9423 n_req=20448 n_rd=58488 n_write=13857 bw_util=0.0185
n_activity=352586 dram_eff=0.4104
bk0: 3788a 7761678i bk1: 3900a 7759010i bk2: 3488a 7766588i bk3: 3588a 7764414i bk4: 3552a 7763179i bk5: 3556a 7765307i bk6: 3580a 7766499i bk7: 3596a 7762186i bk8: 3464a 7760375i bk9: 3520a 7762997i bk10: 3464a 7762204i bk11: 3336a 7764025i bk12: 3840a 7759740i bk13: 3880a 7755662i bk14: 3948a 7762678i bk15: 3988a 7758994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313834

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7315, Miss_rate = 0.050, Pending_hits = 1217, Reservation_fails = 6
L2_cache_bank[1]: Access = 148856, Miss = 7450, Miss_rate = 0.050, Pending_hits = 1185, Reservation_fails = 6
L2_cache_bank[2]: Access = 147823, Miss = 7267, Miss_rate = 0.049, Pending_hits = 1147, Reservation_fails = 10
L2_cache_bank[3]: Access = 148284, Miss = 7390, Miss_rate = 0.050, Pending_hits = 1159, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 7266, Miss_rate = 0.049, Pending_hits = 1145, Reservation_fails = 13
L2_cache_bank[5]: Access = 148430, Miss = 7468, Miss_rate = 0.050, Pending_hits = 1160, Reservation_fails = 14
L2_cache_bank[6]: Access = 149351, Miss = 7444, Miss_rate = 0.050, Pending_hits = 1154, Reservation_fails = 11
L2_cache_bank[7]: Access = 148038, Miss = 7309, Miss_rate = 0.049, Pending_hits = 1137, Reservation_fails = 12
L2_cache_bank[8]: Access = 148602, Miss = 7374, Miss_rate = 0.050, Pending_hits = 1232, Reservation_fails = 15
L2_cache_bank[9]: Access = 148850, Miss = 7363, Miss_rate = 0.049, Pending_hits = 1197, Reservation_fails = 6
L2_cache_bank[10]: Access = 148576, Miss = 7409, Miss_rate = 0.050, Pending_hits = 1172, Reservation_fails = 7
L2_cache_bank[11]: Access = 148852, Miss = 7366, Miss_rate = 0.049, Pending_hits = 1195, Reservation_fails = 4
L2_cache_bank[12]: Access = 148563, Miss = 7495, Miss_rate = 0.050, Pending_hits = 1185, Reservation_fails = 14
L2_cache_bank[13]: Access = 149723, Miss = 7539, Miss_rate = 0.050, Pending_hits = 1203, Reservation_fails = 8
L2_cache_bank[14]: Access = 148753, Miss = 7429, Miss_rate = 0.050, Pending_hits = 1140, Reservation_fails = 6
L2_cache_bank[15]: Access = 148540, Miss = 7407, Miss_rate = 0.050, Pending_hits = 1146, Reservation_fails = 11
L2_cache_bank[16]: Access = 169949, Miss = 7466, Miss_rate = 0.044, Pending_hits = 1337, Reservation_fails = 17
L2_cache_bank[17]: Access = 148545, Miss = 7337, Miss_rate = 0.049, Pending_hits = 1163, Reservation_fails = 9
L2_cache_bank[18]: Access = 147151, Miss = 7332, Miss_rate = 0.050, Pending_hits = 1168, Reservation_fails = 8
L2_cache_bank[19]: Access = 147135, Miss = 7316, Miss_rate = 0.050, Pending_hits = 1144, Reservation_fails = 13
L2_cache_bank[20]: Access = 147085, Miss = 7281, Miss_rate = 0.050, Pending_hits = 1156, Reservation_fails = 8
L2_cache_bank[21]: Access = 148069, Miss = 7341, Miss_rate = 0.050, Pending_hits = 1145, Reservation_fails = 6
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 162364
L2_total_cache_miss_rate = 0.0494
L2_total_cache_pending_hits = 25887
L2_total_cache_reservation_fails = 209
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2094088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1001965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 33204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 209
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.7225
	minimum = 6
	maximum = 2072
Network latency average = 38.8389
	minimum = 6
	maximum = 1358
Slowest packet = 4158987
Flit latency average = 31.2962
	minimum = 6
	maximum = 1358
Slowest flit = 7023164
Fragmentation average = 0.0754717
	minimum = 0
	maximum = 752
Injected packet rate average = 0.0612968
	minimum = 0.0515431 (at node 17)
	maximum = 0.0701411 (at node 45)
Accepted packet rate average = 0.0612968
	minimum = 0.0515431 (at node 17)
	maximum = 0.0701411 (at node 45)
Injected flit rate average = 0.10936
	minimum = 0.0674899 (at node 17)
	maximum = 0.159194 (at node 45)
Accepted flit rate average= 0.10936
	minimum = 0.0901095 (at node 46)
	maximum = 0.131578 (at node 10)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9212 (15 samples)
	minimum = 6 (15 samples)
	maximum = 450.133 (15 samples)
Network latency average = 19.3765 (15 samples)
	minimum = 6 (15 samples)
	maximum = 319.4 (15 samples)
Flit latency average = 19.8631 (15 samples)
	minimum = 6 (15 samples)
	maximum = 318.667 (15 samples)
Fragmentation average = 0.00856866 (15 samples)
	minimum = 0 (15 samples)
	maximum = 103.467 (15 samples)
Injected packet rate average = 0.0272751 (15 samples)
	minimum = 0.0224246 (15 samples)
	maximum = 0.0833271 (15 samples)
Accepted packet rate average = 0.0272751 (15 samples)
	minimum = 0.0224246 (15 samples)
	maximum = 0.0833271 (15 samples)
Injected flit rate average = 0.0424587 (15 samples)
	minimum = 0.0286143 (15 samples)
	maximum = 0.10666 (15 samples)
Accepted flit rate average = 0.0424587 (15 samples)
	minimum = 0.0315377 (15 samples)
	maximum = 0.155204 (15 samples)
Injected packet size average = 1.55668 (15 samples)
Accepted packet size average = 1.55668 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 13 sec (5413 sec)
gpgpu_simulation_rate = 16607 (inst/sec)
gpgpu_simulation_rate = 1400 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 22471
gpu_sim_insn = 5617924
gpu_ipc =     250.0077
gpu_tot_sim_cycle = 7826860
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      12.2032
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2189638
gpu_stall_icnt2sh    = 7200521
partiton_reqs_in_parallel = 494237
partiton_reqs_in_parallel_total    = 90473365
partiton_level_parallism =      21.9944
partiton_level_parallism_total  =      11.6225
partiton_reqs_in_parallel_util = 494237
partiton_reqs_in_parallel_util_total    = 90473365
gpu_sim_cycle_parition_util = 22471
gpu_tot_sim_cycle_parition_util    = 4210967
partiton_level_parallism_util =      21.9944
partiton_level_parallism_util_total  =      21.4879
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     172.3288 GB/Sec
L2_BW_total  =      40.2685 GB/Sec
gpu_total_sim_rate=17435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5500, 5077, 4978, 5756, 5369, 5066, 5645, 5131, 5270, 5413, 4550, 5656, 5449, 5065, 4953, 5363, 4757, 4285, 4352, 3935, 3944, 4228, 4514, 4276, 4434, 4149, 3938, 4204, 4311, 4642, 4148, 4376, 4293, 3915, 4773, 4109, 4432, 4821, 4604, 4503, 4184, 4612, 4708, 4912, 4538, 4425, 4128, 4725, 4413, 4168, 4622, 3957, 4596, 4065, 4185, 4661, 4227, 4583, 3804, 3835, 4268, 4291, 4131, 3665, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 10459310
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10390403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 64021
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14208685	W0_Idle:131753969	W0_Scoreboard:78780552	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 831 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 7826859 
mrq_lat_table:129087 	3264 	3943 	27420 	15441 	8349 	10447 	14651 	15628 	6563 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2549173 	681900 	26424 	16116 	5030 	3417 	8678 	14775 	13986 	1128 	4405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	503505 	142481 	1173989 	656672 	360952 	392470 	34971 	6004 	4709 	3297 	3435 	8623 	14826 	13759 	1103 	4397 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	551221 	583572 	1032580 	84696 	2576 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1054918 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1622 	339 	191 	99 	17 	14 	30 	29 	20 	16 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        42        40        31        35        16        16        16        16        51        30        55        74        45        45        44        46 
dram[1]:        43        24        18        16        16        16        17        16        29        29        71        72        44        45        29        47 
dram[2]:        37        39        16        27        16        16        16        16        50        50        45        41        36        46        36        24 
dram[3]:        43        35        16        21        17        16        16        16        50        50        22        73        38        45        45        24 
dram[4]:        43        38        22        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        28        49        25        16        16        16        16        16        50        29        42        50        42        47        36        45 
dram[6]:        32        26        16        23        16        16        17        16        29        50        43        61        45        41        43        43 
dram[7]:        38        47        19        16        16        16        16        16        50        50        36        42        23        45        35        44 
dram[8]:        42        42        20        16        15        16        17        16        50        50        40        69        93        40        37        40 
dram[9]:        28        25        19        33        16        16        16        16        55        26        62        35        36        44        30        37 
dram[10]:        34        32        29        21        17        16        16        16        33        58        22        50        44        45        46        45 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    221528    219113    468563    219139    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219779    219372    218244    219495    246719    496733    216385    218259    222155    746041 
dram[2]:    428347    222773    260748    336633    218715    221466    266664    219125    219229    275627    221554    219339    220799    466819    485654    747175 
dram[3]:    264056    253879    227305    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    218343    306908    351486    301586    222032    219410    219686    293141    349571    219114    289887    446124    381675    214193    252585    223131 
dram[5]:    237690    218449    376647    458191    358050    336072    222033    387904    402845    267494    254189    221166    217725    265856    471366    259699 
dram[6]:    223163    307636    308929    225331    268224    329934    301590    233602    254644    387833    219611    251938    421221    363717    216350    289203 
dram[7]:    477618    220592    227226    219526    220837    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    221187    253593    224428    254230    221283    267354    220611    242828    219086    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    219088    223328    254008    335491    471074    291452    217270    516484    496384    222839    503333    217978    496868    493711    220925 
dram[10]:    443420    221738    249074    222505    416755    218464    246211    289556    276797    290418    220793    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.146832  2.165329  2.192378  2.162587  2.112211  2.107261  2.026446  2.011513  2.197880  2.248240  2.376200  2.335078  2.275188  2.360305  2.074483  2.248915 
dram[1]:  2.161742  2.077744  2.170139  2.215328  2.153285  2.126984  2.026455  2.034865  2.242685  2.271777  2.349624  2.447842  2.336149  2.287736  2.191367  2.193362 
dram[2]:  2.102644  2.104524  2.184307  2.228007  2.102649  2.164474  2.001661  2.000000  2.288496  2.364991  2.320370  2.435018  2.347899  2.282089  2.294686  2.271917 
dram[3]:  2.132193  2.218150  2.197552  2.120661  2.160900  2.183709  1.975689  2.067657  2.287695  2.198198  2.467391  2.413479  2.250000  2.360190  2.295133  2.218703 
dram[4]:  2.198113  2.155200  2.207547  2.227504  2.215278  2.177193  2.077899  2.135274  2.288809  2.241379  2.355009  2.444030  2.346278  2.256569  2.173913  2.227340 
dram[5]:  2.118797  2.129688  2.109029  2.218150  2.230357  2.101868  2.081940  2.067434  2.274576  2.244860  2.392265  2.459259  2.332817  2.225948  2.326087  2.351097 
dram[6]:  2.195385  2.183121  2.169408  2.256944  2.091993  2.157167  2.090461  2.122029  2.207770  2.241963  2.328283  2.365385  2.237049  2.282675  2.227205  2.197387 
dram[7]:  2.089314  2.222405  2.152684  2.163793  2.175468  2.174062  2.022472  2.035235  2.241667  2.218803  2.323792  2.376936  2.262400  2.331298  2.227994  2.125000 
dram[8]:  2.134281  2.253682  2.173623  2.236890  2.088525  2.105528  2.047697  2.102431  2.264706  2.228980  2.376491  2.444238  2.648567  2.328990  2.299843  2.188707 
dram[9]:  2.168831  2.211974  2.172117  2.164486  2.233209  2.171329  2.156522  2.014469  2.255435  2.185550  2.333333  2.375000  2.333853  2.407108  2.222727  2.204444 
dram[10]:  2.182708  2.137879  2.149201  2.351711  2.171123  2.176367  2.046205  2.126930  2.213922  2.241319  2.514620  2.417154  2.221529  2.245696  2.282408  2.219549 
average row locality = 235005/106012 = 2.216777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       971       954       889       913       900       924       884       881       862       884       860       893      1026      1046      1014      1046 
dram[1]:       979       980       900       891       877       881       847       903       899       887       870       915       951       988      1035      1036 
dram[2]:       974       953       882       911       915       936       877       897       881       879       873       915       964      1030       991      1037 
dram[3]:       982       929       924       918       917       900       880       886       895       853       918       899      1019      1006       999      1008 
dram[4]:       989       952       924       950       910       910       845       883       868       857       908       891       994       986      1026      1024 
dram[5]:       990       958       904       919       899       890       894       894       907       838       881       898      1005      1024      1020      1035 
dram[6]:      1014       992       944       930       881       889       918       942       894       891       937       925       982      1019      1015      1041 
dram[7]:       933       958       936       907       922       923       894       876       904       895       891       918       990      1016      1049      1004 
dram[8]:       970       979       932       919       909       895       881       886       902       866       930       886      1018       990      1015      1006 
dram[9]:       962       972       904       850       878       908       899       903       843       893       903       861      1016      1006      1018      1014 
dram[10]:       963       991       888       913       888       889       895       899       877       891       882       850       976       986      1003      1013 
total reads: 164355
bank skew: 1049/838 = 1.25
chip skew: 15214/14804 = 1.03
number of total write accesses:
dram[0]:       418       395       319       324       380       353       342       342       382       393       378       445       487       500       490       508 
dram[1]:       411       383       350       323       303       325       302       381       404       417       380       446       432       467       488       484 
dram[2]:       378       396       315       330       355       380       328       331       412       391       380       434       433       499       434       492 
dram[3]:       389       342       333       365       332       360       339       367       425       367       444       426       493       488       463       463 
dram[4]:       409       395       363       362       366       331       302       364       400       378       432       419       456       474       474       475 
dram[5]:       419       405       334       352       350       348       351       363       435       363       418       430       502       503       478       465 
dram[6]:       413       379       375       370       347       360       353       397       413       434       446       428       443       483       475       473 
dram[7]:       377       391       347       348       355       351       366       337       441       403       408       463       424       511       495       458 
dram[8]:       381       398       370       318       365       362       364       325       407       380       465       429       738       440       450       467 
dram[9]:       374       395       358       308       319       334       341       350       402       438       413       393       480       484       449       474 
dram[10]:       375       420       322       324       330       345       345       341       427       400       408       390       448       449       476       463 
total reads: 70650
bank skew: 738/302 = 2.44
chip skew: 6659/6263 = 1.06
average mf latency per bank:
dram[0]:      11688     10897     10872     11196     11626     12331     14019     14141     11286     12303     12762     11158     11235     10160     11921     12289
dram[1]:      11328     11772     10043     10531     12462     12442     14139     13098     11595     11230     13214     11601     11347     11131     11666     11965
dram[2]:      11965     10524     11139     10508     11908     10616     14898     14677     11198     11959     11999     12291     10736     10373     13260     12586
dram[3]:      11692     11543     11581      9956     12310     12774     12488     13184     11498     11944     11866     11797      9971     10769     12325     12795
dram[4]:      10768     11699     10314     10256     12616     13126     13805     12635     12626     12088     12264     12756      9807     10750     12716     12727
dram[5]:      10540     10978     10361      9742     11459     11566     13059     13478     11684     11489     10772     12565      9944     10293     12568     12630
dram[6]:      10820     12352     10545     10271     12415     12248     13793     14550     12755     10722     10902     12408     10667     10588     11745     11685
dram[7]:      11611     11020     10683     10076     12258     12101     12299     13822     11011     11138     12166     10667     10963     10437     11922     11399
dram[8]:      11635     11023      9468     10401     11503     12354     12851     14565     11381     13048     11463     12219     12977     11566     12655     11555
dram[9]:      11044     11443     10221     10679     12802     12315     12915     13166     12342     12005     11193     11672     11251     10348     12621     11662
dram[10]:      12045     10964     11838     12144     12712     11904     13285     14274     10712     12091     12391     11437     10500      9589     12095     12140
maximum mf latency per bank:
dram[0]:     230680    224162    164708    197756    260535    260520    260341    260327    260277    260282    225360    224740    224767    224587    224508    224368
dram[1]:     224206    224119    197695    197808    260249    260154    260332    260342    260220    260223    248804    225171    224752    224637    224389    224396
dram[2]:     224138    224113    218705    197785    260141    260025    260409    260929    260231    260241    225202    225397    224622    224481    224429    230279
dram[3]:     257915    224234    218739    218724    260437    260424    260741    260772    260195    260375    225396    225259    224445    224706    224432    224439
dram[4]:     224117    224086    240381    197755    260274    260464    260502    260810    260396    260276    225369    225287    224708    224691    224431    224491
dram[5]:     223333    223741    164609    218740    260436    260448    260602    260917    260405    260374    224641    225300    224505    224640    224459    223809
dram[6]:     224236    224228    218793    218700    260590    260261    260603    260662    260240    260464    225210    225376    224697    224566    224308    224295
dram[7]:     224127    224186    218611    164714    260069    260084    260088    260867    260227    260107    225351    248157    224571    224807    224452    257910
dram[8]:     224220    224260    197723    164732    260105    260077    260873    260338    260277    260233    225200    225429    224845    224805    248288    224494
dram[9]:     224132    224043    218766    164727    260033    260087    260201    260342    225674    260140    225253    225412    224710    224815    224448    224129
dram[10]:     224102    224184    197809    258751    260247    260584    260337    260365    260225    260131    225227    225431    224763    224694    224566    224454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7768503 n_act=9783 n_pre=9767 n_req=21403 n_rd=59788 n_write=14836 bw_util=0.01898
n_activity=366414 dram_eff=0.4073
bk0: 3884a 7803070i bk1: 3816a 7804903i bk2: 3556a 7807740i bk3: 3652a 7805577i bk4: 3600a 7803055i bk5: 3696a 7803236i bk6: 3536a 7806933i bk7: 3524a 7806922i bk8: 3448a 7807773i bk9: 3536a 7808075i bk10: 3440a 7807059i bk11: 3572a 7803759i bk12: 4104a 7800866i bk13: 4184a 7796554i bk14: 4056a 7798227i bk15: 4184a 7798256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7769724 n_act=9595 n_pre=9579 n_req=21135 n_rd=59356 n_write=14423 bw_util=0.01877
n_activity=363324 dram_eff=0.4061
bk0: 3916a 7801120i bk1: 3920a 7803366i bk2: 3600a 7807053i bk3: 3564a 7805399i bk4: 3508a 7807125i bk5: 3524a 7807368i bk6: 3388a 7809261i bk7: 3612a 7804298i bk8: 3596a 7805181i bk9: 3548a 7804929i bk10: 3480a 7807569i bk11: 3660a 7801869i bk12: 3804a 7801878i bk13: 3952a 7797440i bk14: 4140a 7800034i bk15: 4144a 7799368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7769534 n_act=9572 n_pre=9556 n_req=21203 n_rd=59660 n_write=14355 bw_util=0.01883
n_activity=362190 dram_eff=0.4087
bk0: 3896a 7801804i bk1: 3812a 7802992i bk2: 3528a 7806532i bk3: 3644a 7805694i bk4: 3660a 7802640i bk5: 3744a 7801749i bk6: 3508a 7808209i bk7: 3588a 7806149i bk8: 3524a 7805007i bk9: 3516a 7805624i bk10: 3492a 7806933i bk11: 3660a 7804375i bk12: 3856a 7800462i bk13: 4120a 7795898i bk14: 3964a 7804377i bk15: 4148a 7796330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7769094 n_act=9609 n_pre=9593 n_req=21329 n_rd=59732 n_write=14649 bw_util=0.01892
n_activity=361722 dram_eff=0.4113
bk0: 3928a 7803485i bk1: 3716a 7807514i bk2: 3696a 7804812i bk3: 3672a 7802404i bk4: 3668a 7801381i bk5: 3600a 7801492i bk6: 3520a 7804938i bk7: 3544a 7802604i bk8: 3580a 7802730i bk9: 3412a 7805473i bk10: 3672a 7802532i bk11: 3596a 7801671i bk12: 4076a 7795957i bk13: 4024a 7797157i bk14: 3996a 7799314i bk15: 4032a 7798889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7769275 n_act=9553 n_pre=9537 n_req=21317 n_rd=59668 n_write=14644 bw_util=0.0189
n_activity=363268 dram_eff=0.4091
bk0: 3956a 7802820i bk1: 3808a 7804684i bk2: 3696a 7805612i bk3: 3800a 7803277i bk4: 3640a 7799786i bk5: 3640a 7802652i bk6: 3380a 7806188i bk7: 3532a 7804027i bk8: 3472a 7805689i bk9: 3428a 7803784i bk10: 3632a 7804087i bk11: 3564a 7805848i bk12: 3976a 7799053i bk13: 3944a 7799434i bk14: 4104a 7798426i bk15: 4096a 7799310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.329098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7768696 n_act=9642 n_pre=9626 n_req=21472 n_rd=59824 n_write=14889 bw_util=0.019
n_activity=368202 dram_eff=0.4058
bk0: 3960a 7802169i bk1: 3832a 7803580i bk2: 3616a 7807566i bk3: 3676a 7804137i bk4: 3596a 7803710i bk5: 3560a 7802573i bk6: 3576a 7806243i bk7: 3576a 7802041i bk8: 3628a 7802921i bk9: 3352a 7806334i bk10: 3524a 7804527i bk11: 3592a 7803447i bk12: 4020a 7798551i bk13: 4096a 7796477i bk14: 4080a 7799338i bk15: 4140a 7798724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7766918 n_act=9869 n_pre=9853 n_req=21803 n_rd=60856 n_write=15181 bw_util=0.01934
n_activity=370402 dram_eff=0.4106
bk0: 4056a 7800112i bk1: 3968a 7798986i bk2: 3776a 7802066i bk3: 3720a 7800841i bk4: 3524a 7802051i bk5: 3556a 7798636i bk6: 3672a 7801733i bk7: 3768a 7797994i bk8: 3576a 7801119i bk9: 3564a 7801950i bk10: 3748a 7801656i bk11: 3700a 7800469i bk12: 3928a 7801588i bk13: 4076a 7797459i bk14: 4060a 7795992i bk15: 4164a 7796002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.344322
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7768112 n_act=9788 n_pre=9772 n_req=21491 n_rd=60064 n_write=14941 bw_util=0.01908
n_activity=366839 dram_eff=0.4089
bk0: 3732a 7804266i bk1: 3832a 7803607i bk2: 3744a 7802007i bk3: 3628a 7805767i bk4: 3688a 7801593i bk5: 3692a 7802646i bk6: 3576a 7803591i bk7: 3504a 7808839i bk8: 3616a 7801657i bk9: 3580a 7804248i bk10: 3564a 7805429i bk11: 3672a 7802018i bk12: 3960a 7798539i bk13: 4064a 7795234i bk14: 4196a 7798625i bk15: 4016a 7801338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.320144
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7768492 n_act=9636 n_pre=9620 n_req=21643 n_rd=59936 n_write=14993 bw_util=0.01906
n_activity=365649 dram_eff=0.4098
bk0: 3880a 7800658i bk1: 3916a 7801243i bk2: 3728a 7801841i bk3: 3676a 7805521i bk4: 3636a 7803693i bk5: 3580a 7800346i bk6: 3524a 7802454i bk7: 3544a 7804522i bk8: 3608a 7802441i bk9: 3464a 7801721i bk10: 3720a 7800125i bk11: 3544a 7803591i bk12: 4072a 7796854i bk13: 3960a 7797886i bk14: 4060a 7799312i bk15: 4024a 7797489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331033
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7769961 n_act=9503 n_pre=9487 n_req=21142 n_rd=59320 n_write=14406 bw_util=0.01875
n_activity=359918 dram_eff=0.4097
bk0: 3848a 7803490i bk1: 3888a 7803949i bk2: 3616a 7804110i bk3: 3400a 7812242i bk4: 3512a 7804631i bk5: 3632a 7803557i bk6: 3596a 7806857i bk7: 3612a 7803731i bk8: 3372a 7803469i bk9: 3572a 7799880i bk10: 3612a 7803384i bk11: 3444a 7805491i bk12: 4064a 7798432i bk13: 4024a 7796883i bk14: 4072a 7801170i bk15: 4056a 7797860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315835
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7862677 n_nop=7770233 n_act=9463 n_pre=9447 n_req=21067 n_rd=59216 n_write=14318 bw_util=0.0187
n_activity=358800 dram_eff=0.4099
bk0: 3852a 7802753i bk1: 3964a 7800200i bk2: 3552a 7807757i bk3: 3652a 7805675i bk4: 3552a 7804898i bk5: 3556a 7807031i bk6: 3580a 7808189i bk7: 3596a 7803912i bk8: 3508a 7801517i bk9: 3564a 7804175i bk10: 3528a 7803205i bk11: 3400a 7804969i bk12: 3904a 7800910i bk13: 3944a 7796869i bk14: 4012a 7803914i bk15: 4052a 7800189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.31841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7406, Miss_rate = 0.050, Pending_hits = 1332, Reservation_fails = 16
L2_cache_bank[1]: Access = 150344, Miss = 7541, Miss_rate = 0.050, Pending_hits = 1315, Reservation_fails = 9
L2_cache_bank[2]: Access = 149311, Miss = 7358, Miss_rate = 0.049, Pending_hits = 1270, Reservation_fails = 11
L2_cache_bank[3]: Access = 149772, Miss = 7481, Miss_rate = 0.050, Pending_hits = 1280, Reservation_fails = 5
L2_cache_bank[4]: Access = 149160, Miss = 7357, Miss_rate = 0.049, Pending_hits = 1264, Reservation_fails = 16
L2_cache_bank[5]: Access = 149918, Miss = 7558, Miss_rate = 0.050, Pending_hits = 1280, Reservation_fails = 16
L2_cache_bank[6]: Access = 150839, Miss = 7534, Miss_rate = 0.050, Pending_hits = 1269, Reservation_fails = 14
L2_cache_bank[7]: Access = 149526, Miss = 7399, Miss_rate = 0.049, Pending_hits = 1260, Reservation_fails = 13
L2_cache_bank[8]: Access = 150090, Miss = 7464, Miss_rate = 0.050, Pending_hits = 1347, Reservation_fails = 24
L2_cache_bank[9]: Access = 150338, Miss = 7453, Miss_rate = 0.050, Pending_hits = 1320, Reservation_fails = 9
L2_cache_bank[10]: Access = 150064, Miss = 7500, Miss_rate = 0.050, Pending_hits = 1288, Reservation_fails = 11
L2_cache_bank[11]: Access = 150340, Miss = 7456, Miss_rate = 0.050, Pending_hits = 1322, Reservation_fails = 5
L2_cache_bank[12]: Access = 150051, Miss = 7585, Miss_rate = 0.051, Pending_hits = 1301, Reservation_fails = 17
L2_cache_bank[13]: Access = 151211, Miss = 7629, Miss_rate = 0.050, Pending_hits = 1320, Reservation_fails = 8
L2_cache_bank[14]: Access = 150240, Miss = 7519, Miss_rate = 0.050, Pending_hits = 1244, Reservation_fails = 6
L2_cache_bank[15]: Access = 150024, Miss = 7497, Miss_rate = 0.050, Pending_hits = 1260, Reservation_fails = 11
L2_cache_bank[16]: Access = 179602, Miss = 7557, Miss_rate = 0.042, Pending_hits = 1521, Reservation_fails = 20
L2_cache_bank[17]: Access = 150021, Miss = 7427, Miss_rate = 0.050, Pending_hits = 1272, Reservation_fails = 12
L2_cache_bank[18]: Access = 148630, Miss = 7423, Miss_rate = 0.050, Pending_hits = 1281, Reservation_fails = 10
L2_cache_bank[19]: Access = 148611, Miss = 7407, Miss_rate = 0.050, Pending_hits = 1263, Reservation_fails = 13
L2_cache_bank[20]: Access = 148569, Miss = 7372, Miss_rate = 0.050, Pending_hits = 1283, Reservation_fails = 11
L2_cache_bank[21]: Access = 149553, Miss = 7432, Miss_rate = 0.050, Pending_hits = 1265, Reservation_fails = 7
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 164355
L2_total_cache_miss_rate = 0.0494
L2_total_cache_pending_hits = 28557
L2_total_cache_reservation_fails = 264
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2102259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1029988
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 264
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.3781
	minimum = 6
	maximum = 728
Network latency average = 43.4397
	minimum = 6
	maximum = 562
Slowest packet = 6571859
Flit latency average = 52.14
	minimum = 6
	maximum = 561
Slowest flit = 11322112
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.036364
	minimum = 0.0302626 (at node 6)
	maximum = 0.214798 (at node 44)
Accepted packet rate average = 0.036364
	minimum = 0.0302626 (at node 6)
	maximum = 0.214798 (at node 44)
Injected flit rate average = 0.0545461
	minimum = 0.0410325 (at node 45)
	maximum = 0.223053 (at node 44)
Accepted flit rate average= 0.0545461
	minimum = 0.0363151 (at node 6)
	maximum = 0.42134 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0123 (16 samples)
	minimum = 6 (16 samples)
	maximum = 467.5 (16 samples)
Network latency average = 20.8805 (16 samples)
	minimum = 6 (16 samples)
	maximum = 334.562 (16 samples)
Flit latency average = 21.8804 (16 samples)
	minimum = 6 (16 samples)
	maximum = 333.812 (16 samples)
Fragmentation average = 0.00803312 (16 samples)
	minimum = 0 (16 samples)
	maximum = 97 (16 samples)
Injected packet rate average = 0.0278432 (16 samples)
	minimum = 0.0229144 (16 samples)
	maximum = 0.091544 (16 samples)
Accepted packet rate average = 0.0278432 (16 samples)
	minimum = 0.0229144 (16 samples)
	maximum = 0.091544 (16 samples)
Injected flit rate average = 0.0432142 (16 samples)
	minimum = 0.0293905 (16 samples)
	maximum = 0.113935 (16 samples)
Accepted flit rate average = 0.0432142 (16 samples)
	minimum = 0.0318363 (16 samples)
	maximum = 0.171837 (16 samples)
Injected packet size average = 1.55206 (16 samples)
Accepted packet size average = 1.55206 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 18 sec (5478 sec)
gpgpu_simulation_rate = 17435 (inst/sec)
gpgpu_simulation_rate = 1428 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 507885
gpu_sim_insn = 15785486
gpu_ipc =      31.0808
gpu_tot_sim_cycle = 8561967
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      12.9991
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3715596
gpu_stall_icnt2sh    = 11264054
partiton_reqs_in_parallel = 9647512
partiton_reqs_in_parallel_total    = 90967602
partiton_level_parallism =      18.9955
partiton_level_parallism_total  =      11.7514
partiton_reqs_in_parallel_util = 9647512
partiton_reqs_in_parallel_util_total    = 90967602
gpu_sim_cycle_parition_util = 500701
gpu_tot_sim_cycle_parition_util    = 4233438
partiton_level_parallism_util =      19.2680
partiton_level_parallism_util_total  =      21.2531
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     223.7112 GB/Sec
L2_BW_total  =      50.0814 GB/Sec
gpu_total_sim_rate=16668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6525, 6107, 5964, 6823, 6453, 6039, 6677, 6285, 6547, 6403, 5661, 6876, 6542, 6237, 5993, 6323, 5806, 5415, 5566, 4980, 4996, 5219, 5489, 5329, 5639, 5244, 5008, 5225, 5434, 5749, 5169, 5377, 5369, 4982, 5782, 5300, 5569, 5928, 5831, 5609, 5280, 5639, 5769, 5928, 5553, 5538, 5202, 5795, 5518, 5269, 5663, 5032, 5751, 5120, 5341, 5726, 5249, 5673, 4912, 4956, 5315, 5293, 5202, 4773, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 14721283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14608617
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 107780
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19036570	W0_Idle:141936452	W0_Scoreboard:90739110	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 893 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 8561503 
mrq_lat_table:190467 	4871 	5620 	38120 	24210 	12479 	15229 	22252 	24645 	9619 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3183230 	1182810 	43294 	27151 	9187 	7181 	20478 	25262 	17510 	2173 	5477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	583066 	159449 	1554864 	986440 	473638 	564309 	98309 	11202 	8718 	6464 	7043 	20586 	25015 	17196 	2146 	5469 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	668296 	897052 	1661575 	146538 	6336 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1098708 	29693 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1705 	500 	304 	153 	18 	15 	34 	31 	22 	18 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        31        35        16        16        16        16        51        50        55        74        45        46        45        46 
dram[1]:        43        43        46        45        16        16        17        16        50        50        71        72        44        48        44        47 
dram[2]:        46        45        43        27        16        16        16        16        50        50        70        70        43        46        36        42 
dram[3]:        43        45        45        45        17        16        16        16        50        50        70        73        42        45        45        27 
dram[4]:        43        38        45        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        44        49        31        46        16        16        16        16        50        50        67        50        43        47        39        45 
dram[6]:        32        42        44        46        16        16        17        16        50        50        73        61        45        48        45        43 
dram[7]:        39        47        44        46        16        16        16        16        50        50        67        68        41        45        35        44 
dram[8]:        42        42        28        42        16        16        17        16        50        50        66        69        93        43        45        40 
dram[9]:        44        44        26        33        16        16        16        16        55        55        62        70        41        44        30        37 
dram[10]:        34        32        29        45        17        16        16        16        55        58        69        50        44        45        46        46 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    221528    219113    468563    219139    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219779    219372    218244    219495    246719    496733    216385    218259    222155    746041 
dram[2]:    428347    222773    260748    336633    218715    221466    266664    219125    219229    275627    221554    219339    220799    466819    485654    747175 
dram[3]:    264056    253879    227305    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    218343    306908    351486    301586    222032    219410    219686    293141    349571    219114    289887    446124    381675    214193    252585    223131 
dram[5]:    237690    218449    376647    458191    358050    336072    222033    387904    402845    267494    254189    221166    217725    265856    471366    259699 
dram[6]:    223163    307636    308929    225331    268224    329934    301590    233602    254644    387833    219611    251938    421221    363717    216350    289203 
dram[7]:    477618    220592    227226    219526    220837    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    221187    253593    224428    254230    221283    267354    220611    242828    219086    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    219088    223328    254008    335491    471074    291452    217270    516484    496384    222839    503333    217978    496868    493711    220925 
dram[10]:    443420    221738    249074    222505    416755    218464    246211    289556    276797    290418    220793    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.091004  2.170543  2.118545  2.092614  2.048936  2.045702  2.011918  2.009793  2.046409  2.051392  2.195266  2.168142  2.149382  2.190570  1.986511  2.090659 
dram[1]:  2.143611  2.023116  2.092971  2.133492  2.071765  2.065338  2.032073  2.006276  2.085526  2.095710  2.180523  2.217680  2.146875  2.155311  2.006261  2.022707 
dram[2]:  2.080253  2.091007  2.055294  2.124418  2.060215  2.098253  1.991342  2.013919  2.137320  2.159812  2.128924  2.219069  2.190628  2.131629  2.113837  2.100554 
dram[3]:  2.063807  2.157534  2.116279  2.045356  2.074561  2.103720  1.976216  2.037433  2.115684  2.090286  2.203540  2.211604  2.105062  2.202041  2.150346  2.068933 
dram[4]:  2.120213  2.118478  2.139748  2.150342  2.099237  2.049217  2.041143  2.057860  2.143665  2.094145  2.171806  2.254651  2.132483  2.051185  2.043519  2.097287 
dram[5]:  2.118874  2.073958  2.066592  2.116359  2.124287  2.009709  2.021277  2.042253  2.093220  2.086168  2.194631  2.226351  2.102079  2.083565  2.144380  2.155730 
dram[6]:  2.144191  2.144262  2.122517  2.150794  2.014286  2.032538  2.055496  2.067568  2.053135  2.124318  2.136508  2.166667  2.079381  2.135693  2.054795  2.080374 
dram[7]:  2.073918  2.121665  2.086093  2.109966  2.056989  2.066886  2.008547  2.012061  2.108954  2.062566  2.125000  2.161530  2.096903  2.137931  2.108513  2.002700 
dram[8]:  2.134844  2.200445  2.102018  2.129630  2.021898  2.042175  1.966387  1.998924  2.096320  2.078775  2.205567  2.204955  2.371733  2.128257  2.131115  2.066479 
dram[9]:  2.090225  2.188764  2.116822  2.100000  2.162954  2.075893  2.090705  1.982086  2.077178  2.047022  2.132821  2.147392  2.148622  2.212615  2.085633  2.106628 
dram[10]:  2.089757  2.104712  2.063291  2.212637  2.065629  2.089245  1.991632  2.053039  2.095652  2.139640  2.264846  2.174512  2.090732  2.112537  2.092366  2.079350 
average row locality = 347822/165495 = 2.101707
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1442      1424      1345      1348      1377      1378      1354      1343      1302      1343      1307      1341      1558      1548      1527      1572 
dram[1]:      1467      1465      1355      1336      1325      1356      1311      1367      1336      1324      1305      1375      1446      1496      1555      1558 
dram[2]:      1448      1420      1312      1356      1385      1393      1344      1364      1334      1312      1334      1358      1456      1548      1513      1573 
dram[3]:      1452      1398      1359      1375      1389      1353      1340      1358      1323      1305      1374      1346      1524      1491      1517      1527 
dram[4]:      1457      1420      1366      1399      1385      1359      1312      1354      1321      1298      1361      1345      1517      1493      1543      1551 
dram[5]:      1464      1436      1354      1362      1358      1353      1369      1360      1357      1292      1345      1354      1513      1535      1538      1549 
dram[6]:      1501      1452      1403      1382      1336      1349      1381      1410      1346      1346      1393      1379      1496      1517      1553      1560 
dram[7]:      1425      1447      1395      1356      1395      1380      1350      1342      1345      1350      1343      1377      1490      1497      1563      1540 
dram[8]:      1453      1442      1376      1376      1385      1342      1346      1353      1355      1329      1398      1348      1527      1495      1535      1528 
dram[9]:      1435      1425      1340      1292      1353      1368      1365      1364      1297      1343      1351      1320      1517      1505      1545      1530 
dram[10]:      1451      1454      1333      1359      1356      1337      1375      1361      1333      1333      1334      1317      1486      1496      1537      1529 
total reads: 247515
bank skew: 1573/1292 = 1.22
chip skew: 22804/22350 = 1.02
number of total write accesses:
dram[0]:       557       536       460       437       549       502       503       504       550       573       548       619       701       682       682       711 
dram[1]:       563       548       491       454       436       509       463       551       566       581       531       632       615       655       688       669 
dram[2]:       522       533       435       471       531       529       496       517       596       526       565       597       601       703       641       704 
dram[3]:       521       492       461       519       503       513       488       547       579       524       618       598       680       667       657       664 
dram[4]:       536       529       502       489       540       473       474       531       574       526       611       594       656       671       664       691 
dram[5]:       568       555       477       475       505       510       531       525       619       548       617       623       711       709       675       652 
dram[6]:       566       510       520       515       497       525       545       579       586       602       626       597       652       655       697       666 
dram[7]:       539       541       495       486       518       505       530       493       610       595       595       657       609       673       691       685 
dram[8]:       526       534       499       464       554       498       526       504       582       571       662       610       923       629       643       679 
dram[9]:       511       523       472       430       492       492       502       517       587       616       592       574       666       670       647       663 
dram[10]:       528       556       460       462       501       489       529       497       595       567       573       577       657       644       683       646 
total reads: 100307
bank skew: 923/430 = 2.15
chip skew: 9404/8952 = 1.05
average mf latency per bank:
dram[0]:      11599     11114     12356     12257     12667     13511     14277     14116     11589     11766     11910     10680      9714      9298     10221     10374
dram[1]:      11434     11462     11958     12263     13600     13093     14261     13456     11872     11459     12461     10993      9874      9801     10032     10250
dram[2]:      11898     11116     12754     11961     13028     12171     14515     14450     11308     12165     11175     11816      9745      9183     10909     10713
dram[3]:      11936     11526     12940     11409     13220     13758     13309     13479     11620     11856     11223     11233      9143      9848     10527     10802
dram[4]:      11093     11727     11896     12202     13064     13638     13750     13417     12332     11919     11565     11843      8913      9574     10881     10729
dram[5]:      10831     11265     11961     11798     12950     13005     13503     13757     11466     11398     10253     11576      8997      9310     10724     10850
dram[6]:      11078     12177     12010     11884     13273     13233     13957     14448     12274     11046     10530     11621      9446      9628      9881     10097
dram[7]:      11518     11195     12251     12163     13075     12966     12982     14043     11197     11320     11365     10366      9764      9561     10355      9737
dram[8]:      11618     11209     11439     12025     12365     13467     13429     14427     11414     12376     10679     11444     11440     10131     10725      9893
dram[9]:      11239     11717     12078     12494     13354     13161     13394     13350     12010     11882     10966     10985      9929      9418     10770     10107
dram[10]:      11800     11217     13171     13262     13368     13349     13451     14316     10792     11843     11706     10834      9318      8687     10300     10448
maximum mf latency per bank:
dram[0]:     230680    224162    209819    209792    260535    260520    260341    260327    260277    260282    225360    224740    224767    224587    224508    224368
dram[1]:     224206    224119    209873    209799    260249    260154    260332    260342    260220    260223    248804    225171    224752    224637    224389    224396
dram[2]:     224138    224113    218705    209860    260141    260025    260409    260929    260231    260241    225202    225397    224622    224481    224429    230279
dram[3]:     257915    224234    218739    218724    260437    260424    260741    260772    260195    260375    225396    225259    224445    224706    224432    224439
dram[4]:     224117    224086    240381    209837    260274    260464    260502    260810    260396    260276    225369    225287    224708    224691    224431    224491
dram[5]:     223333    223741    209857    218740    260436    260448    260602    260917    260405    260374    224641    225300    224505    224640    224459    223809
dram[6]:     224236    224228    218793    218700    260590    260261    260603    260662    260240    260464    225210    225376    224697    224566    224308    224295
dram[7]:     224127    224186    218611    209947    260069    260084    260088    260867    260227    260107    225351    248157    224571    224807    224452    257910
dram[8]:     224220    224260    209924    209977    260105    260077    260873    260338    260277    260233    225200    225429    224845    224805    248288    224494
dram[9]:     224132    224043    218766    209941    260033    260087    260201    260342    225674    260140    225253    225412    224710    224815    224448    224129
dram[10]:     224102    224184    209924    258751    260247    260584    260337    260365    260225    260131    225227    225431    224763    224694    224566    224454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8663215 n_act=15127 n_pre=15111 n_req=31623 n_rd=90036 n_write=22255 bw_util=0.0255
n_activity=536419 dram_eff=0.4187
bk0: 5768a 8716477i bk1: 5696a 8718952i bk2: 5380a 8718719i bk3: 5392a 8717699i bk4: 5508a 8714980i bk5: 5512a 8716557i bk6: 5416a 8721303i bk7: 5372a 8721062i bk8: 5208a 8719558i bk9: 5372a 8717565i bk10: 5228a 8719168i bk11: 5364a 8715631i bk12: 6232a 8705755i bk13: 6192a 8706762i bk14: 6108a 8704591i bk15: 6288a 8705171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.427103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8664375 n_act=14990 n_pre=14974 n_req=31329 n_rd=89508 n_write=21897 bw_util=0.0253
n_activity=532284 dram_eff=0.4186
bk0: 5868a 8711977i bk1: 5860a 8713834i bk2: 5420a 8719130i bk3: 5344a 8717846i bk4: 5300a 8720045i bk5: 5424a 8717434i bk6: 5244a 8722292i bk7: 5468a 8719215i bk8: 5344a 8716239i bk9: 5296a 8716067i bk10: 5220a 8720082i bk11: 5500a 8712141i bk12: 5784a 8712249i bk13: 5984a 8706888i bk14: 6220a 8708890i bk15: 6232a 8707363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42115
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8664298 n_act=14920 n_pre=14904 n_req=31417 n_rd=89800 n_write=21822 bw_util=0.02535
n_activity=533265 dram_eff=0.4186
bk0: 5792a 8714540i bk1: 5680a 8714661i bk2: 5248a 8720450i bk3: 5424a 8717105i bk4: 5540a 8714836i bk5: 5572a 8715396i bk6: 5376a 8721289i bk7: 5456a 8720115i bk8: 5336a 8717595i bk9: 5248a 8719422i bk10: 5336a 8715925i bk11: 5432a 8716066i bk12: 5824a 8710088i bk13: 6192a 8704016i bk14: 6052a 8711669i bk15: 6292a 8702841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8664144 n_act=14931 n_pre=14915 n_req=31462 n_rd=89724 n_write=22030 bw_util=0.02538
n_activity=532977 dram_eff=0.4194
bk0: 5808a 8716748i bk1: 5592a 8721829i bk2: 5436a 8717475i bk3: 5500a 8711965i bk4: 5556a 8712995i bk5: 5412a 8713232i bk6: 5360a 8718598i bk7: 5432a 8714552i bk8: 5292a 8715738i bk9: 5220a 8719440i bk10: 5496a 8712993i bk11: 5384a 8711998i bk12: 6096a 8704565i bk13: 5964a 8707107i bk14: 6068a 8707322i bk15: 6108a 8706697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.44025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8663828 n_act=14959 n_pre=14943 n_req=31542 n_rd=89924 n_write=22090 bw_util=0.02544
n_activity=534930 dram_eff=0.4188
bk0: 5828a 8717602i bk1: 5680a 8718710i bk2: 5464a 8719866i bk3: 5596a 8717811i bk4: 5540a 8711599i bk5: 5436a 8715028i bk6: 5248a 8719463i bk7: 5416a 8717071i bk8: 5284a 8719147i bk9: 5192a 8715983i bk10: 5444a 8716030i bk11: 5380a 8717933i bk12: 6068a 8707181i bk13: 5972a 8707407i bk14: 6172a 8707485i bk15: 6204a 8706193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8662649 n_act=15136 n_pre=15120 n_req=31839 n_rd=90156 n_write=22683 bw_util=0.02563
n_activity=540010 dram_eff=0.4179
bk0: 5856a 8715258i bk1: 5744a 8715071i bk2: 5416a 8720721i bk3: 5448a 8718512i bk4: 5432a 8714967i bk5: 5412a 8714424i bk6: 5476a 8719371i bk7: 5440a 8714050i bk8: 5428a 8713087i bk9: 5168a 8717186i bk10: 5380a 8715341i bk11: 5416a 8712628i bk12: 6052a 8706254i bk13: 6140a 8703890i bk14: 6152a 8707282i bk15: 6196a 8706911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.434424
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8661110 n_act=15328 n_pre=15312 n_req=32142 n_rd=91216 n_write=22778 bw_util=0.02589
n_activity=542980 dram_eff=0.4199
bk0: 6004a 8714107i bk1: 5808a 8714030i bk2: 5612a 8717023i bk3: 5528a 8713282i bk4: 5344a 8715404i bk5: 5396a 8710524i bk6: 5524a 8714312i bk7: 5640a 8711706i bk8: 5384a 8713939i bk9: 5384a 8714635i bk10: 5572a 8712587i bk11: 5516a 8711928i bk12: 5984a 8711222i bk13: 6068a 8706382i bk14: 6212a 8702570i bk15: 6240a 8704552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.447832
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8662258 n_act=15272 n_pre=15256 n_req=31817 n_rd=90380 n_write=22578 bw_util=0.02566
n_activity=539008 dram_eff=0.4191
bk0: 5700a 8714419i bk1: 5788a 8714315i bk2: 5580a 8714038i bk3: 5424a 8715737i bk4: 5580a 8709456i bk5: 5520a 8711963i bk6: 5400a 8718177i bk7: 5368a 8720938i bk8: 5380a 8713266i bk9: 5400a 8712715i bk10: 5372a 8714378i bk11: 5508a 8710351i bk12: 5960a 8704819i bk13: 5988a 8705002i bk14: 6252a 8705828i bk15: 6160a 8706406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.443058
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8662610 n_act=15103 n_pre=15087 n_req=31992 n_rd=90352 n_write=22592 bw_util=0.02565
n_activity=535412 dram_eff=0.4219
bk0: 5812a 8714299i bk1: 5768a 8714355i bk2: 5504a 8716468i bk3: 5504a 8716511i bk4: 5540a 8712428i bk5: 5368a 8712165i bk6: 5384a 8715678i bk7: 5412a 8717917i bk8: 5420a 8710109i bk9: 5316a 8711969i bk10: 5592a 8708186i bk11: 5392a 8714391i bk12: 6108a 8704235i bk13: 5980a 8706756i bk14: 6140a 8706295i bk15: 6112a 8703609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.450671
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8664867 n_act=14836 n_pre=14820 n_req=31304 n_rd=89400 n_write=21821 bw_util=0.02526
n_activity=530318 dram_eff=0.4195
bk0: 5740a 8717259i bk1: 5700a 8719021i bk2: 5360a 8717432i bk3: 5168a 8724131i bk4: 5412a 8717226i bk5: 5472a 8716392i bk6: 5460a 8720115i bk7: 5456a 8718012i bk8: 5188a 8715771i bk9: 5372a 8712637i bk10: 5404a 8713269i bk11: 5280a 8716347i bk12: 6068a 8707876i bk13: 6020a 8706305i bk14: 6180a 8709807i bk15: 6120a 8706372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426968
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8805744 n_nop=8664556 n_act=14894 n_pre=14878 n_req=31355 n_rd=89564 n_write=21852 bw_util=0.02531
n_activity=531412 dram_eff=0.4193
bk0: 5804a 8714182i bk1: 5816a 8710910i bk2: 5332a 8718883i bk3: 5436a 8720427i bk4: 5424a 8714694i bk5: 5348a 8718656i bk6: 5500a 8720147i bk7: 5444a 8717836i bk8: 5332a 8712977i bk9: 5332a 8715453i bk10: 5336a 8714671i bk11: 5268a 8713987i bk12: 5944a 8707023i bk13: 5984a 8704684i bk14: 6148a 8709483i bk15: 6116a 8707845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.432307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11212, Miss_rate = 0.055, Pending_hits = 1574, Reservation_fails = 17
L2_cache_bank[1]: Access = 204825, Miss = 11297, Miss_rate = 0.055, Pending_hits = 1531, Reservation_fails = 10
L2_cache_bank[2]: Access = 203921, Miss = 11100, Miss_rate = 0.054, Pending_hits = 1503, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 11277, Miss_rate = 0.055, Pending_hits = 1506, Reservation_fails = 5
L2_cache_bank[4]: Access = 203926, Miss = 11126, Miss_rate = 0.055, Pending_hits = 1489, Reservation_fails = 16
L2_cache_bank[5]: Access = 205028, Miss = 11324, Miss_rate = 0.055, Pending_hits = 1521, Reservation_fails = 16
L2_cache_bank[6]: Access = 205141, Miss = 11278, Miss_rate = 0.055, Pending_hits = 1478, Reservation_fails = 14
L2_cache_bank[7]: Access = 204015, Miss = 11153, Miss_rate = 0.055, Pending_hits = 1466, Reservation_fails = 15
L2_cache_bank[8]: Access = 204756, Miss = 11262, Miss_rate = 0.055, Pending_hits = 1556, Reservation_fails = 25
L2_cache_bank[9]: Access = 204618, Miss = 11219, Miss_rate = 0.055, Pending_hits = 1541, Reservation_fails = 9
L2_cache_bank[10]: Access = 204736, Miss = 11298, Miss_rate = 0.055, Pending_hits = 1516, Reservation_fails = 13
L2_cache_bank[11]: Access = 204819, Miss = 11241, Miss_rate = 0.055, Pending_hits = 1549, Reservation_fails = 6
L2_cache_bank[12]: Access = 204923, Miss = 11409, Miss_rate = 0.056, Pending_hits = 1536, Reservation_fails = 18
L2_cache_bank[13]: Access = 205297, Miss = 11395, Miss_rate = 0.056, Pending_hits = 1542, Reservation_fails = 10
L2_cache_bank[14]: Access = 204654, Miss = 11306, Miss_rate = 0.055, Pending_hits = 1462, Reservation_fails = 9
L2_cache_bank[15]: Access = 205078, Miss = 11289, Miss_rate = 0.055, Pending_hits = 1494, Reservation_fails = 13
L2_cache_bank[16]: Access = 233916, Miss = 11375, Miss_rate = 0.049, Pending_hits = 1767, Reservation_fails = 24
L2_cache_bank[17]: Access = 204248, Miss = 11213, Miss_rate = 0.055, Pending_hits = 1503, Reservation_fails = 16
L2_cache_bank[18]: Access = 203028, Miss = 11203, Miss_rate = 0.055, Pending_hits = 1514, Reservation_fails = 15
L2_cache_bank[19]: Access = 202820, Miss = 11147, Miss_rate = 0.055, Pending_hits = 1467, Reservation_fails = 14
L2_cache_bank[20]: Access = 202456, Miss = 11205, Miss_rate = 0.055, Pending_hits = 1515, Reservation_fails = 11
L2_cache_bank[21]: Access = 203679, Miss = 11186, Miss_rate = 0.055, Pending_hits = 1489, Reservation_fails = 8
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 247515
L2_total_cache_miss_rate = 0.0547
L2_total_cache_pending_hits = 33519
L2_total_cache_reservation_fails = 297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3151330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1091516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 296
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 80.6948
	minimum = 6
	maximum = 1732
Network latency average = 43.2581
	minimum = 6
	maximum = 1457
Slowest packet = 6659772
Flit latency average = 32.5995
	minimum = 6
	maximum = 1457
Slowest flit = 11474499
Fragmentation average = 0.0259869
	minimum = 0
	maximum = 897
Injected packet rate average = 0.0472045
	minimum = 0.0393525 (at node 21)
	maximum = 0.0542545 (at node 33)
Accepted packet rate average = 0.0472045
	minimum = 0.0393525 (at node 21)
	maximum = 0.0542545 (at node 33)
Injected flit rate average = 0.0824205
	minimum = 0.0418373 (at node 21)
	maximum = 0.132006 (at node 33)
Accepted flit rate average= 0.0824205
	minimum = 0.056125 (at node 48)
	maximum = 0.112619 (at node 2)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.7583 (17 samples)
	minimum = 6 (17 samples)
	maximum = 541.882 (17 samples)
Network latency average = 22.1968 (17 samples)
	minimum = 6 (17 samples)
	maximum = 400.588 (17 samples)
Flit latency average = 22.511 (17 samples)
	minimum = 6 (17 samples)
	maximum = 399.882 (17 samples)
Fragmentation average = 0.00908922 (17 samples)
	minimum = 0 (17 samples)
	maximum = 144.059 (17 samples)
Injected packet rate average = 0.0289821 (17 samples)
	minimum = 0.0238814 (17 samples)
	maximum = 0.0893505 (17 samples)
Accepted packet rate average = 0.0289821 (17 samples)
	minimum = 0.0238814 (17 samples)
	maximum = 0.0893505 (17 samples)
Injected flit rate average = 0.0455204 (17 samples)
	minimum = 0.0301226 (17 samples)
	maximum = 0.114998 (17 samples)
Accepted flit rate average = 0.0455204 (17 samples)
	minimum = 0.033265 (17 samples)
	maximum = 0.168354 (17 samples)
Injected packet size average = 1.57064 (17 samples)
Accepted packet size average = 1.57064 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 17 sec (6677 sec)
gpgpu_simulation_rate = 16668 (inst/sec)
gpgpu_simulation_rate = 1282 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10312
gpu_sim_insn = 4532584
gpu_ipc =     439.5446
gpu_tot_sim_cycle = 8794429
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      13.1709
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3715719
gpu_stall_icnt2sh    = 11264275
partiton_reqs_in_parallel = 226741
partiton_reqs_in_parallel_total    = 100615114
partiton_level_parallism =      21.9881
partiton_level_parallism_total  =      11.4666
partiton_reqs_in_parallel_util = 226741
partiton_reqs_in_parallel_util_total    = 100615114
gpu_sim_cycle_parition_util = 10312
gpu_tot_sim_cycle_parition_util    = 4734139
partiton_level_parallism_util =      21.9881
partiton_level_parallism_util_total  =      21.2547
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     270.9966 GB/Sec
L2_BW_total  =      49.0754 GB/Sec
gpu_total_sim_rate=17239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6690, 6272, 6129, 6988, 6588, 6219, 6842, 6420, 6727, 6553, 5841, 7041, 6692, 6387, 6173, 6488, 5920, 5544, 5680, 5094, 5110, 5363, 5633, 5473, 5753, 5373, 5152, 5309, 5563, 5848, 5313, 5506, 5513, 5111, 5926, 5414, 5683, 6027, 5945, 5738, 5409, 5753, 5898, 6042, 5652, 5682, 5316, 5939, 5617, 5398, 5792, 5176, 5865, 5249, 5455, 5870, 5378, 5817, 5026, 5100, 5414, 5407, 5346, 4872, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 14904901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14789531
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 110484
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19332791	W0_Idle:141987413	W0_Scoreboard:90793087	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 888 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 8794428 
mrq_lat_table:194052 	4964 	5868 	38873 	24683 	12730 	15257 	22253 	24645 	9619 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3207080 	1187607 	43598 	27658 	9212 	7181 	20478 	25262 	17510 	2173 	5477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	586905 	160441 	1556220 	992389 	487424 	566897 	98609 	11478 	9112 	6467 	7043 	20586 	25015 	17196 	2146 	5469 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	675524 	897956 	1661614 	146538 	6336 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1098708 	51005 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1722 	504 	304 	153 	18 	15 	34 	31 	22 	18 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        31        35        16        16        16        16        51        50        55        74        45        46        45        46 
dram[1]:        43        43        46        45        16        16        17        16        50        50        71        72        44        48        44        47 
dram[2]:        46        45        43        27        16        16        16        16        50        50        70        70        43        46        36        42 
dram[3]:        43        45        45        45        17        16        16        16        50        50        70        73        42        45        45        39 
dram[4]:        43        38        45        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        44        49        31        46        16        16        16        16        50        50        67        50        43        47        39        45 
dram[6]:        32        42        44        46        16        16        17        16        50        50        73        61        45        48        45        43 
dram[7]:        39        47        44        46        16        16        16        16        50        50        67        68        41        45        35        44 
dram[8]:        42        42        28        42        16        16        17        16        50        50        66        69        93        43        45        40 
dram[9]:        44        44        26        33        16        16        16        16        55        55        62        70        41        44        36        37 
dram[10]:        35        32        29        45        17        16        16        16        55        58        69        50        44        45        46        46 
maximum service time to same row:
dram[0]:    228805    258990    478896    403510    221528    219113    468563    219139    278201    431495    332834    513748    222665    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    219779    219372    218244    219495    246719    496733    216385    218259    222155    746041 
dram[2]:    428347    222773    260748    336633    218715    221466    266664    219125    219229    275627    221554    219339    220799    466819    485654    747175 
dram[3]:    264056    253879    227305    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    218343    306908    351486    301586    222032    219410    219686    293141    349571    219114    289887    446124    381675    214193    252585    223131 
dram[5]:    237690    218449    376647    458191    358050    336072    222033    387904    402845    267494    254189    221166    217725    265856    471366    259699 
dram[6]:    223163    307636    308929    225331    268224    329934    301590    233602    254644    387833    219611    251938    421221    363717    216350    289203 
dram[7]:    477618    220592    227226    219526    220837    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    221187    253593    224428    254230    221283    267354    220611    242828    219086    579987    584718    248614    218951    250109    278163    254178 
dram[9]:    252138    219088    223328    254008    335491    471074    291452    217270    516484    496384    222839    503333    217978    496868    493711    220925 
dram[10]:    443420    221738    249074    222505    416755    218464    246211    289556    276797    290418    220793    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.123958  2.203090  2.144354  2.135514  2.047720  2.048913  2.010823  2.008696  2.063527  2.080128  2.250591  2.215232  2.177862  2.222331  2.016172  2.113843 
dram[1]:  2.182297  2.059118  2.121485  2.165083  2.067916  2.066225  2.028539  2.005219  2.112691  2.119387  2.232586  2.266814  2.185224  2.185444  2.037500  2.049729 
dram[2]:  2.119198  2.127001  2.091549  2.169570  2.057940  2.095860  1.988134  2.013919  2.153846  2.183841  2.168151  2.268100  2.228238  2.158790  2.142439  2.128440 
dram[3]:  2.098019  2.195900  2.152955  2.088457  2.071038  2.104848  1.976242  2.038461  2.142064  2.118316  2.253583  2.262202  2.142040  2.240326  2.180924  2.104618 
dram[4]:  2.153764  2.157438  2.180985  2.186152  2.100327  2.046875  2.038769  2.056707  2.164786  2.112885  2.223439  2.302784  2.166503  2.084121  2.079483  2.132710 
dram[5]:  2.158333  2.105700  2.111738  2.155172  2.122867  2.007535  2.019108  2.043290  2.114979  2.110610  2.245810  2.269058  2.137736  2.116775  2.176812  2.194526 
dram[6]:  2.181159  2.178649  2.157489  2.184181  2.013172  2.032538  2.056443  2.068465  2.076190  2.146739  2.178082  2.219672  2.110145  2.167483  2.082803  2.116605 
dram[7]:  2.109474  2.154091  2.120746  2.147597  2.055854  2.065717  2.008529  2.010953  2.133190  2.087831  2.171585  2.204233  2.132338  2.169774  2.141121  2.030439 
dram[8]:  2.175647  2.232816  2.132961  2.167243  2.020833  2.041020  1.965409  1.997849  2.119741  2.105664  2.250266  2.248036  2.479730  2.165000  2.162927  2.099065 
dram[9]:  2.130901  2.220112  2.152859  2.133495  2.158879  2.075724  2.090705  1.983158  2.106360  2.072841  2.185307  2.204751  2.179061  2.247725  2.117759  2.141627 
dram[10]:  2.123158  2.144351  2.094749  2.248792  2.065556  2.089245  1.993724  2.053039  2.123510  2.171717  2.309327  2.226804  2.124756  2.143559  2.125940  2.110687 
average row locality = 353254/165974 = 2.128370
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1457      1440      1360      1363      1378      1380      1354      1343      1313      1356      1322      1357      1575      1563      1541      1588 
dram[1]:      1483      1481      1369      1349      1327      1359      1313      1369      1347      1337      1325      1392      1462      1514      1573      1573 
dram[2]:      1463      1436      1326      1371      1386      1394      1345      1364      1347      1323      1352      1376      1472      1563      1531      1592 
dram[3]:      1468      1414      1373      1390      1390      1354      1342      1361      1333      1318      1391      1364      1545      1509      1536      1546 
dram[4]:      1473      1436      1380      1413      1386      1360      1313      1354      1332      1309      1381      1362      1534      1512      1560      1567 
dram[5]:      1480      1452      1370      1377      1360      1354      1370      1362      1369      1303      1360      1373      1533      1552      1555      1568 
dram[6]:      1516      1468      1417      1396      1337      1349      1385      1414      1359      1357      1412      1399      1512      1536      1570      1578 
dram[7]:      1441      1463      1410      1370      1396      1381      1352      1343      1358      1362      1361      1394      1509      1514      1579      1557 
dram[8]:      1469      1458      1390      1390      1385      1343      1348      1353      1366      1342      1415      1365      1545      1513      1551      1545 
dram[9]:      1451      1441      1355      1306      1355      1371      1365      1366      1310      1355      1367      1340      1536      1524      1562      1547 
dram[10]:      1467      1470      1348      1375      1357      1337      1377      1361      1346      1346      1350      1333      1502      1514      1555      1546 
total reads: 249656
bank skew: 1592/1303 = 1.22
chip skew: 23005/22551 = 1.02
number of total write accesses:
dram[0]:       582       556       482       465       553       505       504       505       571       591       582       650       727       706       703       733 
dram[1]:       588       574       517       474       439       513       464       552       584       598       566       664       638       678       709       694 
dram[2]:       546       557       456       497       532       530       498       517       613       542       595       629       627       721       665       728 
dram[3]:       544       514       485       546       505       513       488       547       597       544       653       629       702       691       682       687 
dram[4]:       558       551       524       513       540       474       475       532       586       544       649       623       678       693       690       715 
dram[5]:       592       580       501       498       506       511       532       526       636       567       650       651       733       732       698       677 
dram[6]:       591       532       542       537       497       525       546       580       603       618       655       632       672       677       719       691 
dram[7]:       563       564       522       507       518       505       532       493       628       611       626       689       634       697       712       711 
dram[8]:       550       556       519       489       555       498       527       505       599       591       698       638      1024       652       666       701 
dram[9]:       535       546       490       452       493       493       502       518       611       637       626       609       691       699       668       691 
dram[10]:       550       580       487       487       502       489       529       497       614       589       606       611       678       666       707       666 
total reads: 103598
bank skew: 1024/439 = 2.33
chip skew: 9768/9252 = 1.06
average mf latency per bank:
dram[0]:      11381     10923     12116     11979     12647     13488     14284     14123     11421     11605     11634     10456      9546      9152     10074     10217
dram[1]:      11219     11237     11714     12051     13576     13057     14252     13449     11722     11306     12128     10756      9705      9632      9874     10082
dram[2]:      11677     10901     12514     11709     13027     12170     14506     14464     11162     12014     10926     11547      9566      9064     10714     10529
dram[3]:      11714     11308     12686     11172     13211     13763     13310     13472     11478     11672     10965     10982      8982      9674     10331     10612
dram[4]:      10895     11511     11681     11971     13069     13637     13750     13422     12209     11757     11262     11593      8770      9410     10688     10555
dram[5]:      10632     11047     11716     11568     12943     13003     13503     13749     11328     11248     10036     11333      8843      9160     10547     10651
dram[6]:      10877     11955     11799     11672     13279     13247     13935     14426     12116     10922     10314     11337      9305      9465      9726      9921
dram[7]:      11299     10991     11993     11945     13082     12972     12969     14050     11053     11189     11112     10150      9578      9398     10202      9566
dram[8]:      11399     11009     11245     11786     12372     13475     13426     14436     11282     12195     10444     11217     11392      9956     10552      9737
dram[9]:      11023     11497     11872     12250     13345     13146     13410     13344     11807     11715     10720     10704      9746      9230     10600      9917
dram[10]:      11587     11008     12880     12980     13367     13363     13451     14332     10646     11659     11441     10584      9174      8541     10122     10286
maximum mf latency per bank:
dram[0]:     230680    224162    209819    209792    260535    260520    260341    260327    260277    260282    225360    224740    224767    224587    224508    224368
dram[1]:     224206    224119    209873    209799    260249    260154    260332    260342    260220    260223    248804    225171    224752    224637    224389    224396
dram[2]:     224138    224113    218705    209860    260141    260025    260409    260929    260231    260241    225202    225397    224622    224481    224429    230279
dram[3]:     257915    224234    218739    218724    260437    260424    260741    260772    260195    260375    225396    225259    224445    224706    224432    224439
dram[4]:     224117    224086    240381    209837    260274    260464    260502    260810    260396    260276    225369    225287    224708    224691    224431    224491
dram[5]:     223333    223741    209857    218740    260436    260448    260602    260917    260405    260374    224641    225300    224505    224640    224459    223809
dram[6]:     224236    224228    218793    218700    260590    260261    260603    260662    260240    260464    225210    225376    224697    224566    224308    224295
dram[7]:     224127    224186    218611    209947    260069    260084    260088    260867    260227    260107    225351    248157    224571    224807    224452    257910
dram[8]:     224220    224260    209924    209977    260105    260077    260873    260338    260277    260233    225200    225429    224845    224805    248288    224494
dram[9]:     224132    224043    218766    209941    260033    260087    260201    260342    225674    260140    225253    225412    224710    224815    224448    224129
dram[10]:     224102    224184    209924    258751    260247    260584    260337    260365    260225    260131    225227    225431    224763    224694    224566    224454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8681155 n_act=15179 n_pre=15163 n_req=32105 n_rd=90760 n_write=22634 bw_util=0.0257
n_activity=542405 dram_eff=0.4181
bk0: 5828a 8735085i bk1: 5760a 8737613i bk2: 5440a 8737368i bk3: 5452a 8736315i bk4: 5512a 8734000i bk5: 5520a 8735610i bk6: 5416a 8740416i bk7: 5372a 8740181i bk8: 5252a 8738139i bk9: 5424a 8736360i bk10: 5288a 8737689i bk11: 5428a 8734028i bk12: 6300a 8724230i bk13: 6252a 8725367i bk14: 6164a 8723373i bk15: 6352a 8723824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8682248 n_act=15043 n_pre=15027 n_req=31825 n_rd=90292 n_write=22281 bw_util=0.02551
n_activity=538380 dram_eff=0.4182
bk0: 5932a 8730637i bk1: 5924a 8732440i bk2: 5476a 8737671i bk3: 5396a 8736538i bk4: 5308a 8739047i bk5: 5436a 8736441i bk6: 5252a 8741335i bk7: 5476a 8738286i bk8: 5388a 8735014i bk9: 5348a 8734713i bk10: 5300a 8738363i bk11: 5568a 8730541i bk12: 5848a 8730867i bk13: 6056a 8725392i bk14: 6292a 8727548i bk15: 6292a 8725926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8682226 n_act=14970 n_pre=14954 n_req=31894 n_rd=90564 n_write=22177 bw_util=0.02555
n_activity=539608 dram_eff=0.4179
bk0: 5852a 8733251i bk1: 5744a 8733275i bk2: 5304a 8739219i bk3: 5484a 8735847i bk4: 5544a 8733904i bk5: 5576a 8734474i bk6: 5380a 8740334i bk7: 5456a 8739266i bk8: 5388a 8736255i bk9: 5292a 8738197i bk10: 5408a 8734209i bk11: 5504a 8734413i bk12: 5888a 8728657i bk13: 6252a 8722661i bk14: 6124a 8730248i bk15: 6368a 8721400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.424467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8682064 n_act=14968 n_pre=14952 n_req=31961 n_rd=90536 n_write=22371 bw_util=0.02559
n_activity=538772 dram_eff=0.4191
bk0: 5872a 8735349i bk1: 5656a 8740508i bk2: 5492a 8736118i bk3: 5560a 8730554i bk4: 5560a 8732015i bk5: 5416a 8732368i bk6: 5368a 8737707i bk7: 5444a 8733653i bk8: 5332a 8734397i bk9: 5272a 8738038i bk10: 5564a 8731404i bk11: 5456a 8730303i bk12: 6180a 8723115i bk13: 6036a 8725738i bk14: 6144a 8725919i bk15: 6184a 8725354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8681809 n_act=14994 n_pre=14978 n_req=32017 n_rd=90688 n_write=22422 bw_util=0.02563
n_activity=540727 dram_eff=0.4184
bk0: 5892a 8736331i bk1: 5744a 8737386i bk2: 5520a 8738622i bk3: 5652a 8736440i bk4: 5544a 8730738i bk5: 5440a 8734099i bk6: 5252a 8738539i bk7: 5416a 8736180i bk8: 5328a 8737986i bk9: 5236a 8734669i bk10: 5524a 8734307i bk11: 5448a 8736404i bk12: 6136a 8725850i bk13: 6048a 8726004i bk14: 6240a 8726155i bk15: 6268a 8724874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.436869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8680591 n_act=15173 n_pre=15157 n_req=32328 n_rd=90952 n_write=23018 bw_util=0.02583
n_activity=546157 dram_eff=0.4174
bk0: 5920a 8733941i bk1: 5808a 8733611i bk2: 5480a 8739515i bk3: 5508a 8737198i bk4: 5440a 8734039i bk5: 5416a 8733501i bk6: 5480a 8738432i bk7: 5448a 8733146i bk8: 5476a 8731820i bk9: 5212a 8735839i bk10: 5440a 8733939i bk11: 5492a 8731073i bk12: 6132a 8724869i bk13: 6208a 8722546i bk14: 6220a 8725862i bk15: 6272a 8725433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.433965
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8679044 n_act=15369 n_pre=15353 n_req=32622 n_rd=92020 n_write=23105 bw_util=0.02609
n_activity=549108 dram_eff=0.4193
bk0: 6064a 8732794i bk1: 5872a 8732701i bk2: 5668a 8735752i bk3: 5584a 8731991i bk4: 5348a 8734515i bk5: 5396a 8729672i bk6: 5540a 8733352i bk7: 5656a 8730755i bk8: 5436a 8732661i bk9: 5428a 8733411i bk10: 5648a 8730927i bk11: 5596a 8730303i bk12: 6048a 8729918i bk13: 6144a 8724983i bk14: 6280a 8721123i bk15: 6312a 8723200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.447441
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8680192 n_act=15318 n_pre=15302 n_req=32302 n_rd=91160 n_write=22919 bw_util=0.02585
n_activity=545562 dram_eff=0.4182
bk0: 5764a 8733098i bk1: 5852a 8732874i bk2: 5640a 8732678i bk3: 5480a 8734518i bk4: 5584a 8728564i bk5: 5524a 8731076i bk6: 5408a 8737240i bk7: 5372a 8740055i bk8: 5432a 8732000i bk9: 5448a 8731525i bk10: 5444a 8732830i bk11: 5576a 8728786i bk12: 6036a 8723452i bk13: 6056a 8723606i bk14: 6316a 8724596i bk15: 6228a 8724980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.442488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8680497 n_act=15144 n_pre=15128 n_req=32546 n_rd=91112 n_write=23010 bw_util=0.02586
n_activity=541872 dram_eff=0.4212
bk0: 5876a 8733036i bk1: 5832a 8733036i bk2: 5560a 8735200i bk3: 5560a 8735251i bk4: 5540a 8731541i bk5: 5372a 8731275i bk6: 5392a 8734754i bk7: 5412a 8737039i bk8: 5464a 8728863i bk9: 5368a 8730639i bk10: 5660a 8726561i bk11: 5460a 8732832i bk12: 6180a 8722712i bk13: 6052a 8725373i bk14: 6204a 8725019i bk15: 6180a 8722271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.450261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8682758 n_act=14883 n_pre=14867 n_req=31812 n_rd=90204 n_write=22179 bw_util=0.02547
n_activity=536705 dram_eff=0.4188
bk0: 5804a 8735996i bk1: 5764a 8737654i bk2: 5420a 8736203i bk3: 5224a 8742787i bk4: 5420a 8736241i bk5: 5484a 8735453i bk6: 5460a 8739258i bk7: 5464a 8737076i bk8: 5240a 8734390i bk9: 5420a 8731285i bk10: 5468a 8731735i bk11: 5360a 8734815i bk12: 6144a 8726510i bk13: 6096a 8724739i bk14: 6248a 8728399i bk15: 6188a 8724923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.426827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8824891 n_nop=8682506 n_act=14934 n_pre=14918 n_req=31842 n_rd=90336 n_write=22197 bw_util=0.0255
n_activity=537447 dram_eff=0.4188
bk0: 5868a 8732904i bk1: 5880a 8729634i bk2: 5392a 8737367i bk3: 5500a 8738956i bk4: 5428a 8733787i bk5: 5348a 8737796i bk6: 5508a 8739277i bk7: 5444a 8736984i bk8: 5384a 8731796i bk9: 5384a 8734251i bk10: 5400a 8732985i bk11: 5332a 8732310i bk12: 6008a 8725746i bk13: 6056a 8723319i bk14: 6220a 8728036i bk15: 6184a 8726526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.432095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11300, Miss_rate = 0.055, Pending_hits = 1631, Reservation_fails = 19
L2_cache_bank[1]: Access = 205937, Miss = 11390, Miss_rate = 0.055, Pending_hits = 1586, Reservation_fails = 12
L2_cache_bank[2]: Access = 205029, Miss = 11199, Miss_rate = 0.055, Pending_hits = 1566, Reservation_fails = 15
L2_cache_bank[3]: Access = 205636, Miss = 11374, Miss_rate = 0.055, Pending_hits = 1563, Reservation_fails = 5
L2_cache_bank[4]: Access = 205010, Miss = 11222, Miss_rate = 0.055, Pending_hits = 1545, Reservation_fails = 16
L2_cache_bank[5]: Access = 206107, Miss = 11419, Miss_rate = 0.055, Pending_hits = 1577, Reservation_fails = 17
L2_cache_bank[6]: Access = 206240, Miss = 11378, Miss_rate = 0.055, Pending_hits = 1542, Reservation_fails = 15
L2_cache_bank[7]: Access = 205089, Miss = 11256, Miss_rate = 0.055, Pending_hits = 1536, Reservation_fails = 15
L2_cache_bank[8]: Access = 205876, Miss = 11359, Miss_rate = 0.055, Pending_hits = 1615, Reservation_fails = 28
L2_cache_bank[9]: Access = 205691, Miss = 11313, Miss_rate = 0.055, Pending_hits = 1594, Reservation_fails = 12
L2_cache_bank[10]: Access = 205863, Miss = 11397, Miss_rate = 0.055, Pending_hits = 1581, Reservation_fails = 13
L2_cache_bank[11]: Access = 205901, Miss = 11341, Miss_rate = 0.055, Pending_hits = 1609, Reservation_fails = 7
L2_cache_bank[12]: Access = 206031, Miss = 11508, Miss_rate = 0.056, Pending_hits = 1591, Reservation_fails = 19
L2_cache_bank[13]: Access = 206398, Miss = 11497, Miss_rate = 0.056, Pending_hits = 1601, Reservation_fails = 13
L2_cache_bank[14]: Access = 205748, Miss = 11406, Miss_rate = 0.055, Pending_hits = 1526, Reservation_fails = 10
L2_cache_bank[15]: Access = 206195, Miss = 11384, Miss_rate = 0.055, Pending_hits = 1551, Reservation_fails = 13
L2_cache_bank[16]: Access = 240327, Miss = 11469, Miss_rate = 0.048, Pending_hits = 1896, Reservation_fails = 24
L2_cache_bank[17]: Access = 205364, Miss = 11309, Miss_rate = 0.055, Pending_hits = 1556, Reservation_fails = 17
L2_cache_bank[18]: Access = 204106, Miss = 11301, Miss_rate = 0.055, Pending_hits = 1577, Reservation_fails = 15
L2_cache_bank[19]: Access = 203935, Miss = 11250, Miss_rate = 0.055, Pending_hits = 1546, Reservation_fails = 15
L2_cache_bank[20]: Access = 203542, Miss = 11302, Miss_rate = 0.056, Pending_hits = 1570, Reservation_fails = 12
L2_cache_bank[21]: Access = 204790, Miss = 11282, Miss_rate = 0.055, Pending_hits = 1545, Reservation_fails = 8
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 249656
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 34904
L2_total_cache_reservation_fails = 320
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3159058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1109745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2734
	minimum = 6
	maximum = 720
Network latency average = 39.9841
	minimum = 6
	maximum = 553
Slowest packet = 9050356
Flit latency average = 46.6783
	minimum = 6
	maximum = 552
Slowest flit = 15630823
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0571847
	minimum = 0.0475198 (at node 6)
	maximum = 0.310867 (at node 44)
Accepted packet rate average = 0.0571847
	minimum = 0.0475198 (at node 6)
	maximum = 0.310867 (at node 44)
Injected flit rate average = 0.085777
	minimum = 0.0700674 (at node 37)
	maximum = 0.328856 (at node 44)
Accepted flit rate average= 0.085777
	minimum = 0.0607089 (at node 6)
	maximum = 0.603743 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7869 (18 samples)
	minimum = 6 (18 samples)
	maximum = 551.778 (18 samples)
Network latency average = 23.185 (18 samples)
	minimum = 6 (18 samples)
	maximum = 409.056 (18 samples)
Flit latency average = 23.8536 (18 samples)
	minimum = 6 (18 samples)
	maximum = 408.333 (18 samples)
Fragmentation average = 0.00858427 (18 samples)
	minimum = 0 (18 samples)
	maximum = 136.056 (18 samples)
Injected packet rate average = 0.0305489 (18 samples)
	minimum = 0.0251946 (18 samples)
	maximum = 0.101657 (18 samples)
Accepted packet rate average = 0.0305489 (18 samples)
	minimum = 0.0251946 (18 samples)
	maximum = 0.101657 (18 samples)
Injected flit rate average = 0.0477569 (18 samples)
	minimum = 0.0323418 (18 samples)
	maximum = 0.126879 (18 samples)
Accepted flit rate average = 0.0477569 (18 samples)
	minimum = 0.0347897 (18 samples)
	maximum = 0.192542 (18 samples)
Injected packet size average = 1.56329 (18 samples)
Accepted packet size average = 1.56329 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 59 sec (6719 sec)
gpgpu_simulation_rate = 17239 (inst/sec)
gpgpu_simulation_rate = 1308 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 615845
gpu_sim_insn = 5569050
gpu_ipc =       9.0429
gpu_tot_sim_cycle = 9637496
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      12.5966
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3715950
gpu_stall_icnt2sh    = 11273909
partiton_reqs_in_parallel = 13548359
partiton_reqs_in_parallel_total    = 100841855
partiton_level_parallism =      21.9996
partiton_level_parallism_total  =      11.8693
partiton_reqs_in_parallel_util = 13548359
partiton_reqs_in_parallel_util_total    = 100841855
gpu_sim_cycle_parition_util = 615845
gpu_tot_sim_cycle_parition_util    = 4744451
partiton_level_parallism_util =      21.9996
partiton_level_parallism_util_total  =      21.3403
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =      14.7657 GB/Sec
L2_BW_total  =      45.7259 GB/Sec
gpu_total_sim_rate=16478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7060, 6627, 6624, 7373, 6858, 6559, 7517, 6894, 7097, 6922, 6326, 7495, 7222, 6899, 6613, 6872, 6405, 6013, 6180, 5493, 5465, 5733, 6028, 5887, 6053, 5942, 5437, 5777, 6038, 6247, 5873, 5760, 5752, 5365, 6235, 5743, 5852, 6311, 6199, 5892, 5763, 5937, 6137, 6196, 6021, 5936, 5670, 6093, 5979, 5690, 6084, 5483, 6327, 5555, 5742, 6147, 5885, 6149, 5218, 5507, 5636, 5629, 5853, 5164, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 14928233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14812723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 110624
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19359368	W0_Idle:147011361	W0_Scoreboard:119658416	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 967 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 9635483 
mrq_lat_table:202937 	5321 	6411 	39778 	26221 	14225 	16987 	23807 	25334 	9661 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3288830 	1198369 	44303 	27658 	9213 	7181 	20478 	25262 	18253 	2424 	7203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	669828 	161702 	1556270 	992395 	496394 	566904 	98609 	11478 	9112 	6468 	7043 	20586 	25015 	17939 	2397 	7195 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	744231 	915093 	1666316 	146576 	6336 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1098708 	56359 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1795 	505 	305 	153 	18 	16 	37 	31 	24 	21 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        31        40        16        16        16        16        51        50        55        74        45        46        45        46 
dram[1]:        43        43        46        45        16        16        17        16        50        50        71        72        44        48        44        47 
dram[2]:        46        45        43        41        16        16        16        16        50        50        70        70        43        46        36        42 
dram[3]:        43        45        45        45        17        16        16        16        50        50        70        73        42        45        45        39 
dram[4]:        43        38        45        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        44        49        41        46        16        16        16        16        50        50        67        50        43        47        39        45 
dram[6]:        39        42        44        46        16        16        17        16        50        50        73        61        45        48        45        43 
dram[7]:        39        47        44        46        16        16        16        16        50        50        67        68        41        45        37        44 
dram[8]:        42        42        28        42        16        16        17        16        50        50        66        69        93        43        45        40 
dram[9]:        44        44        33        33        16        16        16        16        55        55        62        70        41        44        36        37 
dram[10]:        35        40        29        45        17        16        16        16        55        58        69        50        44        45        46        46 
maximum service time to same row:
dram[0]:    240793    258990    478896    403510    240395    238795    468563    238805    278201    431495    332834    513748    240716    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    240353    240127    239998    239304    246719    496733    240471    239996    240398    746041 
dram[2]:    428347    240778    260748    336633    240470    240625    266664    240439    239980    275627    240128    240101    240507    466819    485654    747175 
dram[3]:    264056    253879    240380    567428    269719    321837    354392    240139    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    240060    306908    351486    301586    240388    240396    240209    293141    349571    240097    289887    446124    381675    240570    252585    240514 
dram[5]:    239176    240742    376647    458191    358050    336072    240344    387904    402845    267494    254189    238964    240069    265856    471366    259699 
dram[6]:    240514    307636    308929    240512    268224    329934    301590    240496    254644    387833    240026    251938    421221    363717    240305    289203 
dram[7]:    477618    240797    239206    240566    240581    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    240843    253593    240733    254230    240498    267354    240396    242828    240271    579987    584718    248614    240535    250109    278163    254178 
dram[9]:    252138    240699    240719    254008    335491    471074    291452    239526    516484    496384    240114    503333    240512    496868    493711    239904 
dram[10]:    443420    240867    249074    240555    416755    240121    246211    289556    276797    290418    240175    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.135055  2.228967  2.151617  2.164229  2.061678  2.050308  2.018595  2.006160  2.053775  2.057692  2.223831  2.188601  2.197993  2.217228  2.025108  2.116522 
dram[1]:  2.210953  2.069297  2.135776  2.177143  2.069536  2.073529  2.033586  2.000986  2.106736  2.102804  2.221111  2.256545  2.187873  2.192308  2.040378  2.060817 
dram[2]:  2.143870  2.151639  2.120768  2.172949  2.059959  2.096234  1.992864  2.018330  2.155462  2.154867  2.148891  2.258307  2.245703  2.163191  2.150786  2.126872 
dram[3]:  2.124249  2.201745  2.174444  2.098969  2.065353  2.109208  1.978528  2.040733  2.133333  2.120784  2.251844  2.242457  2.145205  2.246804  2.192850  2.115036 
dram[4]:  2.164813  2.167015  2.180828  2.199566  2.094105  2.057386  2.042781  2.045643  2.142100  2.106681  2.202062  2.292952  2.173994  2.091320  2.090345  2.136691 
dram[5]:  2.162189  2.110668  2.108954  2.164262  2.122581  2.021451  2.033435  2.032720  2.102897  2.114843  2.235232  2.239407  2.145815  2.131790  2.164835  2.201123 
dram[6]:  2.187933  2.206250  2.164927  2.204989  2.027140  2.023566  2.062055  2.090278  2.068657  2.139059  2.155512  2.202062  2.107636  2.165421  2.084201  2.119857 
dram[7]:  2.114688  2.178645  2.116402  2.161781  2.064949  2.078044  2.001015  2.016546  2.130346  2.067260  2.162162  2.176119  2.147399  2.171727  2.151488  2.035073 
dram[8]:  2.186790  2.223393  2.132258  2.176795  2.029851  2.051010  1.984000  1.997967  2.119754  2.102697  2.224822  2.233475  2.474371  2.176414  2.162137  2.113697 
dram[9]:  2.149590  2.224249  2.153761  2.162573  2.151815  2.092751  2.097561  1.997988  2.115988  2.073195  2.165979  2.188639  2.180113  2.258937  2.119674  2.148760 
dram[10]:  2.130567  2.163836  2.116101  2.249423  2.081023  2.101639  2.002973  2.046413  2.131282  2.153439  2.291759  2.210641  2.129750  2.148253  2.132379  2.128229 
average row locality = 370992/174083 = 2.131121
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1557      1530      1440      1453      1466      1475      1437      1432      1393      1422      1399      1441      1668      1650      1625      1680 
dram[1]:      1582      1565      1460      1424      1420      1442      1396      1455      1423      1410      1411      1473      1548      1594      1652      1668 
dram[2]:      1564      1534      1414      1450      1470      1461      1437      1446      1419      1388      1421      1462      1580      1654      1636      1670 
dram[3]:      1565      1497      1465      1479      1468      1439      1427      1437      1426      1391      1469      1432      1633      1583      1632      1637 
dram[4]:      1574      1516      1465      1502      1468      1445      1413      1422      1409      1391      1464      1437      1627      1604      1650      1651 
dram[5]:      1570      1526      1444      1446      1451      1448      1456      1442      1450      1372      1449      1448      1630      1646      1645      1662 
dram[6]:      1607      1577      1518      1488      1427      1432      1467      1513      1449      1448      1502      1483      1597      1624      1658      1664 
dram[7]:      1526      1551      1470      1471      1472      1473      1421      1437      1446      1448      1441      1471      1587      1584      1661      1648 
dram[8]:      1557      1547      1458      1472      1468      1421      1442      1436      1453      1417      1478      1442      1622      1603      1623      1645 
dram[9]:      1550      1520      1442      1390      1443      1456      1456      1452      1396      1438      1451      1417      1618      1623      1655      1635 
dram[10]:      1545      1574      1439      1453      1436      1418      1472      1428      1441      1422      1434      1401      1601      1597      1654      1629 
total reads: 264631
bank skew: 1680/1372 = 1.22
chip skew: 24454/23923 = 1.02
number of total write accesses:
dram[0]:       593       563       490       471       573       522       517       522       593       611       598       671       741       718       714       754 
dram[1]:       598       585       522       481       455       532       481       574       610       615       588       682       653       686       723       704 
dram[2]:       552       566       465       510       557       543       518       536       633       560       614       645       641       732       689       744 
dram[3]:       555       522       492       557       523       531       508       567       622       558       668       649       716       702       699       698 
dram[4]:       567       560       537       526       557       491       497       550       611       564       672       645       697       709       710       725 
dram[5]:       603       591       511       504       523       531       551       546       655       580       670       666       754       748       719       691 
dram[6]:       605       541       556       545       515       543       560       594       630       644       688       653       694       693       743       706 
dram[7]:       576       571       530       520       531       524       550       513       646       642       639       716       642       705       725       731 
dram[8]:       562       563       525       498       572       509       542       530       618       610       709       653      1033       667       684       716 
dram[9]:       548       553       505       459       513       507       522       534       629       658       650       625       706       715       683       705 
dram[10]:       560       592       493       495       516       505       549       512       637       613       624       635       697       678       730       678 
total reads: 106361
bank skew: 1033/455 = 2.27
chip skew: 9991/9489 = 1.05
average mf latency per bank:
dram[0]:      11939     11552     12510     12652     13305     13996     14914     15039     12464     12257     12294     11059      9830      9630     10380     10883
dram[1]:      12033     11961     12405     12719     14744     14410     15002     14370     12660     12073     12523     11616      9900     10272     10688     10338
dram[2]:      12724     11519     13118     12627     13430     12917     15209     15289     11968     12914     11453     11779     10825      9891     11371     11043
dram[3]:      12391     11855     13708     11618     13730     14336     14037     14203     12443     12744     11567     11170      9486     10197     11198     11083
dram[4]:      12404     12536     12258     13061     13495     14801     14043     13561     12532     12719     11149     12336      9513     10054     11010     11110
dram[5]:      11306     12115     12546     12174     13601     13593     14355     13970     12290     12099     10227     11835      9526      9453     10874     11119
dram[6]:      11548     13190     13003     12511     13795     14351     15159     15717     13402     11923     11183     11728      9352      9950     10099     10281
dram[7]:      11771     12046     12652     12244     13651     13568     13802     14689     11954     12179     12007     10363      9696      9866     10431     10173
dram[8]:      12035     11566     11544     12591     12821     13488     14887     15242     12193     13952     10990     11500     11591     10443     10644     10436
dram[9]:      11810     12596     12528     13190     13989     13332     14161     14371     13130     12945     11161     10946     10073      9907     10993     10712
dram[10]:      12552     12339     13333     13508     13932     13812     14118     14566     11679     12176     12088     11300      9606      9230     10732     10607
maximum mf latency per bank:
dram[0]:     240700    240807    240123    240661    260535    260520    260341    260327    260277    260282    240317    240292    224767    240394    224508    240235
dram[1]:     240850    240916    240618    240625    260249    260154    260332    260342    260220    260223    248804    240325    240408    240349    240318    240144
dram[2]:     240825    240830    240658    240829    260141    260025    260409    260929    260231    260241    240163    240338    240461    240433    240261    240360
dram[3]:     257915    240159    240781    240692    260437    260424    260741    260772    260195    260375    240448    240384    240402    240314    240267    240258
dram[4]:     240893    240896    240881    240770    260274    260464    260502    260810    260396    260276    240238    240353    240393    240355    240227    240152
dram[5]:     240673    240768    240749    240198    260436    260448    260602    260917    260405    260374    240238    240261    240361    240364    240217    240285
dram[6]:     241272    240930    240940    240602    260590    260261    260603    260662    260240    260464    240477    240379    240527    240571    240199    240132
dram[7]:     240704    240829    240707    240822    260069    260084    260088    260867    260227    260107    240466    248157    240286    240433    224452    257910
dram[8]:     240732    240636    240608    240667    260105    260077    260873    260338    260277    260233    240399    240470    240432    240435    248288    240251
dram[9]:     241024    240851    240991    240693    260033    260087    260201    260342    240582    260140    240452    240376    240582    240393    240146    240182
dram[10]:     240839    240833    240874    258751    260247    260584    260337    260365    260225    260131    240395    240375    240438    240370    240408    240041
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9816740 n_act=15925 n_pre=15909 n_req=33719 n_rd=96272 n_write=23578 bw_util=0.02405
n_activity=561286 dram_eff=0.4271
bk0: 6228a 9874090i bk1: 6120a 9875745i bk2: 5760a 9876638i bk3: 5812a 9874789i bk4: 5864a 9871107i bk5: 5900a 9872465i bk6: 5748a 9878381i bk7: 5728a 9876457i bk8: 5572a 9875655i bk9: 5688a 9874080i bk10: 5596a 9875621i bk11: 5764a 9871583i bk12: 6672a 9862319i bk13: 6600a 9863861i bk14: 6500a 9861472i bk15: 6720a 9860928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9817985 n_act=15767 n_pre=15751 n_req=33412 n_rd=95692 n_write=23229 bw_util=0.02386
n_activity=556663 dram_eff=0.4273
bk0: 6328a 9869177i bk1: 6260a 9870613i bk2: 5840a 9876757i bk3: 5696a 9875382i bk4: 5680a 9876501i bk5: 5768a 9873412i bk6: 5584a 9877872i bk7: 5820a 9875131i bk8: 5692a 9871964i bk9: 5640a 9872495i bk10: 5644a 9875326i bk11: 5892a 9868275i bk12: 6192a 9868475i bk13: 6376a 9865075i bk14: 6608a 9865639i bk15: 6672a 9865183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9817838 n_act=15698 n_pre=15682 n_req=33511 n_rd=96024 n_write=23182 bw_util=0.02392
n_activity=558221 dram_eff=0.4271
bk0: 6256a 9871054i bk1: 6136a 9870802i bk2: 5656a 9877950i bk3: 5800a 9873572i bk4: 5880a 9870232i bk5: 5844a 9872752i bk6: 5748a 9877634i bk7: 5784a 9876288i bk8: 5676a 9874116i bk9: 5552a 9876424i bk10: 5684a 9871662i bk11: 5848a 9872237i bk12: 6320a 9865617i bk13: 6616a 9860336i bk14: 6544a 9866233i bk15: 6680a 9859030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.389767
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9817833 n_act=15678 n_pre=15662 n_req=33547 n_rd=95920 n_write=23331 bw_util=0.02393
n_activity=557374 dram_eff=0.4279
bk0: 6260a 9874082i bk1: 5988a 9879554i bk2: 5860a 9874536i bk3: 5916a 9868719i bk4: 5872a 9868811i bk5: 5756a 9869027i bk6: 5708a 9875187i bk7: 5748a 9870780i bk8: 5704a 9870591i bk9: 5564a 9876527i bk10: 5876a 9869999i bk11: 5728a 9867839i bk12: 6532a 9861495i bk13: 6332a 9865421i bk14: 6528a 9863533i bk15: 6548a 9863247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401901
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9817256 n_act=15759 n_pre=15743 n_req=33656 n_rd=96152 n_write=23514 bw_util=0.02401
n_activity=560018 dram_eff=0.4274
bk0: 6296a 9874634i bk1: 6064a 9875309i bk2: 5860a 9877072i bk3: 6008a 9873573i bk4: 5872a 9868524i bk5: 5780a 9871538i bk6: 5652a 9875206i bk7: 5688a 9873048i bk8: 5636a 9875101i bk9: 5564a 9871844i bk10: 5856a 9871946i bk11: 5748a 9874166i bk12: 6508a 9863983i bk13: 6416a 9863524i bk14: 6600a 9863830i bk15: 6604a 9863165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9816228 n_act=15921 n_pre=15905 n_req=33928 n_rd=96340 n_write=24030 bw_util=0.02415
n_activity=564745 dram_eff=0.4263
bk0: 6280a 9873028i bk1: 6104a 9871588i bk2: 5776a 9877889i bk3: 5784a 9876206i bk4: 5804a 9871076i bk5: 5792a 9870764i bk6: 5824a 9876059i bk7: 5768a 9870251i bk8: 5800a 9868865i bk9: 5488a 9874578i bk10: 5796a 9872198i bk11: 5792a 9869965i bk12: 6520a 9862120i bk13: 6584a 9860476i bk14: 6580a 9863491i bk15: 6648a 9863305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396238
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9814003 n_act=16172 n_pre=16156 n_req=34364 n_rd=97816 n_write=24277 bw_util=0.0245
n_activity=569279 dram_eff=0.4289
bk0: 6428a 9869040i bk1: 6308a 9869506i bk2: 6072a 9871913i bk3: 5952a 9870199i bk4: 5708a 9870717i bk5: 5728a 9865926i bk6: 5868a 9870214i bk7: 6052a 9866860i bk8: 5796a 9868015i bk9: 5792a 9869071i bk10: 6008a 9865465i bk11: 5932a 9867272i bk12: 6388a 9865949i bk13: 6496a 9862692i bk14: 6632a 9856477i bk15: 6656a 9861302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416288
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9816003 n_act=16047 n_pre=16031 n_req=33868 n_rd=96428 n_write=23915 bw_util=0.02414
n_activity=564440 dram_eff=0.4264
bk0: 6104a 9870556i bk1: 6204a 9871190i bk2: 5880a 9871932i bk3: 5884a 9871826i bk4: 5888a 9866931i bk5: 5892a 9867877i bk6: 5684a 9874935i bk7: 5748a 9877631i bk8: 5784a 9869186i bk9: 5792a 9867488i bk10: 5764a 9870491i bk11: 5884a 9865770i bk12: 6348a 9863052i bk13: 6336a 9863247i bk14: 6644a 9863065i bk15: 6592a 9862366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403957
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9816512 n_act=15845 n_pre=15829 n_req=34075 n_rd=96336 n_write=23902 bw_util=0.02412
n_activity=560294 dram_eff=0.4292
bk0: 6228a 9871194i bk1: 6188a 9872170i bk2: 5832a 9875383i bk3: 5888a 9874449i bk4: 5872a 9869810i bk5: 5684a 9870158i bk6: 5768a 9872062i bk7: 5744a 9874405i bk8: 5812a 9866537i bk9: 5668a 9869272i bk10: 5912a 9865651i bk11: 5768a 9871263i bk12: 6488a 9861839i bk13: 6412a 9864057i bk14: 6492a 9863160i bk15: 6580a 9860502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.409312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9818262 n_act=15615 n_pre=15599 n_req=33454 n_rd=95768 n_write=23180 bw_util=0.02386
n_activity=556019 dram_eff=0.4279
bk0: 6200a 9873462i bk1: 6080a 9876621i bk2: 5768a 9873389i bk3: 5560a 9881095i bk4: 5772a 9873188i bk5: 5824a 9872963i bk6: 5824a 9875854i bk7: 5808a 9875072i bk8: 5584a 9872039i bk9: 5752a 9867911i bk10: 5804a 9868833i bk11: 5668a 9872587i bk12: 6472a 9865088i bk13: 6492a 9863019i bk14: 6620a 9866050i bk15: 6540a 9862992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.392989
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9968424 n_nop=9818132 n_act=15657 n_pre=15641 n_req=33458 n_rd=95776 n_write=23218 bw_util=0.02387
n_activity=556582 dram_eff=0.4276
bk0: 6180a 9871939i bk1: 6296a 9867817i bk2: 5756a 9876660i bk3: 5812a 9877414i bk4: 5744a 9872126i bk5: 5672a 9874392i bk6: 5888a 9876757i bk7: 5712a 9875903i bk8: 5764a 9868697i bk9: 5688a 9871446i bk10: 5736a 9869832i bk11: 5604a 9868791i bk12: 6404a 9862837i bk13: 6388a 9861794i bk14: 6616a 9865284i bk15: 6516a 9865053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395561

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11985, Miss_rate = 0.057, Pending_hits = 1642, Reservation_fails = 19
L2_cache_bank[1]: Access = 210322, Miss = 12083, Miss_rate = 0.057, Pending_hits = 1601, Reservation_fails = 12
L2_cache_bank[2]: Access = 209466, Miss = 11892, Miss_rate = 0.057, Pending_hits = 1570, Reservation_fails = 15
L2_cache_bank[3]: Access = 209934, Miss = 12031, Miss_rate = 0.057, Pending_hits = 1572, Reservation_fails = 5
L2_cache_bank[4]: Access = 209540, Miss = 11941, Miss_rate = 0.057, Pending_hits = 1557, Reservation_fails = 16
L2_cache_bank[5]: Access = 210392, Miss = 12065, Miss_rate = 0.057, Pending_hits = 1588, Reservation_fails = 17
L2_cache_bank[6]: Access = 210689, Miss = 12085, Miss_rate = 0.057, Pending_hits = 1549, Reservation_fails = 15
L2_cache_bank[7]: Access = 209302, Miss = 11895, Miss_rate = 0.057, Pending_hits = 1539, Reservation_fails = 15
L2_cache_bank[8]: Access = 210327, Miss = 12070, Miss_rate = 0.057, Pending_hits = 1622, Reservation_fails = 28
L2_cache_bank[9]: Access = 209957, Miss = 11968, Miss_rate = 0.057, Pending_hits = 1602, Reservation_fails = 12
L2_cache_bank[10]: Access = 210261, Miss = 12095, Miss_rate = 0.058, Pending_hits = 1588, Reservation_fails = 13
L2_cache_bank[11]: Access = 210055, Miss = 11990, Miss_rate = 0.057, Pending_hits = 1609, Reservation_fails = 7
L2_cache_bank[12]: Access = 210465, Miss = 12225, Miss_rate = 0.058, Pending_hits = 1604, Reservation_fails = 19
L2_cache_bank[13]: Access = 210869, Miss = 12229, Miss_rate = 0.058, Pending_hits = 1609, Reservation_fails = 13
L2_cache_bank[14]: Access = 209940, Miss = 12024, Miss_rate = 0.057, Pending_hits = 1530, Reservation_fails = 10
L2_cache_bank[15]: Access = 210618, Miss = 12083, Miss_rate = 0.057, Pending_hits = 1565, Reservation_fails = 13
L2_cache_bank[16]: Access = 244634, Miss = 12101, Miss_rate = 0.049, Pending_hits = 1897, Reservation_fails = 24
L2_cache_bank[17]: Access = 209736, Miss = 11983, Miss_rate = 0.057, Pending_hits = 1564, Reservation_fails = 17
L2_cache_bank[18]: Access = 208560, Miss = 12011, Miss_rate = 0.058, Pending_hits = 1597, Reservation_fails = 15
L2_cache_bank[19]: Access = 208272, Miss = 11931, Miss_rate = 0.057, Pending_hits = 1549, Reservation_fails = 15
L2_cache_bank[20]: Access = 208064, Miss = 12022, Miss_rate = 0.058, Pending_hits = 1579, Reservation_fails = 12
L2_cache_bank[21]: Access = 209003, Miss = 11922, Miss_rate = 0.057, Pending_hits = 1546, Reservation_fails = 8
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 264631
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 35079
L2_total_cache_reservation_fails = 320
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3234495
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 215621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6364
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49003
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.6365
	minimum = 6
	maximum = 81
Network latency average = 9.00396
	minimum = 6
	maximum = 63
Slowest packet = 9131816
Flit latency average = 8.83425
	minimum = 6
	maximum = 61
Slowest flit = 15879694
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00311566
	minimum = 0.00249089 (at node 22)
	maximum = 0.00367788 (at node 32)
Accepted packet rate average = 0.00311566
	minimum = 0.00249089 (at node 22)
	maximum = 0.00367788 (at node 32)
Injected flit rate average = 0.00483593
	minimum = 0.00263054 (at node 22)
	maximum = 0.00753356 (at node 32)
Accepted flit rate average= 0.00483593
	minimum = 0.00356584 (at node 39)
	maximum = 0.00661531 (at node 19)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.2527 (19 samples)
	minimum = 6 (19 samples)
	maximum = 527 (19 samples)
Network latency average = 22.4386 (19 samples)
	minimum = 6 (19 samples)
	maximum = 390.842 (19 samples)
Flit latency average = 23.0631 (19 samples)
	minimum = 6 (19 samples)
	maximum = 390.053 (19 samples)
Fragmentation average = 0.00813246 (19 samples)
	minimum = 0 (19 samples)
	maximum = 128.895 (19 samples)
Injected packet rate average = 0.029105 (19 samples)
	minimum = 0.0239997 (19 samples)
	maximum = 0.0965002 (19 samples)
Accepted packet rate average = 0.029105 (19 samples)
	minimum = 0.0239997 (19 samples)
	maximum = 0.0965002 (19 samples)
Injected flit rate average = 0.0454979 (19 samples)
	minimum = 0.030778 (19 samples)
	maximum = 0.120598 (19 samples)
Accepted flit rate average = 0.0454979 (19 samples)
	minimum = 0.0331463 (19 samples)
	maximum = 0.182757 (19 samples)
Injected packet size average = 1.56323 (19 samples)
Accepted packet size average = 1.56323 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 47 sec (7367 sec)
gpgpu_simulation_rate = 16478 (inst/sec)
gpgpu_simulation_rate = 1308 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 64305
gpu_sim_insn = 4446854
gpu_ipc =      69.1525
gpu_tot_sim_cycle = 9923951
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      12.6811
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3715950
gpu_stall_icnt2sh    = 11274336
partiton_reqs_in_parallel = 1414710
partiton_reqs_in_parallel_total    = 114390214
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.6692
partiton_reqs_in_parallel_util = 1414710
partiton_reqs_in_parallel_util_total    = 114390214
gpu_sim_cycle_parition_util = 64305
gpu_tot_sim_cycle_parition_util    = 5360296
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3481
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =      12.0733 GB/Sec
L2_BW_total  =      44.4843 GB/Sec
gpu_total_sim_rate=16944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7186, 6753, 6750, 7499, 6984, 6685, 7643, 7020, 7223, 7048, 6452, 7621, 7348, 7025, 6739, 6998, 6510, 6118, 6285, 5598, 5570, 5838, 6133, 5992, 6158, 6047, 5542, 5882, 6143, 6352, 5978, 5865, 5836, 5449, 6319, 5827, 5936, 6395, 6283, 5976, 5847, 6021, 6221, 6280, 6105, 6020, 5754, 6177, 6063, 5774, 6168, 5567, 6411, 5639, 5826, 6231, 5969, 6233, 5302, 5591, 5720, 5713, 5937, 5248, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 14928233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14812723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 110624
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19375895	W0_Idle:150421925	W0_Scoreboard:119700015	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 966 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 9923950 
mrq_lat_table:203538 	5381 	6441 	39831 	26264 	14240 	16987 	23807 	25334 	9661 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3296578 	1198810 	44303 	27658 	9213 	7182 	20478 	25263 	18253 	2424 	7203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	677780 	161939 	1556270 	992395 	496394 	566904 	98609 	11478 	9112 	6468 	7044 	20586 	25016 	17939 	2397 	7195 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	750436 	916786 	1666589 	146576 	6336 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1098708 	56379 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1803 	505 	305 	153 	18 	17 	37 	32 	24 	21 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        31        40        16        16        16        16        51        50        55        74        45        46        45        46 
dram[1]:        43        43        46        45        16        16        17        16        50        50        71        72        44        48        44        47 
dram[2]:        46        45        43        41        16        16        16        16        50        50        70        70        43        46        36        42 
dram[3]:        43        45        45        45        17        16        16        16        50        50        70        73        42        45        45        39 
dram[4]:        43        38        45        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        44        49        41        46        16        16        16        16        50        50        67        50        43        47        39        45 
dram[6]:        39        42        44        46        16        16        17        16        50        50        73        61        45        48        45        43 
dram[7]:        39        47        44        46        16        16        16        16        50        50        67        68        41        45        37        44 
dram[8]:        42        42        28        42        16        16        17        16        50        50        66        69        93        43        45        40 
dram[9]:        44        44        33        33        16        16        16        16        55        55        62        70        41        44        36        37 
dram[10]:        35        40        29        45        17        16        16        16        55        58        69        50        44        45        46        46 
maximum service time to same row:
dram[0]:    240793    258990    478896    403510    240395    238795    468563    238805    278201    431495    332834    513748    240716    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    240353    240127    239998    239304    246719    496733    240471    239996    240398    746041 
dram[2]:    428347    240778    260748    336633    240470    240625    266664    240439    239980    275627    240128    240101    240507    466819    485654    747175 
dram[3]:    264056    253879    240380    567428    269719    321837    354392    240139    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    240060    306908    351486    301586    240388    240396    240209    293141    349571    240097    289887    446124    381675    240570    252585    240514 
dram[5]:    239176    240742    376647    458191    358050    336072    240344    387904    402845    267494    254189    238964    240069    265856    471366    259699 
dram[6]:    240514    307636    308929    240512    268224    329934    301590    240496    254644    387833    240026    251938    421221    363717    240305    289203 
dram[7]:    477618    240797    239206    240566    240581    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    240843    253593    240733    254230    240498    267354    240396    242828    240271    579987    584718    248614    240535    250109    278163    254178 
dram[9]:    252138    240699    240719    254008    335491    471074    291452    239526    516484    496384    240114    503333    240512    496868    493711    239904 
dram[10]:    443420    240867    249074    240555    416755    240121    246211    289556    276797    290418    240175    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.135055  2.228967  2.151617  2.164229  2.065657  2.055441  2.019608  2.011294  2.054639  2.057576  2.224444  2.186598  2.202370  2.217148  2.026817  2.121633 
dram[1]:  2.210953  2.069297  2.135776  2.177143  2.075055  2.075630  2.035714  2.005917  2.107438  2.103734  2.223204  2.251042  2.193452  2.193084  2.042918  2.065104 
dram[2]:  2.143870  2.151639  2.120768  2.172949  2.068020  2.097179  2.000000  2.021363  2.157233  2.154015  2.147368  2.259101  2.255040  2.165761  2.155268  2.132042 
dram[3]:  2.124249  2.201745  2.174444  2.098969  2.067427  2.112420  1.984663  2.041709  2.132643  2.120521  2.253417  2.239527  2.144809  2.249509  2.198308  2.117647 
dram[4]:  2.164813  2.167015  2.180828  2.199566  2.097107  2.061636  2.047009  2.046632  2.142706  2.106223  2.201232  2.297030  2.174278  2.097649  2.096546  2.140288 
dram[5]:  2.162189  2.110668  2.108954  2.164262  2.130108  2.029622  2.038501  2.037832  2.103586  2.113636  2.230608  2.238095  2.155576  2.136767  2.170174  2.204673 
dram[6]:  2.187933  2.206250  2.164927  2.204989  2.031283  2.027664  2.068159  2.093162  2.073486  2.139369  2.162242  2.201439  2.116835  2.169935  2.090278  2.122431 
dram[7]:  2.114688  2.178645  2.116402  2.161781  2.068041  2.083247  2.005076  2.022727  2.129817  2.070089  2.160955  2.178749  2.150144  2.176303  2.154955  2.043590 
dram[8]:  2.186790  2.223393  2.132258  2.176795  2.033831  2.052017  1.986014  2.006098  2.121428  2.101344  2.223577  2.231668  2.476766  2.180249  2.165730  2.122650 
dram[9]:  2.149590  2.224249  2.153761  2.162573  2.156216  2.094782  2.100636  1.997990  2.116667  2.073965  2.169928  2.188437  2.183693  2.263006  2.122283  2.148624 
dram[10]:  2.130567  2.163836  2.116101  2.249423  2.087420  2.100327  2.008920  2.047418  2.131902  2.155063  2.286505  2.208874  2.131117  2.148113  2.135836  2.129032 
average row locality = 371794/174287 = 2.133229
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1557      1530      1440      1453      1472      1480      1440      1437      1399      1425      1403      1448      1674      1656      1628      1685 
dram[1]:      1582      1565      1460      1424      1425      1444      1400      1460      1429      1413      1420      1477      1554      1596      1656      1673 
dram[2]:      1564      1534      1414      1450      1480      1464      1444      1451      1423      1395      1425      1465      1590      1658      1643      1675 
dram[3]:      1565      1497      1465      1479      1470      1442      1433      1440      1434      1394      1474      1435      1637      1586      1638      1640 
dram[4]:      1574      1516      1465      1502      1473      1449      1419      1425      1415      1397      1470      1442      1634      1609      1656      1654 
dram[5]:      1570      1526      1444      1446      1458      1456      1461      1447      1456      1373      1455      1449      1638      1654      1650      1667 
dram[6]:      1607      1577      1518      1488      1433      1436      1473      1518      1457      1457      1511      1488      1605      1629      1664      1669 
dram[7]:      1526      1551      1470      1471      1475      1478      1425      1445      1452      1454      1442      1477      1590      1589      1665      1656 
dram[8]:      1557      1547      1458      1472      1472      1424      1446      1444      1460      1421      1479      1446      1627      1607      1627      1653 
dram[9]:      1550      1520      1442      1390      1447      1460      1461      1454      1402      1443      1457      1419      1623      1630      1660      1637 
dram[10]:      1545      1574      1439      1453      1442      1420      1478      1431      1447      1429      1440      1405      1607      1599      1659      1632 
total reads: 265290
bank skew: 1685/1373 = 1.23
chip skew: 24530/23978 = 1.02
number of total write accesses:
dram[0]:       593       563       490       471       573       522       517       522       594       612       599       673       742       723       715       757 
dram[1]:       598       585       522       481       455       532       481       574       611       615       592       684       657       687       724       706 
dram[2]:       552       566       465       510       557       543       518       536       635       563       615       645       647       733       689       747 
dram[3]:       555       522       492       557       523       531       508       567       624       559       669       650       718       704       701       700 
dram[4]:       567       560       537       526       557       491       497       550       612       566       674       646       699       711       711       726 
dram[5]:       603       591       511       504       523       531       551       546       656       580       673       666       759       752       722       692 
dram[6]:       605       541       556       545       515       543       560       594       631       646       688       654       696       695       744       706 
dram[7]:       576       571       530       520       531       524       550       513       648       643       639       717       644       707       727       735 
dram[8]:       562       563       525       498       572       509       542       530       619       611       709       654      1038       667       686       718 
dram[9]:       548       553       505       459       513       507       522       534       630       660       650       625       707       719       683       705 
dram[10]:       560       592       493       495       516       506       549       512       638       614       627       636       701       678       731       678 
total reads: 106504
bank skew: 1038/455 = 2.28
chip skew: 10003/9504 = 1.05
average mf latency per bank:
dram[0]:      11939     11552     12510     12652     13270     13966     14896     15006     12425     12237     12268     11017      9805      9590     10367     10851
dram[1]:      12033     11961     12405     12719     14710     14399     14976     14339     12622     12060     12448     11589      9860     10262     10670     10312
dram[2]:      12724     11519     13118     12627     13369     12901     15160     15256     11938     12853     11430     11766     10752      9875     11342     11010
dram[3]:      12391     11855     13708     11618     13720     14318     13998     14187     12388     12723     11540     11154      9466     10179     11164     11064
dram[4]:      12404     12536     12258     13061     13466     14775     14004     13545     12494     12672     11112     12305      9481     10028     10982     11095
dram[5]:      11306     12115     12546     12174     13557     13543     14324     13940     12256     12098     10197     11833      9479      9411     10842     11095
dram[6]:      11548     13190     13003     12511     13757     14326     15119     15684     13349     11866     11143     11700      9316      9924     10075     10263
dram[7]:      11771     12046     12652     12244     13635     13538     13779     14634     11913     12144     12006     10334      9678      9840     10409     10127
dram[8]:      12035     11566     11544     12591     12800     13471     14862     15186     12151     13922     10989     11477     11551     10429     10620     10396
dram[9]:      11810     12596     12528     13190     13965     13309     14130     14361     13090     12906     11134     10940     10051      9865     10974     10706
dram[10]:      12552     12339     13333     13508     13894     13795     14082     14548     11645     12134     12041     11277      9569      9226     10710     10597
maximum mf latency per bank:
dram[0]:     240700    240807    240123    240661    260535    260520    260341    260327    260277    260282    240317    240292    224767    240394    224508    240235
dram[1]:     240850    240916    240618    240625    260249    260154    260332    260342    260220    260223    248804    240325    240408    240349    240318    240144
dram[2]:     240825    240830    240658    240829    260141    260025    260409    260929    260231    260241    240163    240338    240461    240433    240261    240360
dram[3]:     257915    240159    240781    240692    260437    260424    260741    260772    260195    260375    240448    240384    240402    240314    240267    240258
dram[4]:     240893    240896    240881    240770    260274    260464    260502    260810    260396    260276    240238    240353    240393    240355    240227    240152
dram[5]:     240673    240768    240749    240198    260436    260448    260602    260917    260405    260374    240238    240261    240361    240364    240217    240285
dram[6]:     241272    240930    240940    240602    260590    260261    260603    260662    260240    260464    240477    240379    240527    240571    240199    240132
dram[7]:     240704    240829    240707    240822    260069    260084    260088    260867    260227    260107    240466    248157    240286    240433    224452    257910
dram[8]:     240732    240636    240608    240667    260105    260077    260873    260338    260277    260233    240399    240470    240432    240435    248288    240251
dram[9]:     241024    240851    240991    240693    260033    260087    260201    260342    240582    260140    240452    240376    240582    240393    240146    240182
dram[10]:     240839    240833    240874    258751    260247    260584    260337    260365    260225    260131    240395    240375    240438    240370    240408    240041
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9935804 n_act=15947 n_pre=15931 n_req=33793 n_rd=96508 n_write=23638 bw_util=0.02382
n_activity=562585 dram_eff=0.4271
bk0: 6228a 9993492i bk1: 6120a 9995147i bk2: 5760a 9996040i bk3: 5812a 9994192i bk4: 5888a 9990438i bk5: 5920a 9991761i bk6: 5760a 9997739i bk7: 5748a 9995812i bk8: 5596a 9994908i bk9: 5700a 9993399i bk10: 5612a 9994942i bk11: 5792a 9990796i bk12: 6696a 9981596i bk13: 6624a 9982971i bk14: 6512a 9980795i bk15: 6740a 9980194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9937069 n_act=15787 n_pre=15771 n_req=33482 n_rd=95912 n_write=23289 bw_util=0.02363
n_activity=557948 dram_eff=0.4273
bk0: 6328a 9988576i bk1: 6260a 9990015i bk2: 5840a 9996159i bk3: 5696a 9994784i bk4: 5700a 9995867i bk5: 5776a 9992804i bk6: 5600a 9997223i bk7: 5840a 9994486i bk8: 5716a 9991244i bk9: 5652a 9991857i bk10: 5680a 9994490i bk11: 5908a 9987473i bk12: 6216a 9987718i bk13: 6384a 9984429i bk14: 6624a 9984970i bk15: 6692a 9984483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9936862 n_act=15718 n_pre=15702 n_req=33596 n_rd=96300 n_write=23246 bw_util=0.0237
n_activity=559796 dram_eff=0.4271
bk0: 6256a 9990456i bk1: 6136a 9990204i bk2: 5656a 9997353i bk3: 5800a 9992976i bk4: 5920a 9989536i bk5: 5856a 9992057i bk6: 5776a 9996984i bk7: 5804a 9995618i bk8: 5692a 9993415i bk9: 5580a 9995612i bk10: 5700a 9990940i bk11: 5860a 9991592i bk12: 6360a 9984696i bk13: 6632a 9979580i bk14: 6572a 9985560i bk15: 6700a 9978314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.385223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9936951 n_act=15697 n_pre=15681 n_req=33609 n_rd=96116 n_write=23383 bw_util=0.02369
n_activity=558489 dram_eff=0.4279
bk0: 6260a 9993481i bk1: 5988a 9998956i bk2: 5860a 9993939i bk3: 5916a 9988124i bk4: 5880a 9988202i bk5: 5768a 9988402i bk6: 5732a 9994550i bk7: 5760a 9990128i bk8: 5736a 9989802i bk9: 5576a 9995808i bk10: 5896a 9989311i bk11: 5740a 9987124i bk12: 6548a 9980769i bk13: 6344a 9984713i bk14: 6552a 9982802i bk15: 6560a 9982540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9936326 n_act=15778 n_pre=15762 n_req=33730 n_rd=96400 n_write=23562 bw_util=0.02378
n_activity=561342 dram_eff=0.4274
bk0: 6296a 9994037i bk1: 6064a 9994713i bk2: 5860a 9996478i bk3: 6008a 9992980i bk4: 5892a 9987867i bk5: 5796a 9990882i bk6: 5676a 9994544i bk7: 5700a 9992408i bk8: 5660a 9994388i bk9: 5588a 9991083i bk10: 5880a 9991161i bk11: 5768a 9993469i bk12: 6536a 9983210i bk13: 6436a 9982792i bk14: 6624a 9983179i bk15: 6616a 9982520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396279
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9935270 n_act=15938 n_pre=15922 n_req=34010 n_rd=96600 n_write=24098 bw_util=0.02393
n_activity=566148 dram_eff=0.4264
bk0: 6280a 9992427i bk1: 6104a 9990988i bk2: 5776a 9997291i bk3: 5784a 9995610i bk4: 5832a 9990428i bk5: 5824a 9990056i bk6: 5844a 9995421i bk7: 5788a 9989591i bk8: 5824a 9988151i bk9: 5492a 9993950i bk10: 5820a 9991396i bk11: 5796a 9989335i bk12: 6552a 9981295i bk13: 6616a 9979617i bk14: 6600a 9982767i bk15: 6668a 9982625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391576
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9933037 n_act=16187 n_pre=16171 n_req=34449 n_rd=98120 n_write=24313 bw_util=0.02427
n_activity=570653 dram_eff=0.4291
bk0: 6428a 9988444i bk1: 6308a 9988910i bk2: 6072a 9991318i bk3: 5952a 9989604i bk4: 5732a 9990051i bk5: 5744a 9985288i bk6: 5892a 9989578i bk7: 6072a 9986202i bk8: 5828a 9987312i bk9: 5828a 9988157i bk10: 6044a 9984771i bk11: 5952a 9986542i bk12: 6420a 9985216i bk13: 6516a 9981960i bk14: 6656a 9975813i bk15: 6676a 9980637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9935087 n_act=16061 n_pre=16045 n_req=33941 n_rd=96664 n_write=23971 bw_util=0.02392
n_activity=565711 dram_eff=0.4265
bk0: 6104a 9989958i bk1: 6204a 9990595i bk2: 5880a 9991338i bk3: 5884a 9991232i bk4: 5900a 9986316i bk5: 5912a 9987243i bk6: 5700a 9994311i bk7: 5780a 9996951i bk8: 5808a 9988438i bk9: 5816a 9986763i bk10: 5768a 9989857i bk11: 5908a 9985078i bk12: 6360a 9982364i bk13: 6356a 9982532i bk14: 6660a 9982354i bk15: 6624a 9981592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39919
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9935618 n_act=15861 n_pre=15845 n_req=34143 n_rd=96560 n_write=23944 bw_util=0.02389
n_activity=561550 dram_eff=0.4292
bk0: 6228a 9990598i bk1: 6188a 9991574i bk2: 5832a 9994787i bk3: 5888a 9993855i bk4: 5888a 9989187i bk5: 5696a 9989504i bk6: 5784a 9991414i bk7: 5776a 9993741i bk8: 5840a 9985810i bk9: 5684a 9988563i bk10: 5916a 9985017i bk11: 5784a 9990552i bk12: 6508a 9981035i bk13: 6428a 9983427i bk14: 6508a 9982436i bk15: 6612a 9979760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404493
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9937388 n_act=15632 n_pre=15616 n_req=33515 n_rd=95980 n_write=23212 bw_util=0.02363
n_activity=557100 dram_eff=0.4279
bk0: 6200a 9992861i bk1: 6080a 9996023i bk2: 5768a 9992791i bk3: 5560a 10000498i bk4: 5788a 9992561i bk5: 5840a 9992287i bk6: 5844a 9995202i bk7: 5816a 9994440i bk8: 5608a 9991299i bk9: 5772a 9987161i bk10: 5828a 9988168i bk11: 5676a 9991952i bk12: 6492a 9984406i bk13: 6520a 9982198i bk14: 6640a 9985391i bk15: 6548a 9982354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388372
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10087828 n_nop=9937214 n_act=15682 n_pre=15666 n_req=33526 n_rd=96000 n_write=23266 bw_util=0.02365
n_activity=557898 dram_eff=0.4276
bk0: 6180a 9991342i bk1: 6296a 9987221i bk2: 5756a 9996067i bk3: 5812a 9996822i bk4: 5768a 9991488i bk5: 5680a 9993686i bk6: 5912a 9996113i bk7: 5724a 9995248i bk8: 5788a 9987958i bk9: 5716a 9990678i bk10: 5760a 9989014i bk11: 5620a 9988074i bk12: 6428a 9981989i bk13: 6396a 9981150i bk14: 6636a 9984616i bk15: 6528a 9984406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 12013, Miss_rate = 0.057, Pending_hits = 1692, Reservation_fails = 19
L2_cache_bank[1]: Access = 210694, Miss = 12114, Miss_rate = 0.057, Pending_hits = 1668, Reservation_fails = 12
L2_cache_bank[2]: Access = 209838, Miss = 11926, Miss_rate = 0.057, Pending_hits = 1650, Reservation_fails = 15
L2_cache_bank[3]: Access = 210306, Miss = 12052, Miss_rate = 0.057, Pending_hits = 1617, Reservation_fails = 5
L2_cache_bank[4]: Access = 209912, Miss = 11983, Miss_rate = 0.057, Pending_hits = 1657, Reservation_fails = 16
L2_cache_bank[5]: Access = 210764, Miss = 12092, Miss_rate = 0.057, Pending_hits = 1646, Reservation_fails = 17
L2_cache_bank[6]: Access = 211062, Miss = 12116, Miss_rate = 0.057, Pending_hits = 1623, Reservation_fails = 15
L2_cache_bank[7]: Access = 209674, Miss = 11913, Miss_rate = 0.057, Pending_hits = 1582, Reservation_fails = 15
L2_cache_bank[8]: Access = 210700, Miss = 12106, Miss_rate = 0.057, Pending_hits = 1709, Reservation_fails = 28
L2_cache_bank[9]: Access = 210329, Miss = 11994, Miss_rate = 0.057, Pending_hits = 1656, Reservation_fails = 12
L2_cache_bank[10]: Access = 210637, Miss = 12132, Miss_rate = 0.058, Pending_hits = 1673, Reservation_fails = 13
L2_cache_bank[11]: Access = 210428, Miss = 12018, Miss_rate = 0.057, Pending_hits = 1675, Reservation_fails = 7
L2_cache_bank[12]: Access = 210840, Miss = 12268, Miss_rate = 0.058, Pending_hits = 1712, Reservation_fails = 19
L2_cache_bank[13]: Access = 211242, Miss = 12262, Miss_rate = 0.058, Pending_hits = 1684, Reservation_fails = 13
L2_cache_bank[14]: Access = 210315, Miss = 12045, Miss_rate = 0.057, Pending_hits = 1574, Reservation_fails = 10
L2_cache_bank[15]: Access = 210991, Miss = 12121, Miss_rate = 0.057, Pending_hits = 1654, Reservation_fails = 13
L2_cache_bank[16]: Access = 245010, Miss = 12126, Miss_rate = 0.049, Pending_hits = 1950, Reservation_fails = 24
L2_cache_bank[17]: Access = 210104, Miss = 12014, Miss_rate = 0.057, Pending_hits = 1633, Reservation_fails = 17
L2_cache_bank[18]: Access = 208928, Miss = 12042, Miss_rate = 0.058, Pending_hits = 1670, Reservation_fails = 15
L2_cache_bank[19]: Access = 208640, Miss = 11953, Miss_rate = 0.057, Pending_hits = 1595, Reservation_fails = 15
L2_cache_bank[20]: Access = 208436, Miss = 12057, Miss_rate = 0.058, Pending_hits = 1664, Reservation_fails = 12
L2_cache_bank[21]: Access = 209375, Miss = 11943, Miss_rate = 0.057, Pending_hits = 1589, Reservation_fails = 8
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 265290
L2_total_cache_miss_rate = 0.0570
L2_total_cache_pending_hits = 36573
L2_total_cache_reservation_fails = 320
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3240515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.3311
	minimum = 6
	maximum = 59
Network latency average = 8.84422
	minimum = 6
	maximum = 59
Slowest packet = 9303741
Flit latency average = 8.79864
	minimum = 6
	maximum = 58
Slowest flit = 16019571
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00254757
	minimum = 0.00211494 (at node 24)
	maximum = 0.00292359 (at node 38)
Accepted packet rate average = 0.00254757
	minimum = 0.00211494 (at node 24)
	maximum = 0.00292359 (at node 38)
Injected flit rate average = 0.00382135
	minimum = 0.00211494 (at node 24)
	maximum = 0.00581608 (at node 38)
Accepted flit rate average= 0.00382135
	minimum = 0.00286139 (at node 45)
	maximum = 0.00475861 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.8566 (20 samples)
	minimum = 6 (20 samples)
	maximum = 503.6 (20 samples)
Network latency average = 21.7589 (20 samples)
	minimum = 6 (20 samples)
	maximum = 374.25 (20 samples)
Flit latency average = 22.3499 (20 samples)
	minimum = 6 (20 samples)
	maximum = 373.45 (20 samples)
Fragmentation average = 0.00772584 (20 samples)
	minimum = 0 (20 samples)
	maximum = 122.45 (20 samples)
Injected packet rate average = 0.0277772 (20 samples)
	minimum = 0.0229055 (20 samples)
	maximum = 0.0918213 (20 samples)
Accepted packet rate average = 0.0277772 (20 samples)
	minimum = 0.0229055 (20 samples)
	maximum = 0.0918213 (20 samples)
Injected flit rate average = 0.0434141 (20 samples)
	minimum = 0.0293449 (20 samples)
	maximum = 0.114859 (20 samples)
Accepted flit rate average = 0.0434141 (20 samples)
	minimum = 0.0316321 (20 samples)
	maximum = 0.173857 (20 samples)
Injected packet size average = 1.56294 (20 samples)
Accepted packet size average = 1.56294 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 47 sec (7427 sec)
gpgpu_simulation_rate = 16944 (inst/sec)
gpgpu_simulation_rate = 1336 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5162
gpu_sim_insn = 4970317
gpu_ipc =     962.8665
gpu_tot_sim_cycle = 10156335
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      12.8803
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3715950
gpu_stall_icnt2sh    = 11274437
partiton_reqs_in_parallel = 113564
partiton_reqs_in_parallel_total    = 115804924
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4134
partiton_reqs_in_parallel_util = 113564
partiton_reqs_in_parallel_util_total    = 115804924
gpu_sim_cycle_parition_util = 5162
gpu_tot_sim_cycle_parition_util    = 5424601
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3487
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     150.7877 GB/Sec
L2_BW_total  =      43.5431 GB/Sec
gpu_total_sim_rate=17575

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7301, 6868, 6865, 7614, 7099, 6800, 7758, 7135, 7338, 7163, 6567, 7736, 7463, 7140, 6854, 7113, 6625, 6233, 6400, 5713, 5685, 5953, 6248, 6107, 6273, 6162, 5657, 5997, 6258, 6467, 6093, 5980, 5928, 5541, 6411, 5919, 6028, 6487, 6375, 6068, 5939, 6113, 6313, 6372, 6197, 6112, 5846, 6269, 6155, 5866, 6260, 5659, 6503, 5731, 5918, 6323, 6061, 6325, 5394, 5683, 5812, 5805, 6029, 5340, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 14928233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14812723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 110624
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19396780	W0_Idle:150428460	W0_Scoreboard:119729789	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 964 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 10154690 
mrq_lat_table:203699 	5395 	6447 	39846 	26267 	14240 	16987 	23807 	25334 	9661 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3304342 	1199258 	44303 	27658 	9213 	7182 	20478 	25263 	18253 	2424 	7203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	683725 	161955 	1556270 	992395 	498645 	566904 	98609 	11478 	9112 	6468 	7044 	20586 	25016 	17939 	2397 	7195 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	758021 	917383 	1666614 	146576 	6336 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1098708 	56384 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1814 	505 	305 	153 	18 	17 	37 	32 	24 	21 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        31        40        16        16        16        16        51        50        55        74        45        46        45        46 
dram[1]:        43        43        46        45        16        16        17        16        50        50        71        72        44        48        44        47 
dram[2]:        46        45        43        41        16        16        16        16        50        50        70        70        43        46        36        42 
dram[3]:        43        45        45        45        17        16        16        16        50        50        70        73        42        45        45        39 
dram[4]:        43        38        45        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        44        49        41        46        16        16        16        16        50        50        67        50        43        47        39        45 
dram[6]:        39        42        44        46        16        16        17        16        50        50        73        61        45        48        45        43 
dram[7]:        39        47        44        46        16        16        16        16        50        50        67        68        41        45        37        44 
dram[8]:        42        42        28        42        16        16        17        16        50        50        66        69        93        43        45        40 
dram[9]:        44        44        33        33        16        16        16        16        55        55        62        70        41        44        36        37 
dram[10]:        35        40        29        45        17        16        16        16        55        58        69        50        44        45        46        46 
maximum service time to same row:
dram[0]:    240793    258990    478896    403510    240395    238795    468563    238805    278201    431495    332834    513748    240716    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    240353    240127    239998    239304    246719    496733    240471    239996    240398    746041 
dram[2]:    428347    240778    260748    336633    240470    240625    266664    240439    239980    275627    240128    240101    240507    466819    485654    747175 
dram[3]:    264056    253879    240380    567428    269719    321837    354392    240139    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    240060    306908    351486    301586    240388    240396    240209    293141    349571    240097    289887    446124    381675    240570    252585    240514 
dram[5]:    239176    240742    376647    458191    358050    336072    240344    387904    402845    267494    254189    238964    240069    265856    471366    259699 
dram[6]:    240514    307636    308929    240512    268224    329934    301590    240496    254644    387833    240026    251938    421221    363717    240305    289203 
dram[7]:    477618    240797    239206    240566    240581    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    240843    253593    240733    254230    240498    267354    240396    242828    240271    579987    584718    248614    240535    250109    278163    254178 
dram[9]:    252138    240699    240719    254008    335491    471074    291452    239526    516484    496384    240114    503333    240512    496868    493711    239904 
dram[10]:    443420    240867    249074    240555    416755    240121    246211    289556    276797    290418    240175    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.135055  2.228967  2.151617  2.164229  2.065657  2.055441  2.019608  2.011294  2.056643  2.059596  2.228889  2.188466  2.202370  2.216946  2.026817  2.121633 
dram[1]:  2.210953  2.069297  2.135776  2.177143  2.075055  2.075630  2.035714  2.005917  2.110423  2.104663  2.233149  2.252861  2.194444  2.193084  2.042918  2.065104 
dram[2]:  2.143870  2.151639  2.120768  2.172949  2.068020  2.097179  1.998982  2.021363  2.157950  2.159516  2.148265  2.258824  2.253777  2.164706  2.155268  2.132042 
dram[3]:  2.124249  2.201745  2.174444  2.098969  2.067427  2.112420  1.983657  2.041709  2.136646  2.121607  2.258675  2.240343  2.143767  2.249509  2.197183  2.117647 
dram[4]:  2.164813  2.167015  2.180828  2.199566  2.097107  2.061636  2.047009  2.046632  2.143611  2.110515  2.204103  2.302530  2.174115  2.097649  2.096546  2.140288 
dram[5]:  2.162189  2.110668  2.108954  2.164262  2.130108  2.028571  2.038501  2.037832  2.105473  2.113636  2.236897  2.236786  2.155576  2.135759  2.170174  2.204673 
dram[6]:  2.187933  2.206250  2.164927  2.204989  2.031283  2.027664  2.068159  2.093162  2.079444  2.143293  2.166012  2.205339  2.115809  2.169935  2.090278  2.121428 
dram[7]:  2.114688  2.178645  2.116402  2.161781  2.068041  2.083247  2.005076  2.022727  2.131712  2.076012  2.159751  2.184707  2.150144  2.176303  2.154955  2.043590 
dram[8]:  2.186790  2.223393  2.132258  2.176795  2.033831  2.052017  1.986014  2.006098  2.123343  2.102273  2.222335  2.233546  2.476766  2.180249  2.165730  2.122650 
dram[9]:  2.149590  2.224249  2.153761  2.162573  2.156216  2.094782  2.100636  1.997990  2.118626  2.077909  2.172839  2.188235  2.183693  2.261790  2.122283  2.148624 
dram[10]:  2.129424  2.163836  2.116101  2.249423  2.087420  2.100327  2.008920  2.047418  2.134831  2.156842  2.292035  2.209730  2.130996  2.148113  2.135836  2.129032 
average row locality = 371993/174333 = 2.133807
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1557      1530      1440      1453      1472      1480      1440      1437      1403      1427      1407      1452      1674      1658      1628      1685 
dram[1]:      1582      1565      1460      1424      1425      1444      1400      1460      1434      1416      1429      1481      1555      1596      1656      1673 
dram[2]:      1564      1534      1414      1450      1480      1464      1445      1451      1428      1400      1428      1467      1591      1659      1643      1675 
dram[3]:      1565      1497      1465      1479      1470      1442      1434      1440      1440      1395      1479      1438      1638      1586      1639      1640 
dram[4]:      1574      1516      1465      1502      1473      1449      1419      1425      1418      1401      1475      1447      1636      1609      1656      1654 
dram[5]:      1570      1526      1444      1446      1458      1457      1461      1447      1460      1373      1461      1450      1638      1655      1650      1667 
dram[6]:      1607      1577      1518      1488      1433      1436      1473      1518      1463      1463      1517      1494      1606      1629      1664      1670 
dram[7]:      1526      1551      1470      1471      1475      1478      1425      1445      1456      1460      1443      1483      1590      1589      1665      1656 
dram[8]:      1557      1547      1458      1472      1472      1424      1446      1444      1464      1424      1480      1450      1627      1607      1627      1653 
dram[9]:      1550      1520      1442      1390      1447      1460      1461      1454      1406      1447      1462      1421      1623      1631      1660      1637 
dram[10]:      1546      1574      1439      1453      1442      1420      1478      1431      1452      1435      1445      1408      1609      1599      1659      1632 
total reads: 265489
bank skew: 1685/1373 = 1.23
chip skew: 24556/24000 = 1.02
number of total write accesses:
dram[0]:       593       563       490       471       573       522       517       522       594       612       599       673       742       723       715       757 
dram[1]:       598       585       522       481       455       532       481       574       611       615       592       684       657       687       724       706 
dram[2]:       552       566       465       510       557       543       518       536       635       563       615       645       647       733       689       747 
dram[3]:       555       522       492       557       523       531       508       567       624       559       669       650       718       704       701       700 
dram[4]:       567       560       537       526       557       491       497       550       612       566       674       646       699       711       711       726 
dram[5]:       603       591       511       504       523       531       551       546       656       580       673       666       759       752       722       692 
dram[6]:       605       541       556       545       515       543       560       594       631       646       688       654       696       695       744       706 
dram[7]:       576       571       530       520       531       524       550       513       648       643       639       717       644       707       727       735 
dram[8]:       562       563       525       498       572       509       542       530       619       611       709       654      1038       667       686       718 
dram[9]:       548       553       505       459       513       507       522       534       630       660       650       625       707       719       683       705 
dram[10]:       560       592       493       495       516       506       549       512       638       614       627       636       701       678       731       678 
total reads: 106504
bank skew: 1038/455 = 2.28
chip skew: 10003/9504 = 1.05
average mf latency per bank:
dram[0]:      11943     11556     12515     12657     13270     13966     14896     15006     12405     12229     12250     11002      9810      9587     10371     10855
dram[1]:      12037     11965     12409     12724     14710     14400     14976     14339     12596     12046     12399     11573      9861     10267     10674     10316
dram[2]:      12728     11523     13123     12631     13369     12902     15153     15256     11914     12825     11419     11761     10753      9876     11346     11014
dram[3]:      12395     11859     13712     11623     13721     14319     13992     14187     12357     12720     11519     11144      9468     10184     11164     11068
dram[4]:      12408     12540     12262     13065     13467     14775     14004     13545     12480     12651     11092     12282      9478     10033     10986     11099
dram[5]:      11309     12119     12550     12179     13558     13537     14324     13940     12238     12101     10175     11833      9484      9412     10846     11099
dram[6]:      11551     13194     13007     12515     13758     14327     15119     15684     13316     11837     11118     11674      9317      9929     10078     10263
dram[7]:      11775     12050     12656     12248     13635     13539     13779     14634     11895     12114     12006     10312      9684      9845     10413     10131
dram[8]:      12039     11570     11548     12596     12801     13471     14862     15186     12133     13906     10990     11461     11556     10434     10624     10400
dram[9]:      11814     12600     12533     13195     13965     13309     14130     14361     13069     12887     11114     10935     10056      9866     10978     10710
dram[10]:      12551     12343     13337     13512     13895     13796     14082     14548     11622     12104     12018     11266      9567      9231     10714     10601
maximum mf latency per bank:
dram[0]:     240700    240807    240123    240661    260535    260520    260341    260327    260277    260282    240317    240292    224767    240394    224508    240235
dram[1]:     240850    240916    240618    240625    260249    260154    260332    260342    260220    260223    248804    240325    240408    240349    240318    240144
dram[2]:     240825    240830    240658    240829    260141    260025    260409    260929    260231    260241    240163    240338    240461    240433    240261    240360
dram[3]:     257915    240159    240781    240692    260437    260424    260741    260772    260195    260375    240448    240384    240402    240314    240267    240258
dram[4]:     240893    240896    240881    240770    260274    260464    260502    260810    260396    260276    240238    240353    240393    240355    240227    240152
dram[5]:     240673    240768    240749    240198    260436    260448    260602    260917    260405    260374    240238    240261    240361    240364    240217    240285
dram[6]:     241272    240930    240940    240602    260590    260261    260603    260662    260240    260464    240477    240379    240527    240571    240199    240132
dram[7]:     240704    240829    240707    240822    260069    260084    260088    260867    260227    260107    240466    248157    240286    240433    224452    257910
dram[8]:     240732    240636    240608    240667    260105    260077    260873    260338    260277    260233    240399    240470    240432    240435    248288    240251
dram[9]:     241024    240851    240991    240693    260033    260087    260201    260342    240582    260140    240452    240376    240582    240393    240146    240182
dram[10]:     240839    240833    240874    258751    260247    260584    260337    260365    260225    260131    240395    240375    240438    240370    240408    240041
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9945318 n_act=15950 n_pre=15934 n_req=33809 n_rd=96572 n_write=23638 bw_util=0.02381
n_activity=562881 dram_eff=0.4271
bk0: 6228a 10003075i bk1: 6120a 10004730i bk2: 5760a 10005624i bk3: 5812a 10003776i bk4: 5888a 10000023i bk5: 5920a 10001346i bk6: 5760a 10007324i bk7: 5748a 10005397i bk8: 5612a 10004438i bk9: 5708a 10002967i bk10: 5628a 10004498i bk11: 5808a 10000320i bk12: 6696a 9991179i bk13: 6632a 9992515i bk14: 6512a 9990377i bk15: 6740a 9989776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.3847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9946559 n_act=15790 n_pre=15774 n_req=33504 n_rd=96000 n_write=23289 bw_util=0.02363
n_activity=558302 dram_eff=0.4273
bk0: 6328a 9998159i bk1: 6260a 9999598i bk2: 5840a 10005743i bk3: 5696a 10004368i bk4: 5700a 10005451i bk5: 5776a 10002388i bk6: 5600a 10006808i bk7: 5840a 10004072i bk8: 5736a 10000767i bk9: 5664a 10001394i bk10: 5716a 10004008i bk11: 5924a 9996996i bk12: 6220a 9997294i bk13: 6384a 9994012i bk14: 6624a 9994553i bk15: 6692a 9994066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9946360 n_act=15725 n_pre=15709 n_req=33614 n_rd=96372 n_write=23246 bw_util=0.02369
n_activity=560245 dram_eff=0.427
bk0: 6256a 10000040i bk1: 6136a 9999788i bk2: 5656a 10006937i bk3: 5800a 10002560i bk4: 5920a 9999122i bk5: 5856a 10001643i bk6: 5780a 10006539i bk7: 5804a 10005204i bk8: 5712a 10002914i bk9: 5600a 10005145i bk10: 5712a 10000476i bk11: 5868a 10001136i bk12: 6364a 9994246i bk13: 6636a 9989130i bk14: 6572a 9995141i bk15: 6700a 9987897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9946453 n_act=15702 n_pre=15686 n_req=33627 n_rd=96188 n_write=23383 bw_util=0.02368
n_activity=558905 dram_eff=0.4279
bk0: 6260a 10003064i bk1: 5988a 10008540i bk2: 5860a 10003523i bk3: 5916a 9997708i bk4: 5880a 9997788i bk5: 5768a 9997988i bk6: 5736a 10004105i bk7: 5760a 9999713i bk8: 5760a 9999317i bk9: 5580a 10005384i bk10: 5916a 9998858i bk11: 5752a 9996662i bk12: 6552a 9990320i bk13: 6344a 9994295i bk14: 6556a 9992353i bk15: 6560a 9992122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396809
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9945828 n_act=15781 n_pre=15765 n_req=33749 n_rd=96476 n_write=23562 bw_util=0.02378
n_activity=561738 dram_eff=0.4274
bk0: 6296a 10003620i bk1: 6064a 10004296i bk2: 5860a 10006061i bk3: 6008a 10002563i bk4: 5892a 9997450i bk5: 5796a 10000467i bk6: 5676a 10004130i bk7: 5700a 10001995i bk8: 5672a 10003929i bk9: 5604a 10000631i bk10: 5900a 10000685i bk11: 5788a 10003014i bk12: 6544a 9992755i bk13: 6436a 9992374i bk14: 6624a 9992761i bk15: 6616a 9992102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395904
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9944794 n_act=15942 n_pre=15926 n_req=34023 n_rd=96652 n_write=24098 bw_util=0.02392
n_activity=566495 dram_eff=0.4263
bk0: 6280a 10002010i bk1: 6104a 10000572i bk2: 5776a 10006876i bk3: 5784a 10005196i bk4: 5832a 10000014i bk5: 5828a 9999610i bk6: 5844a 10005005i bk7: 5788a 9999176i bk8: 5840a 9997682i bk9: 5492a 10003534i bk10: 5844a 10000938i bk11: 5800a 9998887i bk12: 6552a 9990877i bk13: 6620a 9989168i bk14: 6600a 9992348i bk15: 6668a 9992207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391206
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9942507 n_act=16192 n_pre=16176 n_req=34475 n_rd=98224 n_write=24313 bw_util=0.02427
n_activity=571168 dram_eff=0.4291
bk0: 6428a 9998025i bk1: 6308a 9998491i bk2: 6072a 10000900i bk3: 5952a 9999188i bk4: 5732a 9999636i bk5: 5744a 9994873i bk6: 5892a 9999164i bk7: 6072a 9995789i bk8: 5852a 9996853i bk9: 5852a 9997673i bk10: 6068a 9994286i bk11: 5976a 9996059i bk12: 6424a 9994766i bk13: 6516a 9991542i bk14: 6656a 9985396i bk15: 6680a 9990188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411005
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9944599 n_act=16063 n_pre=16047 n_req=33958 n_rd=96732 n_write=23971 bw_util=0.02391
n_activity=566024 dram_eff=0.4265
bk0: 6104a 9999541i bk1: 6204a 10000180i bk2: 5880a 10000923i bk3: 5884a 10000817i bk4: 5900a 9995901i bk5: 5912a 9996828i bk6: 5700a 10003896i bk7: 5780a 10006537i bk8: 5824a 9997970i bk9: 5840a 9996302i bk10: 5772a 9999409i bk11: 5932a 9994618i bk12: 6360a 9991946i bk13: 6356a 9992114i bk14: 6660a 9991936i bk15: 6624a 9991175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398815
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9945146 n_act=15865 n_pre=15849 n_req=34155 n_rd=96608 n_write=23944 bw_util=0.02388
n_activity=561828 dram_eff=0.4291
bk0: 6228a 10000182i bk1: 6188a 10001158i bk2: 5832a 10004371i bk3: 5888a 10003440i bk4: 5888a 9998772i bk5: 5696a 9999089i bk6: 5784a 10001000i bk7: 5776a 10003327i bk8: 5856a 9995342i bk9: 5696a 9998097i bk10: 5920a 9994568i bk11: 5800a 10000082i bk12: 6508a 9990617i bk13: 6428a 9993009i bk14: 6508a 9992018i bk15: 6612a 9989343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.404111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9946900 n_act=15636 n_pre=15620 n_req=33531 n_rd=96044 n_write=23212 bw_util=0.02362
n_activity=557408 dram_eff=0.4279
bk0: 6200a 10002445i bk1: 6080a 10005607i bk2: 5768a 10002375i bk3: 5560a 10010082i bk4: 5788a 10002145i bk5: 5840a 10001871i bk6: 5844a 10004788i bk7: 5816a 10004026i bk8: 5624a 10000830i bk9: 5788a 9996697i bk10: 5848a 9997691i bk11: 5684a 10001495i bk12: 6492a 9993989i bk13: 6524a 9991749i bk14: 6640a 9994973i bk15: 6548a 9991936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.38801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10097412 n_nop=9946698 n_act=15688 n_pre=15672 n_req=33548 n_rd=96088 n_write=23266 bw_util=0.02364
n_activity=558386 dram_eff=0.4275
bk0: 6184a 10000893i bk1: 6296a 9996802i bk2: 5756a 10005648i bk3: 5812a 10006404i bk4: 5768a 10001072i bk5: 5680a 10003271i bk6: 5912a 10005698i bk7: 5724a 10004835i bk8: 5808a 9997484i bk9: 5740a 10000165i bk10: 5780a 9998563i bk11: 5632a 9997613i bk12: 6436a 9991534i bk13: 6396a 9990732i bk14: 6636a 9994198i bk15: 6528a 9993989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1712, Reservation_fails = 19
L2_cache_bank[1]: Access = 211067, Miss = 12122, Miss_rate = 0.057, Pending_hits = 1686, Reservation_fails = 12
L2_cache_bank[2]: Access = 210211, Miss = 11941, Miss_rate = 0.057, Pending_hits = 1689, Reservation_fails = 15
L2_cache_bank[3]: Access = 210680, Miss = 12059, Miss_rate = 0.057, Pending_hits = 1632, Reservation_fails = 5
L2_cache_bank[4]: Access = 210288, Miss = 11993, Miss_rate = 0.057, Pending_hits = 1678, Reservation_fails = 16
L2_cache_bank[5]: Access = 211136, Miss = 12100, Miss_rate = 0.057, Pending_hits = 1666, Reservation_fails = 17
L2_cache_bank[6]: Access = 211440, Miss = 12130, Miss_rate = 0.057, Pending_hits = 1658, Reservation_fails = 15
L2_cache_bank[7]: Access = 210047, Miss = 11917, Miss_rate = 0.057, Pending_hits = 1592, Reservation_fails = 15
L2_cache_bank[8]: Access = 211072, Miss = 12116, Miss_rate = 0.057, Pending_hits = 1735, Reservation_fails = 28
L2_cache_bank[9]: Access = 210701, Miss = 12003, Miss_rate = 0.057, Pending_hits = 1677, Reservation_fails = 12
L2_cache_bank[10]: Access = 211012, Miss = 12142, Miss_rate = 0.058, Pending_hits = 1698, Reservation_fails = 13
L2_cache_bank[11]: Access = 210803, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1679, Reservation_fails = 7
L2_cache_bank[12]: Access = 211213, Miss = 12281, Miss_rate = 0.058, Pending_hits = 1745, Reservation_fails = 19
L2_cache_bank[13]: Access = 211616, Miss = 12275, Miss_rate = 0.058, Pending_hits = 1714, Reservation_fails = 13
L2_cache_bank[14]: Access = 210687, Miss = 12050, Miss_rate = 0.057, Pending_hits = 1588, Reservation_fails = 10
L2_cache_bank[15]: Access = 211362, Miss = 12133, Miss_rate = 0.057, Pending_hits = 1683, Reservation_fails = 13
L2_cache_bank[16]: Access = 245379, Miss = 12131, Miss_rate = 0.049, Pending_hits = 1965, Reservation_fails = 24
L2_cache_bank[17]: Access = 210474, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1648, Reservation_fails = 17
L2_cache_bank[18]: Access = 209302, Miss = 12051, Miss_rate = 0.058, Pending_hits = 1696, Reservation_fails = 15
L2_cache_bank[19]: Access = 209012, Miss = 11960, Miss_rate = 0.057, Pending_hits = 1615, Reservation_fails = 15
L2_cache_bank[20]: Access = 208811, Miss = 12070, Miss_rate = 0.058, Pending_hits = 1694, Reservation_fails = 12
L2_cache_bank[21]: Access = 209749, Miss = 11952, Miss_rate = 0.057, Pending_hits = 1613, Reservation_fails = 8
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 265489
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 37063
L2_total_cache_reservation_fails = 320
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.68022
	minimum = 6
	maximum = 40
Network latency average = 7.57994
	minimum = 6
	maximum = 32
Slowest packet = 9315148
Flit latency average = 7.2895
	minimum = 6
	maximum = 31
Slowest flit = 16051865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0318233
	minimum = 0.0270296 (at node 23)
	maximum = 0.0366208 (at node 34)
Accepted packet rate average = 0.0318233
	minimum = 0.0270296 (at node 23)
	maximum = 0.0366208 (at node 34)
Injected flit rate average = 0.0477349
	minimum = 0.0271265 (at node 23)
	maximum = 0.0731447 (at node 34)
Accepted flit rate average= 0.0477349
	minimum = 0.0357489 (at node 44)
	maximum = 0.0605503 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.5149 (21 samples)
	minimum = 6 (21 samples)
	maximum = 481.524 (21 samples)
Network latency average = 21.0837 (21 samples)
	minimum = 6 (21 samples)
	maximum = 357.952 (21 samples)
Flit latency average = 21.6327 (21 samples)
	minimum = 6 (21 samples)
	maximum = 357.143 (21 samples)
Fragmentation average = 0.00735794 (21 samples)
	minimum = 0 (21 samples)
	maximum = 116.619 (21 samples)
Injected packet rate average = 0.0279698 (21 samples)
	minimum = 0.0231019 (21 samples)
	maximum = 0.0891927 (21 samples)
Accepted packet rate average = 0.0279698 (21 samples)
	minimum = 0.0231019 (21 samples)
	maximum = 0.0891927 (21 samples)
Injected flit rate average = 0.0436198 (21 samples)
	minimum = 0.0292392 (21 samples)
	maximum = 0.112872 (21 samples)
Accepted flit rate average = 0.0436198 (21 samples)
	minimum = 0.0318281 (21 samples)
	maximum = 0.168461 (21 samples)
Injected packet size average = 1.55953 (21 samples)
Accepted packet size average = 1.55953 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 3 sec (7443 sec)
gpgpu_simulation_rate = 17575 (inst/sec)
gpgpu_simulation_rate = 1364 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3173
gpu_sim_insn = 4446804
gpu_ipc =    1401.4510
gpu_tot_sim_cycle = 10381658
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      13.0291
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3715950
gpu_stall_icnt2sh    = 11274470
partiton_reqs_in_parallel = 69806
partiton_reqs_in_parallel_total    = 115918488
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.1724
partiton_reqs_in_parallel_util = 69806
partiton_reqs_in_parallel_util_total    = 115918488
gpu_sim_cycle_parition_util = 3173
gpu_tot_sim_cycle_parition_util    = 5429763
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.3491
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.0845 GB/Sec
L2_BW_total  =      42.6726 GB/Sec
gpu_total_sim_rate=18136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7406, 6973, 6970, 7719, 7204, 6905, 7863, 7240, 7443, 7268, 6672, 7841, 7568, 7245, 6959, 7218, 6730, 6338, 6505, 5818, 5790, 6058, 6353, 6212, 6378, 6267, 5762, 6102, 6363, 6572, 6198, 6085, 6012, 5625, 6495, 6003, 6112, 6571, 6459, 6152, 6023, 6197, 6397, 6456, 6281, 6196, 5930, 6353, 6239, 5950, 6344, 5743, 6587, 5815, 6002, 6407, 6145, 6409, 5478, 5767, 5896, 5889, 6113, 5424, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 14928233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14812723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 110624
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19412995	W0_Idle:150430862	W0_Scoreboard:119759623	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1527 
maxdqlatency = 0 
maxmflatency = 260929 
averagemflatency = 963 
max_icnt2mem_latency = 260606 
max_icnt2sh_latency = 10154690 
mrq_lat_table:203699 	5395 	6447 	39846 	26267 	14240 	16987 	23807 	25334 	9661 	310 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3312513 	1199258 	44303 	27658 	9213 	7182 	20478 	25263 	18253 	2424 	7203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	691630 	162221 	1556270 	992395 	498645 	566904 	98609 	11478 	9112 	6468 	7044 	20586 	25016 	17939 	2397 	7195 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	764611 	918863 	1666715 	146576 	6336 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	14830 	1098708 	56384 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1821 	505 	305 	153 	18 	17 	37 	32 	24 	21 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        31        40        16        16        16        16        51        50        55        74        45        46        45        46 
dram[1]:        43        43        46        45        16        16        17        16        50        50        71        72        44        48        44        47 
dram[2]:        46        45        43        41        16        16        16        16        50        50        70        70        43        46        36        42 
dram[3]:        43        45        45        45        17        16        16        16        50        50        70        73        42        45        45        39 
dram[4]:        43        38        45        38        16        16        16        16        50        50        68        72        44        46        46        46 
dram[5]:        44        49        41        46        16        16        16        16        50        50        67        50        43        47        39        45 
dram[6]:        39        42        44        46        16        16        17        16        50        50        73        61        45        48        45        43 
dram[7]:        39        47        44        46        16        16        16        16        50        50        67        68        41        45        37        44 
dram[8]:        42        42        28        42        16        16        17        16        50        50        66        69        93        43        45        40 
dram[9]:        44        44        33        33        16        16        16        16        55        55        62        70        41        44        36        37 
dram[10]:        35        40        29        45        17        16        16        16        55        58        69        50        44        45        46        46 
maximum service time to same row:
dram[0]:    240793    258990    478896    403510    240395    238795    468563    238805    278201    431495    332834    513748    240716    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    254015    263728    240353    240127    239998    239304    246719    496733    240471    239996    240398    746041 
dram[2]:    428347    240778    260748    336633    240470    240625    266664    240439    239980    275627    240128    240101    240507    466819    485654    747175 
dram[3]:    264056    253879    240380    567428    269719    321837    354392    240139    361436    268952    551436    584035    447535    499050    747525    253755 
dram[4]:    240060    306908    351486    301586    240388    240396    240209    293141    349571    240097    289887    446124    381675    240570    252585    240514 
dram[5]:    239176    240742    376647    458191    358050    336072    240344    387904    402845    267494    254189    238964    240069    265856    471366    259699 
dram[6]:    240514    307636    308929    240512    268224    329934    301590    240496    254644    387833    240026    251938    421221    363717    240305    289203 
dram[7]:    477618    240797    239206    240566    240581    285261    464461    251619    483280    579749    285909    265307    476070    434990    251132    287778 
dram[8]:    240843    253593    240733    254230    240498    267354    240396    242828    240271    579987    584718    248614    240535    250109    278163    254178 
dram[9]:    252138    240699    240719    254008    335491    471074    291452    239526    516484    496384    240114    503333    240512    496868    493711    239904 
dram[10]:    443420    240867    249074    240555    416755    240121    246211    289556    276797    290418    240175    281505    307835    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.135055  2.228967  2.151617  2.164229  2.065657  2.055441  2.019608  2.011294  2.056643  2.059596  2.228889  2.188466  2.202370  2.216946  2.026817  2.121633 
dram[1]:  2.210953  2.069297  2.135776  2.177143  2.075055  2.075630  2.035714  2.005917  2.110423  2.104663  2.233149  2.252861  2.194444  2.193084  2.042918  2.065104 
dram[2]:  2.143870  2.151639  2.120768  2.172949  2.068020  2.097179  1.998982  2.021363  2.157950  2.159516  2.148265  2.258824  2.253777  2.164706  2.155268  2.132042 
dram[3]:  2.124249  2.201745  2.174444  2.098969  2.067427  2.112420  1.983657  2.041709  2.136646  2.121607  2.258675  2.240343  2.143767  2.249509  2.197183  2.117647 
dram[4]:  2.164813  2.167015  2.180828  2.199566  2.097107  2.061636  2.047009  2.046632  2.143611  2.110515  2.204103  2.302530  2.174115  2.097649  2.096546  2.140288 
dram[5]:  2.162189  2.110668  2.108954  2.164262  2.130108  2.028571  2.038501  2.037832  2.105473  2.113636  2.236897  2.236786  2.155576  2.135759  2.170174  2.204673 
dram[6]:  2.187933  2.206250  2.164927  2.204989  2.031283  2.027664  2.068159  2.093162  2.079444  2.143293  2.166012  2.205339  2.115809  2.169935  2.090278  2.121428 
dram[7]:  2.114688  2.178645  2.116402  2.161781  2.068041  2.083247  2.005076  2.022727  2.131712  2.076012  2.159751  2.184707  2.150144  2.176303  2.154955  2.043590 
dram[8]:  2.186790  2.223393  2.132258  2.176795  2.033831  2.052017  1.986014  2.006098  2.123343  2.102273  2.222335  2.233546  2.476766  2.180249  2.165730  2.122650 
dram[9]:  2.149590  2.224249  2.153761  2.162573  2.156216  2.094782  2.100636  1.997990  2.118626  2.077909  2.172839  2.188235  2.183693  2.261790  2.122283  2.148624 
dram[10]:  2.129424  2.163836  2.116101  2.249423  2.087420  2.100327  2.008920  2.047418  2.134831  2.156842  2.292035  2.209730  2.130996  2.148113  2.135836  2.129032 
average row locality = 371993/174333 = 2.133807
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1557      1530      1440      1453      1472      1480      1440      1437      1403      1427      1407      1452      1674      1658      1628      1685 
dram[1]:      1582      1565      1460      1424      1425      1444      1400      1460      1434      1416      1429      1481      1555      1596      1656      1673 
dram[2]:      1564      1534      1414      1450      1480      1464      1445      1451      1428      1400      1428      1467      1591      1659      1643      1675 
dram[3]:      1565      1497      1465      1479      1470      1442      1434      1440      1440      1395      1479      1438      1638      1586      1639      1640 
dram[4]:      1574      1516      1465      1502      1473      1449      1419      1425      1418      1401      1475      1447      1636      1609      1656      1654 
dram[5]:      1570      1526      1444      1446      1458      1457      1461      1447      1460      1373      1461      1450      1638      1655      1650      1667 
dram[6]:      1607      1577      1518      1488      1433      1436      1473      1518      1463      1463      1517      1494      1606      1629      1664      1670 
dram[7]:      1526      1551      1470      1471      1475      1478      1425      1445      1456      1460      1443      1483      1590      1589      1665      1656 
dram[8]:      1557      1547      1458      1472      1472      1424      1446      1444      1464      1424      1480      1450      1627      1607      1627      1653 
dram[9]:      1550      1520      1442      1390      1447      1460      1461      1454      1406      1447      1462      1421      1623      1631      1660      1637 
dram[10]:      1546      1574      1439      1453      1442      1420      1478      1431      1452      1435      1445      1408      1609      1599      1659      1632 
total reads: 265489
bank skew: 1685/1373 = 1.23
chip skew: 24556/24000 = 1.02
number of total write accesses:
dram[0]:       593       563       490       471       573       522       517       522       594       612       599       673       742       723       715       757 
dram[1]:       598       585       522       481       455       532       481       574       611       615       592       684       657       687       724       706 
dram[2]:       552       566       465       510       557       543       518       536       635       563       615       645       647       733       689       747 
dram[3]:       555       522       492       557       523       531       508       567       624       559       669       650       718       704       701       700 
dram[4]:       567       560       537       526       557       491       497       550       612       566       674       646       699       711       711       726 
dram[5]:       603       591       511       504       523       531       551       546       656       580       673       666       759       752       722       692 
dram[6]:       605       541       556       545       515       543       560       594       631       646       688       654       696       695       744       706 
dram[7]:       576       571       530       520       531       524       550       513       648       643       639       717       644       707       727       735 
dram[8]:       562       563       525       498       572       509       542       530       619       611       709       654      1038       667       686       718 
dram[9]:       548       553       505       459       513       507       522       534       630       660       650       625       707       719       683       705 
dram[10]:       560       592       493       495       516       506       549       512       638       614       627       636       701       678       731       678 
total reads: 106504
bank skew: 1038/455 = 2.28
chip skew: 10003/9504 = 1.05
average mf latency per bank:
dram[0]:      11943     11556     12515     12657     13274     13970     14900     15010     12409     12233     12254     11006      9814      9590     10374     10859
dram[1]:      12037     11965     12409     12724     14714     14404     14980     14344     12600     12050     12404     11577      9865     10271     10677     10319
dram[2]:      12728     11523     13123     12631     13373     12906     15157     15260     11918     12830     11424     11765     10757      9879     11350     11018
dram[3]:      12395     11859     13712     11623     13724     14323     13996     14191     12361     12725     11523     11148      9471     10188     11167     11071
dram[4]:      12408     12540     12262     13065     13470     14779     14009     13549     12484     12655     11096     12286      9482     10037     10990     11103
dram[5]:      11309     12119     12550     12179     13561     13540     14328     13945     12242     12106     10179     11837      9488      9415     10849     11103
dram[6]:      11551     13194     13007     12515     13761     14330     15123     15688     13320     11841     11122     11678      9321      9933     10082     10267
dram[7]:      11775     12050     12656     12248     13639     13542     13784     14639     11899     12118     12010     10316      9687      9849     10416     10134
dram[8]:      12039     11570     11548     12596     12804     13475     14867     15190     12137     13910     10994     11465     11559     10438     10628     10404
dram[9]:      11814     12600     12533     13195     13969     13313     14135     14366     13073     12891     11118     10939     10060      9869     10981     10714
dram[10]:      12551     12343     13337     13512     13898     13800     14086     14552     11626     12108     12022     11270      9570      9235     10717     10605
maximum mf latency per bank:
dram[0]:     240700    240807    240123    240661    260535    260520    260341    260327    260277    260282    240317    240292    224767    240394    224508    240235
dram[1]:     240850    240916    240618    240625    260249    260154    260332    260342    260220    260223    248804    240325    240408    240349    240318    240144
dram[2]:     240825    240830    240658    240829    260141    260025    260409    260929    260231    260241    240163    240338    240461    240433    240261    240360
dram[3]:     257915    240159    240781    240692    260437    260424    260741    260772    260195    260375    240448    240384    240402    240314    240267    240258
dram[4]:     240893    240896    240881    240770    260274    260464    260502    260810    260396    260276    240238    240353    240393    240355    240227    240152
dram[5]:     240673    240768    240749    240198    260436    260448    260602    260917    260405    260374    240238    240261    240361    240364    240217    240285
dram[6]:     241272    240930    240940    240602    260590    260261    260603    260662    260240    260464    240477    240379    240527    240571    240199    240132
dram[7]:     240704    240829    240707    240822    260069    260084    260088    260867    260227    260107    240466    248157    240286    240433    224452    257910
dram[8]:     240732    240636    240608    240667    260105    260077    260873    260338    260277    260233    240399    240470    240432    240435    248288    240251
dram[9]:     241024    240851    240991    240693    260033    260087    260201    260342    240582    260140    240452    240376    240582    240393    240146    240182
dram[10]:     240839    240833    240874    258751    260247    260584    260337    260365    260225    260131    240395    240375    240438    240370    240408    240041
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9951208 n_act=15950 n_pre=15934 n_req=33809 n_rd=96572 n_write=23638 bw_util=0.0238
n_activity=562881 dram_eff=0.4271
bk0: 6228a 10008965i bk1: 6120a 10010620i bk2: 5760a 10011514i bk3: 5812a 10009666i bk4: 5888a 10005913i bk5: 5920a 10007236i bk6: 5760a 10013214i bk7: 5748a 10011287i bk8: 5612a 10010328i bk9: 5708a 10008857i bk10: 5628a 10010388i bk11: 5808a 10006210i bk12: 6696a 9997069i bk13: 6632a 9998405i bk14: 6512a 9996267i bk15: 6740a 9995666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9952449 n_act=15790 n_pre=15774 n_req=33504 n_rd=96000 n_write=23289 bw_util=0.02361
n_activity=558302 dram_eff=0.4273
bk0: 6328a 10004049i bk1: 6260a 10005488i bk2: 5840a 10011633i bk3: 5696a 10010258i bk4: 5700a 10011341i bk5: 5776a 10008278i bk6: 5600a 10012698i bk7: 5840a 10009962i bk8: 5736a 10006657i bk9: 5664a 10007284i bk10: 5716a 10009898i bk11: 5924a 10002886i bk12: 6220a 10003184i bk13: 6384a 9999902i bk14: 6624a 10000443i bk15: 6692a 9999956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9952250 n_act=15725 n_pre=15709 n_req=33614 n_rd=96372 n_write=23246 bw_util=0.02368
n_activity=560245 dram_eff=0.427
bk0: 6256a 10005930i bk1: 6136a 10005678i bk2: 5656a 10012827i bk3: 5800a 10008450i bk4: 5920a 10005012i bk5: 5856a 10007533i bk6: 5780a 10012429i bk7: 5804a 10011094i bk8: 5712a 10008804i bk9: 5600a 10011035i bk10: 5712a 10006366i bk11: 5868a 10007026i bk12: 6364a 10000136i bk13: 6636a 9995020i bk14: 6572a 10001031i bk15: 6700a 9993787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.384639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9952343 n_act=15702 n_pre=15686 n_req=33627 n_rd=96188 n_write=23383 bw_util=0.02367
n_activity=558905 dram_eff=0.4279
bk0: 6260a 10008954i bk1: 5988a 10014430i bk2: 5860a 10009413i bk3: 5916a 10003598i bk4: 5880a 10003678i bk5: 5768a 10003878i bk6: 5736a 10009995i bk7: 5760a 10005603i bk8: 5760a 10005207i bk9: 5580a 10011274i bk10: 5916a 10004748i bk11: 5752a 10002552i bk12: 6552a 9996210i bk13: 6344a 10000185i bk14: 6556a 9998243i bk15: 6560a 9998012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.396577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9951718 n_act=15781 n_pre=15765 n_req=33749 n_rd=96476 n_write=23562 bw_util=0.02376
n_activity=561738 dram_eff=0.4274
bk0: 6296a 10009510i bk1: 6064a 10010186i bk2: 5860a 10011951i bk3: 6008a 10008453i bk4: 5892a 10003340i bk5: 5796a 10006357i bk6: 5676a 10010020i bk7: 5700a 10007885i bk8: 5672a 10009819i bk9: 5604a 10006521i bk10: 5900a 10006575i bk11: 5788a 10008904i bk12: 6544a 9998645i bk13: 6436a 9998264i bk14: 6624a 9998651i bk15: 6616a 9997992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395673
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9950684 n_act=15942 n_pre=15926 n_req=34023 n_rd=96652 n_write=24098 bw_util=0.0239
n_activity=566495 dram_eff=0.4263
bk0: 6280a 10007900i bk1: 6104a 10006462i bk2: 5776a 10012766i bk3: 5784a 10011086i bk4: 5832a 10005904i bk5: 5828a 10005500i bk6: 5844a 10010895i bk7: 5788a 10005066i bk8: 5840a 10003572i bk9: 5492a 10009424i bk10: 5844a 10006828i bk11: 5800a 10004777i bk12: 6552a 9996767i bk13: 6620a 9995058i bk14: 6600a 9998238i bk15: 6668a 9998097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390978
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9948397 n_act=16192 n_pre=16176 n_req=34475 n_rd=98224 n_write=24313 bw_util=0.02426
n_activity=571168 dram_eff=0.4291
bk0: 6428a 10003915i bk1: 6308a 10004381i bk2: 6072a 10006790i bk3: 5952a 10005078i bk4: 5732a 10005526i bk5: 5744a 10000763i bk6: 5892a 10005054i bk7: 6072a 10001679i bk8: 5852a 10002743i bk9: 5852a 10003563i bk10: 6068a 10000176i bk11: 5976a 10001949i bk12: 6424a 10000656i bk13: 6516a 9997432i bk14: 6656a 9991286i bk15: 6680a 9996078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.410766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9950489 n_act=16063 n_pre=16047 n_req=33958 n_rd=96732 n_write=23971 bw_util=0.02389
n_activity=566024 dram_eff=0.4265
bk0: 6104a 10005431i bk1: 6204a 10006070i bk2: 5880a 10006813i bk3: 5884a 10006707i bk4: 5900a 10001791i bk5: 5912a 10002718i bk6: 5700a 10009786i bk7: 5780a 10012427i bk8: 5824a 10003860i bk9: 5840a 10002192i bk10: 5772a 10005299i bk11: 5932a 10000508i bk12: 6360a 9997836i bk13: 6356a 9998004i bk14: 6660a 9997826i bk15: 6624a 9997065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.398582
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9951036 n_act=15865 n_pre=15849 n_req=34155 n_rd=96608 n_write=23944 bw_util=0.02386
n_activity=561828 dram_eff=0.4291
bk0: 6228a 10006072i bk1: 6188a 10007048i bk2: 5832a 10010261i bk3: 5888a 10009330i bk4: 5888a 10004662i bk5: 5696a 10004979i bk6: 5784a 10006890i bk7: 5776a 10009217i bk8: 5856a 10001232i bk9: 5696a 10003987i bk10: 5920a 10000458i bk11: 5800a 10005972i bk12: 6508a 9996507i bk13: 6428a 9998899i bk14: 6508a 9997908i bk15: 6612a 9995233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403876
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9952790 n_act=15636 n_pre=15620 n_req=33531 n_rd=96044 n_write=23212 bw_util=0.02361
n_activity=557408 dram_eff=0.4279
bk0: 6200a 10008335i bk1: 6080a 10011497i bk2: 5768a 10008265i bk3: 5560a 10015972i bk4: 5788a 10008035i bk5: 5840a 10007761i bk6: 5844a 10010678i bk7: 5816a 10009916i bk8: 5624a 10006720i bk9: 5788a 10002587i bk10: 5848a 10003581i bk11: 5684a 10007385i bk12: 6492a 9999879i bk13: 6524a 9997639i bk14: 6640a 10000863i bk15: 6548a 9997826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387784
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10103302 n_nop=9952588 n_act=15688 n_pre=15672 n_req=33548 n_rd=96088 n_write=23266 bw_util=0.02363
n_activity=558386 dram_eff=0.4275
bk0: 6184a 10006783i bk1: 6296a 10002692i bk2: 5756a 10011538i bk3: 5812a 10012294i bk4: 5768a 10006962i bk5: 5680a 10009161i bk6: 5912a 10011588i bk7: 5724a 10010725i bk8: 5808a 10003374i bk9: 5740a 10006055i bk10: 5780a 10004453i bk11: 5632a 10003503i bk12: 6436a 9997424i bk13: 6396a 9996622i bk14: 6636a 10000088i bk15: 6528a 9999879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1712, Reservation_fails = 19
L2_cache_bank[1]: Access = 211439, Miss = 12122, Miss_rate = 0.057, Pending_hits = 1686, Reservation_fails = 12
L2_cache_bank[2]: Access = 210583, Miss = 11941, Miss_rate = 0.057, Pending_hits = 1689, Reservation_fails = 15
L2_cache_bank[3]: Access = 211052, Miss = 12059, Miss_rate = 0.057, Pending_hits = 1632, Reservation_fails = 5
L2_cache_bank[4]: Access = 210660, Miss = 11993, Miss_rate = 0.057, Pending_hits = 1678, Reservation_fails = 16
L2_cache_bank[5]: Access = 211508, Miss = 12100, Miss_rate = 0.057, Pending_hits = 1666, Reservation_fails = 17
L2_cache_bank[6]: Access = 211812, Miss = 12130, Miss_rate = 0.057, Pending_hits = 1658, Reservation_fails = 15
L2_cache_bank[7]: Access = 210419, Miss = 11917, Miss_rate = 0.057, Pending_hits = 1592, Reservation_fails = 15
L2_cache_bank[8]: Access = 211444, Miss = 12116, Miss_rate = 0.057, Pending_hits = 1735, Reservation_fails = 28
L2_cache_bank[9]: Access = 211073, Miss = 12003, Miss_rate = 0.057, Pending_hits = 1677, Reservation_fails = 12
L2_cache_bank[10]: Access = 211384, Miss = 12142, Miss_rate = 0.057, Pending_hits = 1698, Reservation_fails = 13
L2_cache_bank[11]: Access = 211175, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1679, Reservation_fails = 7
L2_cache_bank[12]: Access = 211585, Miss = 12281, Miss_rate = 0.058, Pending_hits = 1745, Reservation_fails = 19
L2_cache_bank[13]: Access = 211988, Miss = 12275, Miss_rate = 0.058, Pending_hits = 1714, Reservation_fails = 13
L2_cache_bank[14]: Access = 211059, Miss = 12050, Miss_rate = 0.057, Pending_hits = 1588, Reservation_fails = 10
L2_cache_bank[15]: Access = 211734, Miss = 12133, Miss_rate = 0.057, Pending_hits = 1683, Reservation_fails = 13
L2_cache_bank[16]: Access = 245750, Miss = 12131, Miss_rate = 0.049, Pending_hits = 1965, Reservation_fails = 24
L2_cache_bank[17]: Access = 210842, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1648, Reservation_fails = 17
L2_cache_bank[18]: Access = 209670, Miss = 12051, Miss_rate = 0.057, Pending_hits = 1696, Reservation_fails = 15
L2_cache_bank[19]: Access = 209380, Miss = 11960, Miss_rate = 0.057, Pending_hits = 1615, Reservation_fails = 15
L2_cache_bank[20]: Access = 209183, Miss = 12070, Miss_rate = 0.058, Pending_hits = 1694, Reservation_fails = 12
L2_cache_bank[21]: Access = 210121, Miss = 11952, Miss_rate = 0.057, Pending_hits = 1613, Reservation_fails = 8
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 265489
L2_total_cache_miss_rate = 0.0568
L2_total_cache_pending_hits = 37063
L2_total_cache_reservation_fails = 320
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3256204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 319
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.95086
	minimum = 6
	maximum = 55
Network latency average = 8.81086
	minimum = 6
	maximum = 47
Slowest packet = 9338336
Flit latency average = 8.69457
	minimum = 6
	maximum = 46
Slowest flit = 16071406
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0515195
	minimum = 0.0453972 (at node 0)
	maximum = 0.0586381 (at node 28)
Accepted packet rate average = 0.0515195
	minimum = 0.0453972 (at node 0)
	maximum = 0.0586381 (at node 28)
Injected flit rate average = 0.0772793
	minimum = 0.0453972 (at node 0)
	maximum = 0.117276 (at node 28)
Accepted flit rate average= 0.0772793
	minimum = 0.0580076 (at node 45)
	maximum = 0.0958386 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3529 (22 samples)
	minimum = 6 (22 samples)
	maximum = 462.136 (22 samples)
Network latency average = 20.5258 (22 samples)
	minimum = 6 (22 samples)
	maximum = 343.818 (22 samples)
Flit latency average = 21.0446 (22 samples)
	minimum = 6 (22 samples)
	maximum = 343 (22 samples)
Fragmentation average = 0.00702349 (22 samples)
	minimum = 0 (22 samples)
	maximum = 111.318 (22 samples)
Injected packet rate average = 0.0290403 (22 samples)
	minimum = 0.0241153 (22 samples)
	maximum = 0.0878039 (22 samples)
Accepted packet rate average = 0.0290403 (22 samples)
	minimum = 0.0241153 (22 samples)
	maximum = 0.0878039 (22 samples)
Injected flit rate average = 0.0451498 (22 samples)
	minimum = 0.0299737 (22 samples)
	maximum = 0.113072 (22 samples)
Accepted flit rate average = 0.0451498 (22 samples)
	minimum = 0.0330181 (22 samples)
	maximum = 0.16516 (22 samples)
Injected packet size average = 1.55473 (22 samples)
Accepted packet size average = 1.55473 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 18 sec (7458 sec)
gpgpu_simulation_rate = 18136 (inst/sec)
gpgpu_simulation_rate = 1392 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167507 Tlb_hit: 160381 Tlb_miss: 7126 Tlb_hit_rate: 0.957458
Shader1: Tlb_access: 163049 Tlb_hit: 156042 Tlb_miss: 7007 Tlb_hit_rate: 0.957025
Shader2: Tlb_access: 173191 Tlb_hit: 165754 Tlb_miss: 7437 Tlb_hit_rate: 0.957059
Shader3: Tlb_access: 165017 Tlb_hit: 158065 Tlb_miss: 6952 Tlb_hit_rate: 0.957871
Shader4: Tlb_access: 164422 Tlb_hit: 157663 Tlb_miss: 6759 Tlb_hit_rate: 0.958892
Shader5: Tlb_access: 171815 Tlb_hit: 164777 Tlb_miss: 7038 Tlb_hit_rate: 0.959037
Shader6: Tlb_access: 164284 Tlb_hit: 157321 Tlb_miss: 6963 Tlb_hit_rate: 0.957616
Shader7: Tlb_access: 171389 Tlb_hit: 164063 Tlb_miss: 7326 Tlb_hit_rate: 0.957255
Shader8: Tlb_access: 170511 Tlb_hit: 163334 Tlb_miss: 7177 Tlb_hit_rate: 0.957909
Shader9: Tlb_access: 158577 Tlb_hit: 151839 Tlb_miss: 6738 Tlb_hit_rate: 0.957510
Shader10: Tlb_access: 168532 Tlb_hit: 161639 Tlb_miss: 6893 Tlb_hit_rate: 0.959100
Shader11: Tlb_access: 164244 Tlb_hit: 157281 Tlb_miss: 6963 Tlb_hit_rate: 0.957606
Shader12: Tlb_access: 168843 Tlb_hit: 162015 Tlb_miss: 6828 Tlb_hit_rate: 0.959560
Shader13: Tlb_access: 163621 Tlb_hit: 156912 Tlb_miss: 6709 Tlb_hit_rate: 0.958997
Shader14: Tlb_access: 167449 Tlb_hit: 160444 Tlb_miss: 7005 Tlb_hit_rate: 0.958166
Shader15: Tlb_access: 166152 Tlb_hit: 159322 Tlb_miss: 6830 Tlb_hit_rate: 0.958893
Shader16: Tlb_access: 171378 Tlb_hit: 164372 Tlb_miss: 7006 Tlb_hit_rate: 0.959120
Shader17: Tlb_access: 164281 Tlb_hit: 157333 Tlb_miss: 6948 Tlb_hit_rate: 0.957707
Shader18: Tlb_access: 162397 Tlb_hit: 155158 Tlb_miss: 7239 Tlb_hit_rate: 0.955424
Shader19: Tlb_access: 165142 Tlb_hit: 158521 Tlb_miss: 6621 Tlb_hit_rate: 0.959907
Shader20: Tlb_access: 164099 Tlb_hit: 157143 Tlb_miss: 6956 Tlb_hit_rate: 0.957611
Shader21: Tlb_access: 160971 Tlb_hit: 154586 Tlb_miss: 6385 Tlb_hit_rate: 0.960334
Shader22: Tlb_access: 160712 Tlb_hit: 153612 Tlb_miss: 7100 Tlb_hit_rate: 0.955822
Shader23: Tlb_access: 163340 Tlb_hit: 156532 Tlb_miss: 6808 Tlb_hit_rate: 0.958320
Shader24: Tlb_access: 162694 Tlb_hit: 155516 Tlb_miss: 7178 Tlb_hit_rate: 0.955880
Shader25: Tlb_access: 166048 Tlb_hit: 158722 Tlb_miss: 7326 Tlb_hit_rate: 0.955880
Shader26: Tlb_access: 160517 Tlb_hit: 153723 Tlb_miss: 6794 Tlb_hit_rate: 0.957674
Shader27: Tlb_access: 168989 Tlb_hit: 161956 Tlb_miss: 7033 Tlb_hit_rate: 0.958382
Tlb_tot_access: 4639171 Tlb_tot_hit: 4444026, Tlb_tot_miss: 195145, Tlb_tot_hit_rate: 0.957935
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 985 Tlb_invalidate: 780 Tlb_evict: 0 Tlb_page_evict: 780
Shader1: Tlb_validate: 967 Tlb_invalidate: 763 Tlb_evict: 0 Tlb_page_evict: 763
Shader2: Tlb_validate: 996 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader3: Tlb_validate: 979 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader4: Tlb_validate: 994 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader5: Tlb_validate: 981 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader6: Tlb_validate: 979 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader7: Tlb_validate: 991 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader8: Tlb_validate: 986 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader9: Tlb_validate: 966 Tlb_invalidate: 761 Tlb_evict: 0 Tlb_page_evict: 761
Shader10: Tlb_validate: 981 Tlb_invalidate: 777 Tlb_evict: 0 Tlb_page_evict: 777
Shader11: Tlb_validate: 988 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Shader12: Tlb_validate: 1001 Tlb_invalidate: 791 Tlb_evict: 0 Tlb_page_evict: 791
Shader13: Tlb_validate: 972 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader14: Tlb_validate: 991 Tlb_invalidate: 782 Tlb_evict: 0 Tlb_page_evict: 782
Shader15: Tlb_validate: 993 Tlb_invalidate: 784 Tlb_evict: 0 Tlb_page_evict: 784
Shader16: Tlb_validate: 997 Tlb_invalidate: 791 Tlb_evict: 0 Tlb_page_evict: 791
Shader17: Tlb_validate: 1002 Tlb_invalidate: 781 Tlb_evict: 0 Tlb_page_evict: 781
Shader18: Tlb_validate: 980 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader19: Tlb_validate: 980 Tlb_invalidate: 773 Tlb_evict: 0 Tlb_page_evict: 773
Shader20: Tlb_validate: 988 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader21: Tlb_validate: 983 Tlb_invalidate: 772 Tlb_evict: 0 Tlb_page_evict: 772
Shader22: Tlb_validate: 968 Tlb_invalidate: 755 Tlb_evict: 0 Tlb_page_evict: 755
Shader23: Tlb_validate: 970 Tlb_invalidate: 760 Tlb_evict: 0 Tlb_page_evict: 760
Shader24: Tlb_validate: 986 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader25: Tlb_validate: 981 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader26: Tlb_validate: 958 Tlb_invalidate: 748 Tlb_evict: 0 Tlb_page_evict: 748
Shader27: Tlb_validate: 989 Tlb_invalidate: 785 Tlb_evict: 0 Tlb_page_evict: 785
Tlb_tot_valiate: 27532 Tlb_invalidate: 21706, Tlb_tot_evict: 0, Tlb_tot_evict page: 21706
========================================TLB statistics(thrashing)==============================
Shader0: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787602 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787604 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787843 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788394 Trashed: 1 | Total 94
Shader1: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788397 Trashed: 1 | Total 89
Shader2: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 1 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787187 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787609 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 2 | Page: 788318 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788637 Trashed: 1 | Total 99
Shader3: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787178 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788612 Trashed: 1 | Total 89
Shader4: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 1 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787193 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787614 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787645 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787904 Trashed: 2 | Page: 787905 Trashed: 2 | Page: 787906 Trashed: 2 | Page: 787907 Trashed: 2 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788617 Trashed: 1 | Total 111
Shader5: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 2 | Page: 788270 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 2 | Page: 788327 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788647 Trashed: 1 | Total 114
Shader6: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787622 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Total 106
Shader7: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787202 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 1 | Total 91
Shader8: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 1 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787205 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788195 Trashed: 2 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Total 98
Shader9: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 2 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787208 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787463 Trashed: 2 | Page: 787713 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788662 Trashed: 1 | Total 92
Shader10: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 3 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 3 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 1 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787199 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787630 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788662 Trashed: 1 | Total 93
Shader11: Page: 786944 Trashed: 1 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 1 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786965 Trashed: 2 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 2 | Page: 788345 Trashed: 1 | Page: 788659 Trashed: 1 | Total 99
Shader12: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 3 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787136 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787625 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Total 98
Shader13: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 3 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 2 | Page: 786997 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787139 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788348 Trashed: 2 | Page: 788349 Trashed: 2 | Page: 788350 Trashed: 1 | Total 97
Shader14: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 3 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787139 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788638 Trashed: 1 | Total 97
Shader15: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 1 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 1 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787145 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787788 Trashed: 2 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Total 100
Shader16: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 2 | Page: 786964 Trashed: 1 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787145 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 2 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788910 Trashed: 1 | Total 107
Shader17: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786966 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 787000 Trashed: 2 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787151 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788360 Trashed: 2 | Page: 788361 Trashed: 1 | Page: 788362 Trashed: 1 | Total 101
Shader18: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 3 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 3 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787007 Trashed: 2 | Page: 787151 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788365 Trashed: 1 | Total 95
Shader19: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 1 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 3 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 1 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 2 | Page: 786969 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786974 Trashed: 2 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787909 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 2 | Page: 788096 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788367 Trashed: 2 | Page: 788368 Trashed: 2 | Page: 788369 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788516 Trashed: 1 | Total 106
Shader20: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787157 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787662 Trashed: 2 | Page: 787746 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788665 Trashed: 1 | Total 103
Shader21: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787148 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788381 Trashed: 1 | Total 91
Shader22: Page: 786944 Trashed: 3 | Page: 786945 Trashed: 2 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 3 | Page: 786952 Trashed: 2 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786974 Trashed: 2 | Page: 786975 Trashed: 2 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 2 | Page: 787151 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787586 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787927 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788378 Trashed: 1 | Total 106
Shader23: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 1 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 1 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 1 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 2 | Page: 786992 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788444 Trashed: 1 | Total 97
Shader24: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 2 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 2 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786966 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 1 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786993 Trashed: 2 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 2 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 2 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787809 Trashed: 2 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788298 Trashed: 2 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 2 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Total 105
Shader25: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 1 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 1 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 2 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 2 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 1 | Page: 786973 Trashed: 2 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 2 | Page: 786995 Trashed: 2 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787000 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 2 | Page: 787004 Trashed: 2 | Page: 787005 Trashed: 2 | Page: 787006 Trashed: 1 | Page: 787007 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788623 Trashed: 1 | Total 99
Shader26: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 2 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 3 | Page: 786949 Trashed: 2 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 2 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 3 | Page: 786956 Trashed: 2 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 2 | Page: 786959 Trashed: 2 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 2 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 1 | Page: 786965 Trashed: 1 | Page: 786967 Trashed: 2 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 2 | Page: 786970 Trashed: 1 | Page: 786971 Trashed: 1 | Page: 786972 Trashed: 2 | Page: 786974 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 2 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 2 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787005 Trashed: 1 | Page: 787006 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 2 | Page: 788248 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788884 Trashed: 1 | Total 94
Shader27: Page: 786944 Trashed: 2 | Page: 786945 Trashed: 3 | Page: 786946 Trashed: 1 | Page: 786947 Trashed: 1 | Page: 786948 Trashed: 2 | Page: 786949 Trashed: 3 | Page: 786950 Trashed: 2 | Page: 786951 Trashed: 2 | Page: 786952 Trashed: 3 | Page: 786953 Trashed: 1 | Page: 786954 Trashed: 1 | Page: 786955 Trashed: 2 | Page: 786956 Trashed: 3 | Page: 786957 Trashed: 2 | Page: 786958 Trashed: 1 | Page: 786959 Trashed: 3 | Page: 786960 Trashed: 1 | Page: 786961 Trashed: 1 | Page: 786962 Trashed: 1 | Page: 786963 Trashed: 1 | Page: 786964 Trashed: 2 | Page: 786965 Trashed: 1 | Page: 786967 Trashed: 1 | Page: 786968 Trashed: 1 | Page: 786969 Trashed: 1 | Page: 786971 Trashed: 2 | Page: 786972 Trashed: 2 | Page: 786973 Trashed: 1 | Page: 786975 Trashed: 1 | Page: 786992 Trashed: 2 | Page: 786993 Trashed: 1 | Page: 786994 Trashed: 1 | Page: 786995 Trashed: 1 | Page: 786996 Trashed: 1 | Page: 786997 Trashed: 1 | Page: 786998 Trashed: 1 | Page: 786999 Trashed: 2 | Page: 787000 Trashed: 1 | Page: 787001 Trashed: 1 | Page: 787002 Trashed: 1 | Page: 787003 Trashed: 1 | Page: 787004 Trashed: 1 | Page: 787006 Trashed: 2 | Page: 787007 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788600 Trashed: 1 | Total 104
Tlb_tot_thrash: 2775
========================================Page fault statistics==============================
Shader0: Page_table_access:7126 Page_hit: 6059 Page_miss: 1067 Page_hit_rate: 0.850267
Shader1: Page_table_access:7007 Page_hit: 6006 Page_miss: 1001 Page_hit_rate: 0.857143
Shader2: Page_table_access:7437 Page_hit: 6389 Page_miss: 1048 Page_hit_rate: 0.859083
Shader3: Page_table_access:6952 Page_hit: 5811 Page_miss: 1141 Page_hit_rate: 0.835875
Shader4: Page_table_access:6759 Page_hit: 5740 Page_miss: 1019 Page_hit_rate: 0.849238
Shader5: Page_table_access:7038 Page_hit: 5888 Page_miss: 1150 Page_hit_rate: 0.836601
Shader6: Page_table_access:6963 Page_hit: 5975 Page_miss: 988 Page_hit_rate: 0.858107
Shader7: Page_table_access:7326 Page_hit: 6194 Page_miss: 1132 Page_hit_rate: 0.845482
Shader8: Page_table_access:7177 Page_hit: 5984 Page_miss: 1193 Page_hit_rate: 0.833775
Shader9: Page_table_access:6738 Page_hit: 5646 Page_miss: 1092 Page_hit_rate: 0.837934
Shader10: Page_table_access:6893 Page_hit: 5913 Page_miss: 980 Page_hit_rate: 0.857827
Shader11: Page_table_access:6963 Page_hit: 5993 Page_miss: 970 Page_hit_rate: 0.860692
Shader12: Page_table_access:6828 Page_hit: 5750 Page_miss: 1078 Page_hit_rate: 0.842121
Shader13: Page_table_access:6709 Page_hit: 5658 Page_miss: 1051 Page_hit_rate: 0.843345
Shader14: Page_table_access:7005 Page_hit: 5974 Page_miss: 1031 Page_hit_rate: 0.852819
Shader15: Page_table_access:6830 Page_hit: 5628 Page_miss: 1202 Page_hit_rate: 0.824012
Shader16: Page_table_access:7006 Page_hit: 5754 Page_miss: 1252 Page_hit_rate: 0.821296
Shader17: Page_table_access:6948 Page_hit: 5684 Page_miss: 1264 Page_hit_rate: 0.818077
Shader18: Page_table_access:7239 Page_hit: 6031 Page_miss: 1208 Page_hit_rate: 0.833126
Shader19: Page_table_access:6621 Page_hit: 5418 Page_miss: 1203 Page_hit_rate: 0.818305
Shader20: Page_table_access:6956 Page_hit: 5629 Page_miss: 1327 Page_hit_rate: 0.809229
Shader21: Page_table_access:6385 Page_hit: 5169 Page_miss: 1216 Page_hit_rate: 0.809554
Shader22: Page_table_access:7100 Page_hit: 5791 Page_miss: 1309 Page_hit_rate: 0.815634
Shader23: Page_table_access:6808 Page_hit: 5624 Page_miss: 1184 Page_hit_rate: 0.826087
Shader24: Page_table_access:7178 Page_hit: 5834 Page_miss: 1344 Page_hit_rate: 0.812761
Shader25: Page_table_access:7326 Page_hit: 6054 Page_miss: 1272 Page_hit_rate: 0.826372
Shader26: Page_table_access:6794 Page_hit: 5608 Page_miss: 1186 Page_hit_rate: 0.825434
Shader27: Page_table_access:7033 Page_hit: 5868 Page_miss: 1165 Page_hit_rate: 0.834352
Page_table_tot_access: 195145 Page_tot_hit: 163072, Page_tot_miss 32073, Page_tot_hit_rate: 0.835645 Page_tot_fault: 95 Page_tot_pending: 31978
Total_memory_access_page_fault: 95, Average_latency: 6493293.000000
========================================Page thrashing statistics==============================
Page_validate: 7184 Page_evict_dirty: 288 Page_evict_not_dirty: 4736
Page: 786736 Thrashed: 1
Page: 786737 Thrashed: 1
Page: 786738 Thrashed: 1
Page: 786739 Thrashed: 1
Page: 786740 Thrashed: 1
Page: 786741 Thrashed: 1
Page: 786742 Thrashed: 1
Page: 786743 Thrashed: 1
Page: 786744 Thrashed: 1
Page: 786745 Thrashed: 1
Page: 786746 Thrashed: 1
Page: 786747 Thrashed: 1
Page: 786748 Thrashed: 1
Page: 786749 Thrashed: 1
Page: 786750 Thrashed: 1
Page: 786751 Thrashed: 1
Page: 786944 Thrashed: 3
Page: 786945 Thrashed: 3
Page: 786946 Thrashed: 3
Page: 786947 Thrashed: 3
Page: 786948 Thrashed: 3
Page: 786949 Thrashed: 3
Page: 786950 Thrashed: 3
Page: 786951 Thrashed: 3
Page: 786952 Thrashed: 3
Page: 786953 Thrashed: 3
Page: 786954 Thrashed: 3
Page: 786955 Thrashed: 3
Page: 786956 Thrashed: 3
Page: 786957 Thrashed: 3
Page: 786958 Thrashed: 3
Page: 786959 Thrashed: 3
Page: 786960 Thrashed: 2
Page: 786961 Thrashed: 2
Page: 786962 Thrashed: 2
Page: 786963 Thrashed: 2
Page: 786964 Thrashed: 2
Page: 786965 Thrashed: 2
Page: 786966 Thrashed: 2
Page: 786967 Thrashed: 2
Page: 786968 Thrashed: 2
Page: 786969 Thrashed: 2
Page: 786970 Thrashed: 2
Page: 786971 Thrashed: 2
Page: 786972 Thrashed: 2
Page: 786973 Thrashed: 2
Page: 786974 Thrashed: 2
Page: 786975 Thrashed: 2
Page: 786992 Thrashed: 2
Page: 786993 Thrashed: 2
Page: 786994 Thrashed: 2
Page: 786995 Thrashed: 2
Page: 786996 Thrashed: 2
Page: 786997 Thrashed: 2
Page: 786998 Thrashed: 2
Page: 786999 Thrashed: 2
Page: 787000 Thrashed: 2
Page: 787001 Thrashed: 2
Page: 787002 Thrashed: 2
Page: 787003 Thrashed: 2
Page: 787004 Thrashed: 2
Page: 787005 Thrashed: 2
Page: 787006 Thrashed: 2
Page: 787007 Thrashed: 2
Page: 787136 Thrashed: 4
Page: 787137 Thrashed: 4
Page: 787138 Thrashed: 4
Page: 787139 Thrashed: 4
Page: 787140 Thrashed: 4
Page: 787141 Thrashed: 4
Page: 787142 Thrashed: 4
Page: 787143 Thrashed: 4
Page: 787144 Thrashed: 4
Page: 787145 Thrashed: 4
Page: 787146 Thrashed: 4
Page: 787147 Thrashed: 4
Page: 787148 Thrashed: 4
Page: 787149 Thrashed: 4
Page: 787150 Thrashed: 4
Page: 787151 Thrashed: 4
Page: 787152 Thrashed: 3
Page: 787153 Thrashed: 3
Page: 787154 Thrashed: 3
Page: 787155 Thrashed: 3
Page: 787156 Thrashed: 3
Page: 787157 Thrashed: 3
Page: 787158 Thrashed: 3
Page: 787159 Thrashed: 3
Page: 787160 Thrashed: 3
Page: 787161 Thrashed: 3
Page: 787162 Thrashed: 3
Page: 787163 Thrashed: 3
Page: 787164 Thrashed: 3
Page: 787165 Thrashed: 3
Page: 787166 Thrashed: 3
Page: 787167 Thrashed: 3
Page: 787168 Thrashed: 4
Page: 787169 Thrashed: 4
Page: 787170 Thrashed: 4
Page: 787171 Thrashed: 4
Page: 787172 Thrashed: 4
Page: 787173 Thrashed: 4
Page: 787174 Thrashed: 4
Page: 787175 Thrashed: 4
Page: 787176 Thrashed: 4
Page: 787177 Thrashed: 4
Page: 787178 Thrashed: 4
Page: 787179 Thrashed: 4
Page: 787180 Thrashed: 4
Page: 787181 Thrashed: 4
Page: 787182 Thrashed: 4
Page: 787183 Thrashed: 4
Page: 787184 Thrashed: 3
Page: 787185 Thrashed: 3
Page: 787186 Thrashed: 3
Page: 787187 Thrashed: 3
Page: 787188 Thrashed: 3
Page: 787189 Thrashed: 3
Page: 787190 Thrashed: 3
Page: 787191 Thrashed: 3
Page: 787192 Thrashed: 3
Page: 787193 Thrashed: 3
Page: 787194 Thrashed: 3
Page: 787195 Thrashed: 3
Page: 787196 Thrashed: 3
Page: 787197 Thrashed: 3
Page: 787198 Thrashed: 3
Page: 787199 Thrashed: 3
Page: 787200 Thrashed: 3
Page: 787201 Thrashed: 3
Page: 787202 Thrashed: 3
Page: 787203 Thrashed: 3
Page: 787204 Thrashed: 3
Page: 787205 Thrashed: 3
Page: 787206 Thrashed: 3
Page: 787207 Thrashed: 3
Page: 787208 Thrashed: 3
Page: 787209 Thrashed: 3
Page: 787210 Thrashed: 3
Page: 787211 Thrashed: 3
Page: 787212 Thrashed: 3
Page: 787213 Thrashed: 3
Page: 787214 Thrashed: 3
Page: 787215 Thrashed: 3
Page: 787216 Thrashed: 4
Page: 787217 Thrashed: 4
Page: 787218 Thrashed: 4
Page: 787219 Thrashed: 4
Page: 787220 Thrashed: 4
Page: 787221 Thrashed: 4
Page: 787222 Thrashed: 4
Page: 787223 Thrashed: 4
Page: 787224 Thrashed: 4
Page: 787225 Thrashed: 4
Page: 787226 Thrashed: 4
Page: 787227 Thrashed: 4
Page: 787228 Thrashed: 4
Page: 787229 Thrashed: 4
Page: 787230 Thrashed: 4
Page: 787231 Thrashed: 4
Page: 787232 Thrashed: 3
Page: 787233 Thrashed: 3
Page: 787234 Thrashed: 3
Page: 787235 Thrashed: 3
Page: 787236 Thrashed: 3
Page: 787237 Thrashed: 3
Page: 787238 Thrashed: 3
Page: 787239 Thrashed: 3
Page: 787240 Thrashed: 3
Page: 787241 Thrashed: 3
Page: 787242 Thrashed: 3
Page: 787243 Thrashed: 3
Page: 787244 Thrashed: 3
Page: 787245 Thrashed: 3
Page: 787246 Thrashed: 3
Page: 787247 Thrashed: 3
Page: 787248 Thrashed: 3
Page: 787249 Thrashed: 3
Page: 787250 Thrashed: 3
Page: 787251 Thrashed: 3
Page: 787252 Thrashed: 3
Page: 787253 Thrashed: 3
Page: 787254 Thrashed: 3
Page: 787255 Thrashed: 3
Page: 787256 Thrashed: 3
Page: 787257 Thrashed: 3
Page: 787258 Thrashed: 3
Page: 787259 Thrashed: 3
Page: 787260 Thrashed: 3
Page: 787261 Thrashed: 3
Page: 787262 Thrashed: 3
Page: 787263 Thrashed: 3
Page: 787264 Thrashed: 2
Page: 787265 Thrashed: 2
Page: 787266 Thrashed: 2
Page: 787267 Thrashed: 2
Page: 787268 Thrashed: 2
Page: 787269 Thrashed: 2
Page: 787270 Thrashed: 2
Page: 787271 Thrashed: 2
Page: 787272 Thrashed: 2
Page: 787273 Thrashed: 2
Page: 787274 Thrashed: 2
Page: 787275 Thrashed: 2
Page: 787276 Thrashed: 2
Page: 787277 Thrashed: 2
Page: 787278 Thrashed: 2
Page: 787279 Thrashed: 2
Page: 787280 Thrashed: 2
Page: 787281 Thrashed: 2
Page: 787282 Thrashed: 2
Page: 787283 Thrashed: 2
Page: 787284 Thrashed: 2
Page: 787285 Thrashed: 2
Page: 787286 Thrashed: 2
Page: 787287 Thrashed: 2
Page: 787288 Thrashed: 2
Page: 787289 Thrashed: 2
Page: 787290 Thrashed: 2
Page: 787291 Thrashed: 2
Page: 787292 Thrashed: 2
Page: 787293 Thrashed: 2
Page: 787294 Thrashed: 2
Page: 787295 Thrashed: 2
Page: 787296 Thrashed: 2
Page: 787297 Thrashed: 2
Page: 787298 Thrashed: 2
Page: 787299 Thrashed: 2
Page: 787300 Thrashed: 2
Page: 787301 Thrashed: 2
Page: 787302 Thrashed: 2
Page: 787303 Thrashed: 2
Page: 787304 Thrashed: 2
Page: 787305 Thrashed: 2
Page: 787306 Thrashed: 2
Page: 787307 Thrashed: 2
Page: 787308 Thrashed: 2
Page: 787309 Thrashed: 2
Page: 787310 Thrashed: 2
Page: 787311 Thrashed: 2
Page: 787312 Thrashed: 2
Page: 787313 Thrashed: 2
Page: 787314 Thrashed: 2
Page: 787315 Thrashed: 2
Page: 787316 Thrashed: 2
Page: 787317 Thrashed: 2
Page: 787318 Thrashed: 2
Page: 787319 Thrashed: 2
Page: 787320 Thrashed: 2
Page: 787321 Thrashed: 2
Page: 787322 Thrashed: 2
Page: 787323 Thrashed: 2
Page: 787324 Thrashed: 2
Page: 787325 Thrashed: 2
Page: 787326 Thrashed: 2
Page: 787327 Thrashed: 2
Page: 787328 Thrashed: 2
Page: 787329 Thrashed: 2
Page: 787330 Thrashed: 2
Page: 787331 Thrashed: 2
Page: 787332 Thrashed: 2
Page: 787333 Thrashed: 2
Page: 787334 Thrashed: 2
Page: 787335 Thrashed: 2
Page: 787336 Thrashed: 2
Page: 787337 Thrashed: 2
Page: 787338 Thrashed: 2
Page: 787339 Thrashed: 2
Page: 787340 Thrashed: 2
Page: 787341 Thrashed: 2
Page: 787342 Thrashed: 2
Page: 787343 Thrashed: 2
Page: 787344 Thrashed: 2
Page: 787345 Thrashed: 2
Page: 787346 Thrashed: 2
Page: 787347 Thrashed: 2
Page: 787348 Thrashed: 2
Page: 787349 Thrashed: 2
Page: 787350 Thrashed: 2
Page: 787351 Thrashed: 2
Page: 787352 Thrashed: 2
Page: 787353 Thrashed: 2
Page: 787354 Thrashed: 2
Page: 787355 Thrashed: 2
Page: 787356 Thrashed: 2
Page: 787357 Thrashed: 2
Page: 787358 Thrashed: 2
Page: 787359 Thrashed: 2
Page: 787360 Thrashed: 2
Page: 787361 Thrashed: 2
Page: 787362 Thrashed: 2
Page: 787363 Thrashed: 2
Page: 787364 Thrashed: 2
Page: 787365 Thrashed: 2
Page: 787366 Thrashed: 2
Page: 787367 Thrashed: 2
Page: 787368 Thrashed: 2
Page: 787369 Thrashed: 2
Page: 787370 Thrashed: 2
Page: 787371 Thrashed: 2
Page: 787372 Thrashed: 2
Page: 787373 Thrashed: 2
Page: 787374 Thrashed: 2
Page: 787375 Thrashed: 2
Page: 787376 Thrashed: 2
Page: 787377 Thrashed: 2
Page: 787378 Thrashed: 2
Page: 787379 Thrashed: 2
Page: 787380 Thrashed: 2
Page: 787381 Thrashed: 2
Page: 787382 Thrashed: 2
Page: 787383 Thrashed: 2
Page: 787384 Thrashed: 2
Page: 787385 Thrashed: 2
Page: 787386 Thrashed: 2
Page: 787387 Thrashed: 2
Page: 787388 Thrashed: 2
Page: 787389 Thrashed: 2
Page: 787390 Thrashed: 2
Page: 787391 Thrashed: 2
Page: 787392 Thrashed: 2
Page: 787393 Thrashed: 2
Page: 787394 Thrashed: 2
Page: 787395 Thrashed: 2
Page: 787396 Thrashed: 2
Page: 787397 Thrashed: 2
Page: 787398 Thrashed: 2
Page: 787399 Thrashed: 2
Page: 787400 Thrashed: 2
Page: 787401 Thrashed: 2
Page: 787402 Thrashed: 2
Page: 787403 Thrashed: 2
Page: 787404 Thrashed: 2
Page: 787405 Thrashed: 2
Page: 787406 Thrashed: 2
Page: 787407 Thrashed: 2
Page: 787408 Thrashed: 2
Page: 787409 Thrashed: 2
Page: 787410 Thrashed: 2
Page: 787411 Thrashed: 2
Page: 787412 Thrashed: 2
Page: 787413 Thrashed: 2
Page: 787414 Thrashed: 2
Page: 787415 Thrashed: 2
Page: 787416 Thrashed: 2
Page: 787417 Thrashed: 2
Page: 787418 Thrashed: 2
Page: 787419 Thrashed: 2
Page: 787420 Thrashed: 2
Page: 787421 Thrashed: 2
Page: 787422 Thrashed: 2
Page: 787423 Thrashed: 2
Page: 787424 Thrashed: 2
Page: 787425 Thrashed: 2
Page: 787426 Thrashed: 2
Page: 787427 Thrashed: 2
Page: 787428 Thrashed: 2
Page: 787429 Thrashed: 2
Page: 787430 Thrashed: 2
Page: 787431 Thrashed: 2
Page: 787432 Thrashed: 2
Page: 787433 Thrashed: 2
Page: 787434 Thrashed: 2
Page: 787435 Thrashed: 2
Page: 787436 Thrashed: 2
Page: 787437 Thrashed: 2
Page: 787438 Thrashed: 2
Page: 787439 Thrashed: 2
Page: 787440 Thrashed: 2
Page: 787441 Thrashed: 2
Page: 787442 Thrashed: 2
Page: 787443 Thrashed: 2
Page: 787444 Thrashed: 2
Page: 787445 Thrashed: 2
Page: 787446 Thrashed: 2
Page: 787447 Thrashed: 2
Page: 787448 Thrashed: 2
Page: 787449 Thrashed: 2
Page: 787450 Thrashed: 2
Page: 787451 Thrashed: 2
Page: 787452 Thrashed: 2
Page: 787453 Thrashed: 2
Page: 787454 Thrashed: 2
Page: 787455 Thrashed: 2
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 2
Page: 787473 Thrashed: 2
Page: 787474 Thrashed: 2
Page: 787475 Thrashed: 2
Page: 787476 Thrashed: 2
Page: 787477 Thrashed: 2
Page: 787478 Thrashed: 2
Page: 787479 Thrashed: 2
Page: 787480 Thrashed: 2
Page: 787481 Thrashed: 2
Page: 787482 Thrashed: 2
Page: 787483 Thrashed: 2
Page: 787484 Thrashed: 2
Page: 787485 Thrashed: 2
Page: 787486 Thrashed: 2
Page: 787487 Thrashed: 2
Page: 787488 Thrashed: 2
Page: 787489 Thrashed: 2
Page: 787490 Thrashed: 2
Page: 787491 Thrashed: 2
Page: 787492 Thrashed: 2
Page: 787493 Thrashed: 2
Page: 787494 Thrashed: 2
Page: 787495 Thrashed: 2
Page: 787496 Thrashed: 2
Page: 787497 Thrashed: 2
Page: 787498 Thrashed: 2
Page: 787499 Thrashed: 2
Page: 787500 Thrashed: 2
Page: 787501 Thrashed: 2
Page: 787502 Thrashed: 2
Page: 787503 Thrashed: 2
Page: 787504 Thrashed: 3
Page: 787505 Thrashed: 3
Page: 787506 Thrashed: 3
Page: 787507 Thrashed: 3
Page: 787508 Thrashed: 3
Page: 787509 Thrashed: 3
Page: 787510 Thrashed: 3
Page: 787511 Thrashed: 3
Page: 787512 Thrashed: 3
Page: 787513 Thrashed: 3
Page: 787514 Thrashed: 3
Page: 787515 Thrashed: 3
Page: 787516 Thrashed: 3
Page: 787517 Thrashed: 3
Page: 787518 Thrashed: 3
Page: 787519 Thrashed: 3
Page: 787520 Thrashed: 3
Page: 787521 Thrashed: 3
Page: 787522 Thrashed: 3
Page: 787523 Thrashed: 3
Page: 787524 Thrashed: 3
Page: 787525 Thrashed: 3
Page: 787526 Thrashed: 3
Page: 787527 Thrashed: 3
Page: 787528 Thrashed: 3
Page: 787529 Thrashed: 3
Page: 787530 Thrashed: 3
Page: 787531 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 3
Page: 787534 Thrashed: 3
Page: 787535 Thrashed: 3
Page: 787536 Thrashed: 3
Page: 787537 Thrashed: 3
Page: 787538 Thrashed: 3
Page: 787539 Thrashed: 3
Page: 787540 Thrashed: 3
Page: 787541 Thrashed: 3
Page: 787542 Thrashed: 3
Page: 787543 Thrashed: 3
Page: 787544 Thrashed: 3
Page: 787545 Thrashed: 3
Page: 787546 Thrashed: 3
Page: 787547 Thrashed: 3
Page: 787548 Thrashed: 3
Page: 787549 Thrashed: 3
Page: 787550 Thrashed: 3
Page: 787551 Thrashed: 3
Page: 787552 Thrashed: 4
Page: 787553 Thrashed: 4
Page: 787554 Thrashed: 4
Page: 787555 Thrashed: 4
Page: 787556 Thrashed: 4
Page: 787557 Thrashed: 4
Page: 787558 Thrashed: 4
Page: 787559 Thrashed: 4
Page: 787560 Thrashed: 4
Page: 787561 Thrashed: 4
Page: 787562 Thrashed: 4
Page: 787563 Thrashed: 4
Page: 787564 Thrashed: 4
Page: 787565 Thrashed: 4
Page: 787566 Thrashed: 4
Page: 787567 Thrashed: 4
Page: 787568 Thrashed: 3
Page: 787569 Thrashed: 3
Page: 787570 Thrashed: 3
Page: 787571 Thrashed: 3
Page: 787572 Thrashed: 3
Page: 787573 Thrashed: 3
Page: 787574 Thrashed: 3
Page: 787575 Thrashed: 3
Page: 787576 Thrashed: 3
Page: 787577 Thrashed: 3
Page: 787578 Thrashed: 3
Page: 787579 Thrashed: 3
Page: 787580 Thrashed: 3
Page: 787581 Thrashed: 3
Page: 787582 Thrashed: 3
Page: 787583 Thrashed: 3
Page: 787584 Thrashed: 3
Page: 787585 Thrashed: 3
Page: 787586 Thrashed: 3
Page: 787587 Thrashed: 3
Page: 787588 Thrashed: 3
Page: 787589 Thrashed: 3
Page: 787590 Thrashed: 3
Page: 787591 Thrashed: 3
Page: 787592 Thrashed: 3
Page: 787593 Thrashed: 3
Page: 787594 Thrashed: 3
Page: 787595 Thrashed: 3
Page: 787596 Thrashed: 3
Page: 787597 Thrashed: 3
Page: 787598 Thrashed: 3
Page: 787599 Thrashed: 3
Page: 787600 Thrashed: 3
Page: 787601 Thrashed: 3
Page: 787602 Thrashed: 3
Page: 787603 Thrashed: 3
Page: 787604 Thrashed: 3
Page: 787605 Thrashed: 3
Page: 787606 Thrashed: 3
Page: 787607 Thrashed: 3
Page: 787608 Thrashed: 3
Page: 787609 Thrashed: 3
Page: 787610 Thrashed: 3
Page: 787611 Thrashed: 3
Page: 787612 Thrashed: 3
Page: 787613 Thrashed: 3
Page: 787614 Thrashed: 3
Page: 787615 Thrashed: 3
Page: 787616 Thrashed: 3
Page: 787617 Thrashed: 3
Page: 787618 Thrashed: 3
Page: 787619 Thrashed: 3
Page: 787620 Thrashed: 3
Page: 787621 Thrashed: 3
Page: 787622 Thrashed: 3
Page: 787623 Thrashed: 3
Page: 787624 Thrashed: 3
Page: 787625 Thrashed: 3
Page: 787626 Thrashed: 3
Page: 787627 Thrashed: 3
Page: 787628 Thrashed: 3
Page: 787629 Thrashed: 3
Page: 787630 Thrashed: 3
Page: 787631 Thrashed: 3
Page: 787632 Thrashed: 3
Page: 787633 Thrashed: 3
Page: 787634 Thrashed: 3
Page: 787635 Thrashed: 3
Page: 787636 Thrashed: 3
Page: 787637 Thrashed: 3
Page: 787638 Thrashed: 3
Page: 787639 Thrashed: 3
Page: 787640 Thrashed: 3
Page: 787641 Thrashed: 3
Page: 787642 Thrashed: 3
Page: 787643 Thrashed: 3
Page: 787644 Thrashed: 3
Page: 787645 Thrashed: 3
Page: 787646 Thrashed: 3
Page: 787647 Thrashed: 3
Page: 787648 Thrashed: 3
Page: 787649 Thrashed: 3
Page: 787650 Thrashed: 3
Page: 787651 Thrashed: 3
Page: 787652 Thrashed: 3
Page: 787653 Thrashed: 3
Page: 787654 Thrashed: 3
Page: 787655 Thrashed: 3
Page: 787656 Thrashed: 3
Page: 787657 Thrashed: 3
Page: 787658 Thrashed: 3
Page: 787659 Thrashed: 3
Page: 787660 Thrashed: 3
Page: 787661 Thrashed: 3
Page: 787662 Thrashed: 3
Page: 787663 Thrashed: 3
Page: 787664 Thrashed: 3
Page: 787665 Thrashed: 3
Page: 787666 Thrashed: 3
Page: 787667 Thrashed: 3
Page: 787668 Thrashed: 3
Page: 787669 Thrashed: 3
Page: 787670 Thrashed: 3
Page: 787671 Thrashed: 3
Page: 787672 Thrashed: 3
Page: 787673 Thrashed: 3
Page: 787674 Thrashed: 3
Page: 787675 Thrashed: 3
Page: 787676 Thrashed: 3
Page: 787677 Thrashed: 3
Page: 787678 Thrashed: 3
Page: 787679 Thrashed: 3
Page: 787680 Thrashed: 3
Page: 787681 Thrashed: 3
Page: 787682 Thrashed: 3
Page: 787683 Thrashed: 3
Page: 787684 Thrashed: 3
Page: 787685 Thrashed: 3
Page: 787686 Thrashed: 3
Page: 787687 Thrashed: 3
Page: 787688 Thrashed: 3
Page: 787689 Thrashed: 3
Page: 787690 Thrashed: 3
Page: 787691 Thrashed: 3
Page: 787692 Thrashed: 3
Page: 787693 Thrashed: 3
Page: 787694 Thrashed: 3
Page: 787695 Thrashed: 3
Page: 787696 Thrashed: 3
Page: 787697 Thrashed: 3
Page: 787698 Thrashed: 3
Page: 787699 Thrashed: 3
Page: 787700 Thrashed: 3
Page: 787701 Thrashed: 3
Page: 787702 Thrashed: 3
Page: 787703 Thrashed: 3
Page: 787704 Thrashed: 3
Page: 787705 Thrashed: 3
Page: 787706 Thrashed: 3
Page: 787707 Thrashed: 3
Page: 787708 Thrashed: 3
Page: 787709 Thrashed: 3
Page: 787710 Thrashed: 3
Page: 787711 Thrashed: 3
Page: 787712 Thrashed: 3
Page: 787713 Thrashed: 3
Page: 787714 Thrashed: 3
Page: 787715 Thrashed: 3
Page: 787716 Thrashed: 3
Page: 787717 Thrashed: 3
Page: 787718 Thrashed: 3
Page: 787719 Thrashed: 3
Page: 787720 Thrashed: 3
Page: 787721 Thrashed: 3
Page: 787722 Thrashed: 3
Page: 787723 Thrashed: 3
Page: 787724 Thrashed: 3
Page: 787725 Thrashed: 3
Page: 787726 Thrashed: 3
Page: 787727 Thrashed: 3
Page: 787728 Thrashed: 3
Page: 787729 Thrashed: 3
Page: 787730 Thrashed: 3
Page: 787731 Thrashed: 3
Page: 787732 Thrashed: 3
Page: 787733 Thrashed: 3
Page: 787734 Thrashed: 3
Page: 787735 Thrashed: 3
Page: 787736 Thrashed: 3
Page: 787737 Thrashed: 3
Page: 787738 Thrashed: 3
Page: 787739 Thrashed: 3
Page: 787740 Thrashed: 3
Page: 787741 Thrashed: 3
Page: 787742 Thrashed: 3
Page: 787743 Thrashed: 3
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 3
Page: 787750 Thrashed: 3
Page: 787751 Thrashed: 3
Page: 787752 Thrashed: 3
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 3
Page: 787755 Thrashed: 3
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 3
Page: 787759 Thrashed: 3
Page: 787760 Thrashed: 3
Page: 787761 Thrashed: 3
Page: 787762 Thrashed: 3
Page: 787763 Thrashed: 3
Page: 787764 Thrashed: 3
Page: 787765 Thrashed: 3
Page: 787766 Thrashed: 3
Page: 787767 Thrashed: 3
Page: 787768 Thrashed: 3
Page: 787769 Thrashed: 3
Page: 787770 Thrashed: 3
Page: 787771 Thrashed: 3
Page: 787772 Thrashed: 3
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 3
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 3
Page: 787777 Thrashed: 3
Page: 787778 Thrashed: 3
Page: 787779 Thrashed: 3
Page: 787780 Thrashed: 3
Page: 787781 Thrashed: 3
Page: 787782 Thrashed: 3
Page: 787783 Thrashed: 3
Page: 787784 Thrashed: 3
Page: 787785 Thrashed: 3
Page: 787786 Thrashed: 3
Page: 787787 Thrashed: 3
Page: 787788 Thrashed: 3
Page: 787789 Thrashed: 3
Page: 787790 Thrashed: 3
Page: 787791 Thrashed: 3
Page: 787792 Thrashed: 3
Page: 787793 Thrashed: 3
Page: 787794 Thrashed: 3
Page: 787795 Thrashed: 3
Page: 787796 Thrashed: 3
Page: 787797 Thrashed: 3
Page: 787798 Thrashed: 3
Page: 787799 Thrashed: 3
Page: 787800 Thrashed: 3
Page: 787801 Thrashed: 3
Page: 787802 Thrashed: 3
Page: 787803 Thrashed: 3
Page: 787804 Thrashed: 3
Page: 787805 Thrashed: 3
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 3
Page: 787808 Thrashed: 3
Page: 787809 Thrashed: 3
Page: 787810 Thrashed: 3
Page: 787811 Thrashed: 3
Page: 787812 Thrashed: 3
Page: 787813 Thrashed: 3
Page: 787814 Thrashed: 3
Page: 787815 Thrashed: 3
Page: 787816 Thrashed: 3
Page: 787817 Thrashed: 3
Page: 787818 Thrashed: 3
Page: 787819 Thrashed: 3
Page: 787820 Thrashed: 3
Page: 787821 Thrashed: 3
Page: 787822 Thrashed: 3
Page: 787823 Thrashed: 3
Page: 787824 Thrashed: 3
Page: 787825 Thrashed: 3
Page: 787826 Thrashed: 3
Page: 787827 Thrashed: 3
Page: 787828 Thrashed: 3
Page: 787829 Thrashed: 3
Page: 787830 Thrashed: 3
Page: 787831 Thrashed: 3
Page: 787832 Thrashed: 3
Page: 787833 Thrashed: 3
Page: 787834 Thrashed: 3
Page: 787835 Thrashed: 3
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 3
Page: 787838 Thrashed: 3
Page: 787839 Thrashed: 3
Page: 787840 Thrashed: 3
Page: 787841 Thrashed: 3
Page: 787842 Thrashed: 3
Page: 787843 Thrashed: 3
Page: 787844 Thrashed: 3
Page: 787845 Thrashed: 3
Page: 787846 Thrashed: 3
Page: 787847 Thrashed: 3
Page: 787848 Thrashed: 3
Page: 787849 Thrashed: 3
Page: 787850 Thrashed: 3
Page: 787851 Thrashed: 3
Page: 787852 Thrashed: 3
Page: 787853 Thrashed: 3
Page: 787854 Thrashed: 3
Page: 787855 Thrashed: 3
Page: 787856 Thrashed: 3
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 3
Page: 787859 Thrashed: 3
Page: 787860 Thrashed: 3
Page: 787861 Thrashed: 3
Page: 787862 Thrashed: 3
Page: 787863 Thrashed: 3
Page: 787864 Thrashed: 3
Page: 787865 Thrashed: 3
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 3
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 3
Page: 787870 Thrashed: 3
Page: 787871 Thrashed: 3
Page: 787872 Thrashed: 3
Page: 787873 Thrashed: 3
Page: 787874 Thrashed: 3
Page: 787875 Thrashed: 3
Page: 787876 Thrashed: 3
Page: 787877 Thrashed: 3
Page: 787878 Thrashed: 3
Page: 787879 Thrashed: 3
Page: 787880 Thrashed: 3
Page: 787881 Thrashed: 3
Page: 787882 Thrashed: 3
Page: 787883 Thrashed: 3
Page: 787884 Thrashed: 3
Page: 787885 Thrashed: 3
Page: 787886 Thrashed: 3
Page: 787887 Thrashed: 3
Page: 787888 Thrashed: 3
Page: 787889 Thrashed: 3
Page: 787890 Thrashed: 3
Page: 787891 Thrashed: 3
Page: 787892 Thrashed: 3
Page: 787893 Thrashed: 3
Page: 787894 Thrashed: 3
Page: 787895 Thrashed: 3
Page: 787896 Thrashed: 3
Page: 787897 Thrashed: 3
Page: 787898 Thrashed: 3
Page: 787899 Thrashed: 3
Page: 787900 Thrashed: 3
Page: 787901 Thrashed: 3
Page: 787902 Thrashed: 3
Page: 787903 Thrashed: 3
Page: 787904 Thrashed: 3
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 3
Page: 787907 Thrashed: 3
Page: 787908 Thrashed: 3
Page: 787909 Thrashed: 3
Page: 787910 Thrashed: 3
Page: 787911 Thrashed: 3
Page: 787912 Thrashed: 3
Page: 787913 Thrashed: 3
Page: 787914 Thrashed: 3
Page: 787915 Thrashed: 3
Page: 787916 Thrashed: 3
Page: 787917 Thrashed: 3
Page: 787918 Thrashed: 3
Page: 787919 Thrashed: 3
Page: 787920 Thrashed: 3
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 3
Page: 787924 Thrashed: 3
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 3
Page: 787929 Thrashed: 3
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 3
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 3
Page: 787934 Thrashed: 3
Page: 787935 Thrashed: 3
Page: 787936 Thrashed: 3
Page: 787937 Thrashed: 3
Page: 787938 Thrashed: 3
Page: 787939 Thrashed: 3
Page: 787940 Thrashed: 3
Page: 787941 Thrashed: 3
Page: 787942 Thrashed: 3
Page: 787943 Thrashed: 3
Page: 787944 Thrashed: 3
Page: 787945 Thrashed: 3
Page: 787946 Thrashed: 3
Page: 787947 Thrashed: 3
Page: 787948 Thrashed: 3
Page: 787949 Thrashed: 3
Page: 787950 Thrashed: 3
Page: 787951 Thrashed: 3
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 3
Page: 787969 Thrashed: 3
Page: 787970 Thrashed: 3
Page: 787971 Thrashed: 3
Page: 787972 Thrashed: 3
Page: 787973 Thrashed: 3
Page: 787974 Thrashed: 3
Page: 787975 Thrashed: 3
Page: 787976 Thrashed: 3
Page: 787977 Thrashed: 3
Page: 787978 Thrashed: 3
Page: 787979 Thrashed: 3
Page: 787980 Thrashed: 3
Page: 787981 Thrashed: 3
Page: 787982 Thrashed: 3
Page: 787983 Thrashed: 3
Page: 787984 Thrashed: 3
Page: 787985 Thrashed: 3
Page: 787986 Thrashed: 3
Page: 787987 Thrashed: 3
Page: 787988 Thrashed: 3
Page: 787989 Thrashed: 3
Page: 787990 Thrashed: 3
Page: 787991 Thrashed: 3
Page: 787992 Thrashed: 3
Page: 787993 Thrashed: 3
Page: 787994 Thrashed: 3
Page: 787995 Thrashed: 3
Page: 787996 Thrashed: 3
Page: 787997 Thrashed: 3
Page: 787998 Thrashed: 3
Page: 787999 Thrashed: 3
Page: 788000 Thrashed: 3
Page: 788001 Thrashed: 3
Page: 788002 Thrashed: 3
Page: 788003 Thrashed: 3
Page: 788004 Thrashed: 3
Page: 788005 Thrashed: 3
Page: 788006 Thrashed: 3
Page: 788007 Thrashed: 3
Page: 788008 Thrashed: 3
Page: 788009 Thrashed: 3
Page: 788010 Thrashed: 3
Page: 788011 Thrashed: 3
Page: 788012 Thrashed: 3
Page: 788013 Thrashed: 3
Page: 788014 Thrashed: 3
Page: 788015 Thrashed: 3
Page: 788016 Thrashed: 3
Page: 788017 Thrashed: 3
Page: 788018 Thrashed: 3
Page: 788019 Thrashed: 3
Page: 788020 Thrashed: 3
Page: 788021 Thrashed: 3
Page: 788022 Thrashed: 3
Page: 788023 Thrashed: 3
Page: 788024 Thrashed: 3
Page: 788025 Thrashed: 3
Page: 788026 Thrashed: 3
Page: 788027 Thrashed: 3
Page: 788028 Thrashed: 3
Page: 788029 Thrashed: 3
Page: 788030 Thrashed: 3
Page: 788031 Thrashed: 3
Page: 788032 Thrashed: 3
Page: 788033 Thrashed: 3
Page: 788034 Thrashed: 3
Page: 788035 Thrashed: 3
Page: 788036 Thrashed: 3
Page: 788037 Thrashed: 3
Page: 788038 Thrashed: 3
Page: 788039 Thrashed: 3
Page: 788040 Thrashed: 3
Page: 788041 Thrashed: 3
Page: 788042 Thrashed: 3
Page: 788043 Thrashed: 3
Page: 788044 Thrashed: 3
Page: 788045 Thrashed: 3
Page: 788046 Thrashed: 3
Page: 788047 Thrashed: 3
Page: 788048 Thrashed: 3
Page: 788049 Thrashed: 3
Page: 788050 Thrashed: 3
Page: 788051 Thrashed: 3
Page: 788052 Thrashed: 3
Page: 788053 Thrashed: 3
Page: 788054 Thrashed: 3
Page: 788055 Thrashed: 3
Page: 788056 Thrashed: 3
Page: 788057 Thrashed: 3
Page: 788058 Thrashed: 3
Page: 788059 Thrashed: 3
Page: 788060 Thrashed: 3
Page: 788061 Thrashed: 3
Page: 788062 Thrashed: 3
Page: 788063 Thrashed: 3
Page: 788064 Thrashed: 3
Page: 788065 Thrashed: 3
Page: 788066 Thrashed: 3
Page: 788067 Thrashed: 3
Page: 788068 Thrashed: 3
Page: 788069 Thrashed: 3
Page: 788070 Thrashed: 3
Page: 788071 Thrashed: 3
Page: 788072 Thrashed: 3
Page: 788073 Thrashed: 3
Page: 788074 Thrashed: 3
Page: 788075 Thrashed: 3
Page: 788076 Thrashed: 3
Page: 788077 Thrashed: 3
Page: 788078 Thrashed: 3
Page: 788079 Thrashed: 3
Page: 788080 Thrashed: 3
Page: 788081 Thrashed: 3
Page: 788082 Thrashed: 3
Page: 788083 Thrashed: 3
Page: 788084 Thrashed: 3
Page: 788085 Thrashed: 3
Page: 788086 Thrashed: 3
Page: 788087 Thrashed: 3
Page: 788088 Thrashed: 3
Page: 788089 Thrashed: 3
Page: 788090 Thrashed: 3
Page: 788091 Thrashed: 3
Page: 788092 Thrashed: 3
Page: 788093 Thrashed: 3
Page: 788094 Thrashed: 3
Page: 788095 Thrashed: 3
Page: 788096 Thrashed: 3
Page: 788097 Thrashed: 3
Page: 788098 Thrashed: 3
Page: 788099 Thrashed: 3
Page: 788100 Thrashed: 3
Page: 788101 Thrashed: 3
Page: 788102 Thrashed: 3
Page: 788103 Thrashed: 3
Page: 788104 Thrashed: 3
Page: 788105 Thrashed: 3
Page: 788106 Thrashed: 3
Page: 788107 Thrashed: 3
Page: 788108 Thrashed: 3
Page: 788109 Thrashed: 3
Page: 788110 Thrashed: 3
Page: 788111 Thrashed: 3
Page: 788112 Thrashed: 3
Page: 788113 Thrashed: 3
Page: 788114 Thrashed: 3
Page: 788115 Thrashed: 3
Page: 788116 Thrashed: 3
Page: 788117 Thrashed: 3
Page: 788118 Thrashed: 3
Page: 788119 Thrashed: 3
Page: 788120 Thrashed: 3
Page: 788121 Thrashed: 3
Page: 788122 Thrashed: 3
Page: 788123 Thrashed: 3
Page: 788124 Thrashed: 3
Page: 788125 Thrashed: 3
Page: 788126 Thrashed: 3
Page: 788127 Thrashed: 3
Page: 788128 Thrashed: 3
Page: 788129 Thrashed: 3
Page: 788130 Thrashed: 3
Page: 788131 Thrashed: 3
Page: 788132 Thrashed: 3
Page: 788133 Thrashed: 3
Page: 788134 Thrashed: 3
Page: 788135 Thrashed: 3
Page: 788136 Thrashed: 3
Page: 788137 Thrashed: 3
Page: 788138 Thrashed: 3
Page: 788139 Thrashed: 3
Page: 788140 Thrashed: 3
Page: 788141 Thrashed: 3
Page: 788142 Thrashed: 3
Page: 788143 Thrashed: 3
Page: 788144 Thrashed: 3
Page: 788145 Thrashed: 3
Page: 788146 Thrashed: 3
Page: 788147 Thrashed: 3
Page: 788148 Thrashed: 3
Page: 788149 Thrashed: 3
Page: 788150 Thrashed: 3
Page: 788151 Thrashed: 3
Page: 788152 Thrashed: 3
Page: 788153 Thrashed: 3
Page: 788154 Thrashed: 3
Page: 788155 Thrashed: 3
Page: 788156 Thrashed: 3
Page: 788157 Thrashed: 3
Page: 788158 Thrashed: 3
Page: 788159 Thrashed: 3
Page: 788160 Thrashed: 3
Page: 788161 Thrashed: 3
Page: 788162 Thrashed: 3
Page: 788163 Thrashed: 3
Page: 788164 Thrashed: 3
Page: 788165 Thrashed: 3
Page: 788166 Thrashed: 3
Page: 788167 Thrashed: 3
Page: 788168 Thrashed: 3
Page: 788169 Thrashed: 3
Page: 788170 Thrashed: 3
Page: 788171 Thrashed: 3
Page: 788172 Thrashed: 3
Page: 788173 Thrashed: 3
Page: 788174 Thrashed: 3
Page: 788175 Thrashed: 3
Page: 788176 Thrashed: 3
Page: 788177 Thrashed: 3
Page: 788178 Thrashed: 3
Page: 788179 Thrashed: 3
Page: 788180 Thrashed: 3
Page: 788181 Thrashed: 3
Page: 788182 Thrashed: 3
Page: 788183 Thrashed: 3
Page: 788184 Thrashed: 3
Page: 788185 Thrashed: 3
Page: 788186 Thrashed: 3
Page: 788187 Thrashed: 3
Page: 788188 Thrashed: 3
Page: 788189 Thrashed: 3
Page: 788190 Thrashed: 3
Page: 788191 Thrashed: 3
Page: 788192 Thrashed: 3
Page: 788193 Thrashed: 3
Page: 788194 Thrashed: 3
Page: 788195 Thrashed: 3
Page: 788196 Thrashed: 3
Page: 788197 Thrashed: 3
Page: 788198 Thrashed: 3
Page: 788199 Thrashed: 3
Page: 788200 Thrashed: 3
Page: 788201 Thrashed: 3
Page: 788202 Thrashed: 3
Page: 788203 Thrashed: 3
Page: 788204 Thrashed: 3
Page: 788205 Thrashed: 3
Page: 788206 Thrashed: 3
Page: 788207 Thrashed: 3
Page: 788208 Thrashed: 3
Page: 788209 Thrashed: 3
Page: 788210 Thrashed: 3
Page: 788211 Thrashed: 3
Page: 788212 Thrashed: 3
Page: 788213 Thrashed: 3
Page: 788214 Thrashed: 3
Page: 788215 Thrashed: 3
Page: 788216 Thrashed: 3
Page: 788217 Thrashed: 3
Page: 788218 Thrashed: 3
Page: 788219 Thrashed: 3
Page: 788220 Thrashed: 3
Page: 788221 Thrashed: 3
Page: 788222 Thrashed: 3
Page: 788223 Thrashed: 3
Page: 788224 Thrashed: 3
Page: 788225 Thrashed: 3
Page: 788226 Thrashed: 3
Page: 788227 Thrashed: 3
Page: 788228 Thrashed: 3
Page: 788229 Thrashed: 3
Page: 788230 Thrashed: 3
Page: 788231 Thrashed: 3
Page: 788232 Thrashed: 3
Page: 788233 Thrashed: 3
Page: 788234 Thrashed: 3
Page: 788235 Thrashed: 3
Page: 788236 Thrashed: 3
Page: 788237 Thrashed: 3
Page: 788238 Thrashed: 3
Page: 788239 Thrashed: 3
Page: 788240 Thrashed: 3
Page: 788241 Thrashed: 3
Page: 788242 Thrashed: 3
Page: 788243 Thrashed: 3
Page: 788244 Thrashed: 3
Page: 788245 Thrashed: 3
Page: 788246 Thrashed: 3
Page: 788247 Thrashed: 3
Page: 788248 Thrashed: 3
Page: 788249 Thrashed: 3
Page: 788250 Thrashed: 3
Page: 788251 Thrashed: 3
Page: 788252 Thrashed: 3
Page: 788253 Thrashed: 3
Page: 788254 Thrashed: 3
Page: 788255 Thrashed: 3
Page: 788256 Thrashed: 3
Page: 788257 Thrashed: 3
Page: 788258 Thrashed: 3
Page: 788259 Thrashed: 3
Page: 788260 Thrashed: 3
Page: 788261 Thrashed: 3
Page: 788262 Thrashed: 3
Page: 788263 Thrashed: 3
Page: 788264 Thrashed: 3
Page: 788265 Thrashed: 3
Page: 788266 Thrashed: 3
Page: 788267 Thrashed: 3
Page: 788268 Thrashed: 3
Page: 788269 Thrashed: 3
Page: 788270 Thrashed: 3
Page: 788271 Thrashed: 3
Page: 788272 Thrashed: 3
Page: 788273 Thrashed: 3
Page: 788274 Thrashed: 3
Page: 788275 Thrashed: 3
Page: 788276 Thrashed: 3
Page: 788277 Thrashed: 3
Page: 788278 Thrashed: 3
Page: 788279 Thrashed: 3
Page: 788280 Thrashed: 3
Page: 788281 Thrashed: 3
Page: 788282 Thrashed: 3
Page: 788283 Thrashed: 3
Page: 788284 Thrashed: 3
Page: 788285 Thrashed: 3
Page: 788286 Thrashed: 3
Page: 788287 Thrashed: 3
Page: 788288 Thrashed: 3
Page: 788289 Thrashed: 3
Page: 788290 Thrashed: 3
Page: 788291 Thrashed: 3
Page: 788292 Thrashed: 3
Page: 788293 Thrashed: 3
Page: 788294 Thrashed: 3
Page: 788295 Thrashed: 3
Page: 788296 Thrashed: 3
Page: 788297 Thrashed: 3
Page: 788298 Thrashed: 3
Page: 788299 Thrashed: 3
Page: 788300 Thrashed: 3
Page: 788301 Thrashed: 3
Page: 788302 Thrashed: 3
Page: 788303 Thrashed: 3
Page: 788304 Thrashed: 3
Page: 788305 Thrashed: 3
Page: 788306 Thrashed: 3
Page: 788307 Thrashed: 3
Page: 788308 Thrashed: 3
Page: 788309 Thrashed: 3
Page: 788310 Thrashed: 3
Page: 788311 Thrashed: 3
Page: 788312 Thrashed: 3
Page: 788313 Thrashed: 3
Page: 788314 Thrashed: 3
Page: 788315 Thrashed: 3
Page: 788316 Thrashed: 3
Page: 788317 Thrashed: 3
Page: 788318 Thrashed: 3
Page: 788319 Thrashed: 3
Page: 788320 Thrashed: 3
Page: 788321 Thrashed: 3
Page: 788322 Thrashed: 3
Page: 788323 Thrashed: 3
Page: 788324 Thrashed: 3
Page: 788325 Thrashed: 3
Page: 788326 Thrashed: 3
Page: 788327 Thrashed: 3
Page: 788328 Thrashed: 3
Page: 788329 Thrashed: 3
Page: 788330 Thrashed: 3
Page: 788331 Thrashed: 3
Page: 788332 Thrashed: 3
Page: 788333 Thrashed: 3
Page: 788334 Thrashed: 3
Page: 788335 Thrashed: 3
Page: 788336 Thrashed: 3
Page: 788337 Thrashed: 3
Page: 788338 Thrashed: 3
Page: 788339 Thrashed: 3
Page: 788340 Thrashed: 3
Page: 788341 Thrashed: 3
Page: 788342 Thrashed: 3
Page: 788343 Thrashed: 3
Page: 788344 Thrashed: 3
Page: 788345 Thrashed: 3
Page: 788346 Thrashed: 3
Page: 788347 Thrashed: 3
Page: 788348 Thrashed: 3
Page: 788349 Thrashed: 3
Page: 788350 Thrashed: 3
Page: 788351 Thrashed: 3
Page: 788352 Thrashed: 3
Page: 788353 Thrashed: 3
Page: 788354 Thrashed: 3
Page: 788355 Thrashed: 3
Page: 788356 Thrashed: 3
Page: 788357 Thrashed: 3
Page: 788358 Thrashed: 3
Page: 788359 Thrashed: 3
Page: 788360 Thrashed: 3
Page: 788361 Thrashed: 3
Page: 788362 Thrashed: 3
Page: 788363 Thrashed: 3
Page: 788364 Thrashed: 3
Page: 788365 Thrashed: 3
Page: 788366 Thrashed: 3
Page: 788367 Thrashed: 3
Page: 788368 Thrashed: 4
Page: 788369 Thrashed: 4
Page: 788370 Thrashed: 4
Page: 788371 Thrashed: 4
Page: 788372 Thrashed: 4
Page: 788373 Thrashed: 4
Page: 788374 Thrashed: 4
Page: 788375 Thrashed: 4
Page: 788376 Thrashed: 4
Page: 788377 Thrashed: 4
Page: 788378 Thrashed: 4
Page: 788379 Thrashed: 4
Page: 788380 Thrashed: 4
Page: 788381 Thrashed: 4
Page: 788382 Thrashed: 4
Page: 788383 Thrashed: 4
Page: 788384 Thrashed: 3
Page: 788385 Thrashed: 3
Page: 788386 Thrashed: 3
Page: 788387 Thrashed: 3
Page: 788388 Thrashed: 3
Page: 788389 Thrashed: 3
Page: 788390 Thrashed: 3
Page: 788391 Thrashed: 3
Page: 788392 Thrashed: 3
Page: 788393 Thrashed: 3
Page: 788394 Thrashed: 3
Page: 788395 Thrashed: 3
Page: 788396 Thrashed: 3
Page: 788397 Thrashed: 3
Page: 788398 Thrashed: 3
Page: 788399 Thrashed: 3
Page: 788400 Thrashed: 3
Page: 788401 Thrashed: 3
Page: 788402 Thrashed: 3
Page: 788403 Thrashed: 3
Page: 788404 Thrashed: 3
Page: 788405 Thrashed: 3
Page: 788406 Thrashed: 3
Page: 788407 Thrashed: 3
Page: 788408 Thrashed: 3
Page: 788409 Thrashed: 3
Page: 788410 Thrashed: 3
Page: 788411 Thrashed: 3
Page: 788412 Thrashed: 3
Page: 788413 Thrashed: 3
Page: 788414 Thrashed: 3
Page: 788415 Thrashed: 3
Page: 788416 Thrashed: 3
Page: 788417 Thrashed: 3
Page: 788418 Thrashed: 3
Page: 788419 Thrashed: 3
Page: 788420 Thrashed: 3
Page: 788421 Thrashed: 3
Page: 788422 Thrashed: 3
Page: 788423 Thrashed: 3
Page: 788424 Thrashed: 3
Page: 788425 Thrashed: 3
Page: 788426 Thrashed: 3
Page: 788427 Thrashed: 3
Page: 788428 Thrashed: 3
Page: 788429 Thrashed: 3
Page: 788430 Thrashed: 3
Page: 788431 Thrashed: 3
Page: 788432 Thrashed: 3
Page: 788433 Thrashed: 3
Page: 788434 Thrashed: 3
Page: 788435 Thrashed: 3
Page: 788436 Thrashed: 3
Page: 788437 Thrashed: 3
Page: 788438 Thrashed: 3
Page: 788439 Thrashed: 3
Page: 788440 Thrashed: 3
Page: 788441 Thrashed: 3
Page: 788442 Thrashed: 3
Page: 788443 Thrashed: 3
Page: 788444 Thrashed: 3
Page: 788445 Thrashed: 3
Page: 788446 Thrashed: 3
Page: 788447 Thrashed: 3
Page: 788448 Thrashed: 3
Page: 788449 Thrashed: 3
Page: 788450 Thrashed: 3
Page: 788451 Thrashed: 3
Page: 788452 Thrashed: 3
Page: 788453 Thrashed: 3
Page: 788454 Thrashed: 3
Page: 788455 Thrashed: 3
Page: 788456 Thrashed: 3
Page: 788457 Thrashed: 3
Page: 788458 Thrashed: 3
Page: 788459 Thrashed: 3
Page: 788460 Thrashed: 3
Page: 788461 Thrashed: 3
Page: 788462 Thrashed: 3
Page: 788463 Thrashed: 3
Page: 788464 Thrashed: 3
Page: 788465 Thrashed: 3
Page: 788466 Thrashed: 3
Page: 788467 Thrashed: 3
Page: 788468 Thrashed: 3
Page: 788469 Thrashed: 3
Page: 788470 Thrashed: 3
Page: 788471 Thrashed: 3
Page: 788472 Thrashed: 3
Page: 788473 Thrashed: 3
Page: 788474 Thrashed: 3
Page: 788475 Thrashed: 3
Page: 788476 Thrashed: 3
Page: 788477 Thrashed: 3
Page: 788478 Thrashed: 3
Page: 788479 Thrashed: 3
Page: 788480 Thrashed: 3
Page: 788481 Thrashed: 3
Page: 788482 Thrashed: 3
Page: 788483 Thrashed: 3
Page: 788484 Thrashed: 3
Page: 788485 Thrashed: 3
Page: 788486 Thrashed: 3
Page: 788487 Thrashed: 3
Page: 788488 Thrashed: 3
Page: 788489 Thrashed: 3
Page: 788490 Thrashed: 3
Page: 788491 Thrashed: 3
Page: 788492 Thrashed: 3
Page: 788493 Thrashed: 3
Page: 788494 Thrashed: 3
Page: 788495 Thrashed: 3
Page: 788496 Thrashed: 3
Page: 788497 Thrashed: 3
Page: 788498 Thrashed: 3
Page: 788499 Thrashed: 3
Page: 788500 Thrashed: 3
Page: 788501 Thrashed: 3
Page: 788502 Thrashed: 3
Page: 788503 Thrashed: 3
Page: 788504 Thrashed: 3
Page: 788505 Thrashed: 3
Page: 788506 Thrashed: 3
Page: 788507 Thrashed: 3
Page: 788508 Thrashed: 3
Page: 788509 Thrashed: 3
Page: 788510 Thrashed: 3
Page: 788511 Thrashed: 3
Page: 788512 Thrashed: 3
Page: 788513 Thrashed: 3
Page: 788514 Thrashed: 3
Page: 788515 Thrashed: 3
Page: 788516 Thrashed: 3
Page: 788517 Thrashed: 3
Page: 788518 Thrashed: 3
Page: 788519 Thrashed: 3
Page: 788520 Thrashed: 3
Page: 788521 Thrashed: 3
Page: 788522 Thrashed: 3
Page: 788523 Thrashed: 3
Page: 788524 Thrashed: 3
Page: 788525 Thrashed: 3
Page: 788526 Thrashed: 3
Page: 788527 Thrashed: 3
Page: 788528 Thrashed: 3
Page: 788529 Thrashed: 3
Page: 788530 Thrashed: 3
Page: 788531 Thrashed: 3
Page: 788532 Thrashed: 3
Page: 788533 Thrashed: 3
Page: 788534 Thrashed: 3
Page: 788535 Thrashed: 3
Page: 788536 Thrashed: 3
Page: 788537 Thrashed: 3
Page: 788538 Thrashed: 3
Page: 788539 Thrashed: 3
Page: 788540 Thrashed: 3
Page: 788541 Thrashed: 3
Page: 788542 Thrashed: 3
Page: 788543 Thrashed: 3
Page: 788544 Thrashed: 3
Page: 788545 Thrashed: 3
Page: 788546 Thrashed: 3
Page: 788547 Thrashed: 3
Page: 788548 Thrashed: 3
Page: 788549 Thrashed: 3
Page: 788550 Thrashed: 3
Page: 788551 Thrashed: 3
Page: 788552 Thrashed: 3
Page: 788553 Thrashed: 3
Page: 788554 Thrashed: 3
Page: 788555 Thrashed: 3
Page: 788556 Thrashed: 3
Page: 788557 Thrashed: 3
Page: 788558 Thrashed: 3
Page: 788559 Thrashed: 3
Page: 788560 Thrashed: 3
Page: 788561 Thrashed: 3
Page: 788562 Thrashed: 3
Page: 788563 Thrashed: 3
Page: 788564 Thrashed: 3
Page: 788565 Thrashed: 3
Page: 788566 Thrashed: 3
Page: 788567 Thrashed: 3
Page: 788568 Thrashed: 3
Page: 788569 Thrashed: 3
Page: 788570 Thrashed: 3
Page: 788571 Thrashed: 3
Page: 788572 Thrashed: 3
Page: 788573 Thrashed: 3
Page: 788574 Thrashed: 3
Page: 788575 Thrashed: 3
Page: 788576 Thrashed: 3
Page: 788577 Thrashed: 3
Page: 788578 Thrashed: 3
Page: 788579 Thrashed: 3
Page: 788580 Thrashed: 3
Page: 788581 Thrashed: 3
Page: 788582 Thrashed: 3
Page: 788583 Thrashed: 3
Page: 788584 Thrashed: 3
Page: 788585 Thrashed: 3
Page: 788586 Thrashed: 3
Page: 788587 Thrashed: 3
Page: 788588 Thrashed: 3
Page: 788589 Thrashed: 3
Page: 788590 Thrashed: 3
Page: 788591 Thrashed: 3
Page: 788592 Thrashed: 3
Page: 788593 Thrashed: 3
Page: 788594 Thrashed: 3
Page: 788595 Thrashed: 3
Page: 788596 Thrashed: 3
Page: 788597 Thrashed: 3
Page: 788598 Thrashed: 3
Page: 788599 Thrashed: 3
Page: 788600 Thrashed: 3
Page: 788601 Thrashed: 3
Page: 788602 Thrashed: 3
Page: 788603 Thrashed: 3
Page: 788604 Thrashed: 3
Page: 788605 Thrashed: 3
Page: 788606 Thrashed: 3
Page: 788607 Thrashed: 3
Page: 788608 Thrashed: 3
Page: 788609 Thrashed: 3
Page: 788610 Thrashed: 3
Page: 788611 Thrashed: 3
Page: 788612 Thrashed: 3
Page: 788613 Thrashed: 3
Page: 788614 Thrashed: 3
Page: 788615 Thrashed: 3
Page: 788616 Thrashed: 3
Page: 788617 Thrashed: 3
Page: 788618 Thrashed: 3
Page: 788619 Thrashed: 3
Page: 788620 Thrashed: 3
Page: 788621 Thrashed: 3
Page: 788622 Thrashed: 3
Page: 788623 Thrashed: 3
Page: 788624 Thrashed: 3
Page: 788625 Thrashed: 3
Page: 788626 Thrashed: 3
Page: 788627 Thrashed: 3
Page: 788628 Thrashed: 3
Page: 788629 Thrashed: 3
Page: 788630 Thrashed: 3
Page: 788631 Thrashed: 3
Page: 788632 Thrashed: 3
Page: 788633 Thrashed: 3
Page: 788634 Thrashed: 3
Page: 788635 Thrashed: 3
Page: 788636 Thrashed: 3
Page: 788637 Thrashed: 3
Page: 788638 Thrashed: 3
Page: 788639 Thrashed: 3
Page: 788640 Thrashed: 3
Page: 788641 Thrashed: 3
Page: 788642 Thrashed: 3
Page: 788643 Thrashed: 3
Page: 788644 Thrashed: 3
Page: 788645 Thrashed: 3
Page: 788646 Thrashed: 3
Page: 788647 Thrashed: 3
Page: 788648 Thrashed: 3
Page: 788649 Thrashed: 3
Page: 788650 Thrashed: 3
Page: 788651 Thrashed: 3
Page: 788652 Thrashed: 3
Page: 788653 Thrashed: 3
Page: 788654 Thrashed: 3
Page: 788655 Thrashed: 3
Page: 788656 Thrashed: 3
Page: 788657 Thrashed: 3
Page: 788658 Thrashed: 3
Page: 788659 Thrashed: 3
Page: 788660 Thrashed: 3
Page: 788661 Thrashed: 3
Page: 788662 Thrashed: 3
Page: 788663 Thrashed: 3
Page: 788664 Thrashed: 3
Page: 788665 Thrashed: 3
Page: 788666 Thrashed: 3
Page: 788667 Thrashed: 3
Page: 788668 Thrashed: 3
Page: 788669 Thrashed: 3
Page: 788670 Thrashed: 3
Page: 788671 Thrashed: 3
Page: 788768 Thrashed: 1
Page: 788769 Thrashed: 1
Page: 788770 Thrashed: 1
Page: 788771 Thrashed: 1
Page: 788772 Thrashed: 1
Page: 788773 Thrashed: 1
Page: 788774 Thrashed: 1
Page: 788775 Thrashed: 1
Page: 788776 Thrashed: 1
Page: 788777 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788780 Thrashed: 1
Page: 788781 Thrashed: 1
Page: 788782 Thrashed: 1
Page: 788783 Thrashed: 1
Page: 788784 Thrashed: 1
Page: 788785 Thrashed: 1
Page: 788786 Thrashed: 1
Page: 788787 Thrashed: 1
Page: 788788 Thrashed: 1
Page: 788789 Thrashed: 1
Page: 788790 Thrashed: 1
Page: 788791 Thrashed: 1
Page: 788792 Thrashed: 1
Page: 788793 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788795 Thrashed: 1
Page: 788796 Thrashed: 1
Page: 788797 Thrashed: 1
Page: 788798 Thrashed: 1
Page: 788799 Thrashed: 1
Page: 788800 Thrashed: 1
Page: 788801 Thrashed: 1
Page: 788802 Thrashed: 1
Page: 788803 Thrashed: 1
Page: 788804 Thrashed: 1
Page: 788805 Thrashed: 1
Page: 788806 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788808 Thrashed: 1
Page: 788809 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788811 Thrashed: 1
Page: 788812 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788814 Thrashed: 1
Page: 788815 Thrashed: 1
Page: 788816 Thrashed: 1
Page: 788817 Thrashed: 1
Page: 788818 Thrashed: 1
Page: 788819 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788821 Thrashed: 1
Page: 788822 Thrashed: 1
Page: 788823 Thrashed: 1
Page: 788824 Thrashed: 1
Page: 788825 Thrashed: 1
Page: 788826 Thrashed: 1
Page: 788827 Thrashed: 1
Page: 788828 Thrashed: 1
Page: 788829 Thrashed: 1
Page: 788830 Thrashed: 1
Page: 788831 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page: 788896 Thrashed: 1
Page: 788897 Thrashed: 1
Page: 788898 Thrashed: 1
Page: 788899 Thrashed: 1
Page: 788900 Thrashed: 1
Page: 788901 Thrashed: 1
Page: 788902 Thrashed: 1
Page: 788903 Thrashed: 1
Page: 788904 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788906 Thrashed: 1
Page: 788907 Thrashed: 1
Page: 788908 Thrashed: 1
Page: 788909 Thrashed: 1
Page: 788910 Thrashed: 1
Page: 788911 Thrashed: 1
Page_tot_thrash: 4688
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.696396
[0-25]: 0.010664, [26-50]: 0.026552, [51-75]: 0.962784, [76-100]: 0.000000
Pcie_write_utilization: 0.689595
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3107513 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(244.808243)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2755808 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2755808----T:  2764510 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2764510----T:  2773212 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2773212----T:  2781914 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2781914----T:  2790616 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2790616----T:  2806779 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  2806779----T:  2815481 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2815481----T:  2824183 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2824183----T:  2832885 	 St: c0130000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2832885----T:  2841587 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2836864----T:  2860536 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2841587----T:  2850289 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2850289----T:  2858991 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2858991----T:  2867693 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2860536----T:  2869238 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2867694----T:  2876396 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2869238----T:  2938075 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  2938694----T:  2942506 	 St: c0130000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2938694----T:  2947396 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2942506----T:  2948918 	 St: c0135000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2947396----T:  2956098 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2948918----T:  2957620 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2956099----T:  2964801 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2957620----T:  2960225 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2960225----T:  2968465 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2969642----T:  2978344 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2969642----T:  2978344 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2978344----T:  2987046 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2987046----T:  2995748 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2995748----T:  3004450 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3004450----T:  3013152 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3013152----T:  3021854 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3021854----T:  3030556 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3030556----T:  3039258 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3039259----T:  3100566 	 St: c07c0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  3039259----T:  3047961 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3329663----T:  3519497 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(128.179611)
F:  3331031----T:  3333636 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331031----T:  3362224 	 St: c04e0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3333636----T:  3341876 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3362224----T:  3393417 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3393417----T:  3409580 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3409580----T:  3448299 	 St: c05d0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3448299----T:  3517136 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: write_back(46.480080)
F:  3519497----T:  3522032 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3522033----T:  3524568 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3746719----T:  4441258 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(468.966248)
F:  3747863----T:  3755185 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3755185----T:  3758271 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3758271----T:  3766973 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3766973----T:  3775675 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3775675----T:  3784377 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3784377----T:  3793079 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3793079----T:  3801781 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3802938----T:  3810260 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3803622----T:  3812324 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3810260----T:  3813346 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3812324----T:  3821026 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3813346----T:  3819758 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3819758----T:  3823570 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3821026----T:  3829728 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3823570----T:  3826175 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3826175----T:  3841870 	 St: c04e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3829728----T:  3838430 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3838430----T:  3847132 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3841870----T:  3845682 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3845682----T:  3874524 	 St: c0505000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  3847132----T:  3855834 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3855834----T:  3871997 	 St: c0820000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3871997----T:  3880699 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3874524----T:  3889282 	 St: c0540000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  3880699----T:  3889401 	 St: c0230000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3889282----T:  3936941 	 St: c055d000 Sz: 405504 	 Sm: 0 	 T: memcpy_h2d(32.180283)
F:  3889401----T:  3988365 	 St: c06c0000 Sz: 851968 	 Sm: 0 	 T: write_back(66.822418)
F:  3936941----T:  3939741 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3939741----T:  4060359 	 St: c05c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3988365----T:  4004528 	 St: c07a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4004528----T:  4065835 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4066921----T:  4069526 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4069526----T:  4077766 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4077766----T:  4082407 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4082407----T:  4087922 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4087922----T:  4094787 	 St: c0700000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4094787----T:  4098217 	 St: c070c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4098217----T:  4100822 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100822----T:  4109062 	 St: c06c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4109062----T:  4114136 	 St: c06d0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4114136----T:  4126557 	 St: c06d8000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  4126557----T:  4150229 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4150229----T:  4153029 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4153029----T:  4213394 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  4214522----T:  4229280 	 St: c07c0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4214522----T:  4223224 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4223224----T:  4231926 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4231926----T:  4240628 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4240628----T:  4249330 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4249330----T:  4258032 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4258032----T:  4274195 	 St: c0470000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4274195----T:  4282897 	 St: c04a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4282897----T:  4291599 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4291599----T:  4300301 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4300301----T:  4309003 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4309003----T:  4325166 	 St: c04c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4325166----T:  4433074 	 St: c07dd000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  4325166----T:  4348838 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  4663408----T:  4671231 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.282242)
F:  4671231----T:  4673766 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4673767----T:  4676302 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4898453----T:  5348061 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(303.584076)
F:  4906694----T:  4911335 	 St: c0440000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4906694----T:  4915396 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4915396----T:  4924098 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4924098----T:  4932800 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4932800----T:  4941502 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4941502----T:  4950204 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4950204----T:  5008216 	 St: c0447000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  4950204----T:  4966367 	 St: c06f0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  4966367----T:  4975069 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5009035----T:  5032707 	 St: c04c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5009035----T:  5070342 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5032707----T:  5071426 	 St: c04f0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5078772----T:  5081377 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5078772----T:  5087474 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5087474----T:  5096176 	 St: c0360000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5096176----T:  5104878 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5104878----T:  5113580 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5113580----T:  5122282 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5122282----T:  5130984 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5130984----T:  5139686 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5139686----T:  5155849 	 St: c0390000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5155849----T:  5276938 	 St: c06c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  5155849----T:  5217156 	 St: c02c0000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5217156----T:  5240828 	 St: c03c0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  5240828----T:  5332260 	 St: c0400000 Sz: 786432 	 Sm: 0 	 T: write_back(61.736664)
F:  5570211----T:  5584913 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.927076)
F:  5584913----T:  5587448 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5587449----T:  5589984 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5812135----T:  6474855 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(447.481445)
F:  5813139----T:  5817780 	 St: c02d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5813476----T:  5822178 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5817780----T:  5823295 	 St: c02d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5822178----T:  5830880 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5823295----T:  5830160 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5830160----T:  5833590 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5830880----T:  5839582 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5833590----T:  5837402 	 St: c0300000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5837402----T:  5843814 	 St: c0305000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5839582----T:  5848284 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5843814----T:  5852516 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5848284----T:  5871956 	 St: c05c0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  5852516----T:  5861218 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5861218----T:  5869920 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5869920----T:  5878622 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5871956----T:  5880658 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5878622----T:  5884137 	 St: c0330000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5880658----T:  5911851 	 St: c0630000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5884137----T:  5888778 	 St: c0339000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5888778----T:  5894293 	 St: c0340000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5894293----T:  5951364 	 St: c0349000 Sz: 487424 	 Sm: 0 	 T: memcpy_h2d(38.535450)
F:  5911851----T:  5943044 	 St: c0680000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5951364----T:  5978326 	 St: c03c0000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  5978326----T:  6073994 	 St: c03f7000 Sz: 823296 	 Sm: 0 	 T: memcpy_h2d(64.596893)
F:  6104782----T:  6110743 	 St: c05c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6104782----T:  6113484 	 St: c08b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6113484----T:  6122186 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6122186----T:  6130888 	 St: c08a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6130888----T:  6154560 	 St: c0840000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  6154560----T:  6170723 	 St: c0880000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6170723----T:  6179425 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6179425----T:  6188127 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6188127----T:  6196829 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6196829----T:  6212992 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6212992----T:  6329844 	 St: c05ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  6212992----T:  6236664 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  6368252----T:  6372893 	 St: c0840000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6368252----T:  6376954 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6376954----T:  6385656 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6385656----T:  6394358 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6394358----T:  6403060 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6403060----T:  6461072 	 St: c0847000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  6403060----T:  6434253 	 St: c04c0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6697005----T:  6712098 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.191087)
F:  6712098----T:  6714633 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6714634----T:  6717169 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6939320----T:  7582239 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(434.111420)
F:  6940786----T:  6963519 	 St: c02c0000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  6940786----T:  7002093 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6963519----T:  7003179 	 St: c02ee000 Sz: 335872 	 Sm: 0 	 T: memcpy_h2d(26.779203)
F:  7006298----T:  7015000 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7015000----T:  7023702 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7023702----T:  7060069 	 St: c04c0000 Sz: 307200 	 Sm: 0 	 T: memcpy_h2d(24.555706)
F:  7023702----T:  7032404 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7032404----T:  7041106 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7041106----T:  7049808 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7049808----T:  7065971 	 St: c0740000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7065971----T:  7074673 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7074673----T:  7083375 	 St: c07a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7083375----T:  7092077 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7092077----T:  7100779 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7100779----T:  7109481 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7109481----T:  7125644 	 St: c07e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7125644----T:  7211898 	 St: c050b000 Sz: 741376 	 Sm: 0 	 T: memcpy_h2d(58.240379)
F:  7125644----T:  7134346 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7134346----T:  7143048 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7292586----T:  7296805 	 St: c0740000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7292586----T:  7301288 	 St: c04a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7301288----T:  7309990 	 St: c0480000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7309990----T:  7318692 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7318692----T:  7327394 	 St: c0490000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7327394----T:  7336096 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7336096----T:  7344798 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7344798----T:  7383517 	 St: c03c0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  7383517----T:  7502252 	 St: c0746000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  7383517----T:  7429764 	 St: c0420000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  7804389----T:  7826860 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(15.172856)
F:  7805001----T:  7809642 	 St: c0200000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7809642----T:  7815157 	 St: c0207000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7826860----T:  7829395 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7829396----T:  7831931 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8054082----T:  8561967 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(342.933838)
F:  8056637----T:  8065339 	 St: c0660000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8065339----T:  8089011 	 St: c03c0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8065339----T:  8074041 	 St: c06a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8074041----T:  8082743 	 St: c0670000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8082743----T:  8091445 	 St: c0690000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8091445----T:  8107608 	 St: c0640000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8107608----T:  8116310 	 St: c0680000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8116310----T:  8125012 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8125012----T:  8133714 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8133714----T:  8142416 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8142416----T:  8151118 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8151118----T:  8167281 	 St: c06c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8167281----T:  8266245 	 St: c03f0000 Sz: 851968 	 Sm: 0 	 T: memcpy_h2d(66.822418)
F:  8167281----T:  8190953 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  8319497----T:  8323716 	 St: c0640000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8319497----T:  8328199 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8328199----T:  8336901 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8336901----T:  8345603 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8345603----T:  8354305 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8354305----T:  8363007 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8363007----T:  8421490 	 St: c0646000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  8363007----T:  8386679 	 St: c02f0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  8386679----T:  8395381 	 St: c0330000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8395381----T:  8449157 	 St: c0350000 Sz: 458752 	 Sm: 0 	 T: write_back(36.310600)
F:  8450858----T:  8460485 	 St: c06c0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  8460485----T:  8513320 	 St: c06d2000 Sz: 450560 	 Sm: 0 	 T: memcpy_h2d(35.675220)
F:  8784117----T:  8794429 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.962863)
F:  8794429----T:  8796964 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8796965----T:  8799500 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9021651----T:  9637496 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(415.830505)
F:  9022738----T:  9031440 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9031440----T:  9040142 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9040142----T:  9074157 	 St: c02c0000 Sz: 286720 	 Sm: 0 	 T: memcpy_h2d(22.967590)
F:  9040142----T:  9048844 	 St: c05b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9048844----T:  9072516 	 St: c0540000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  9072516----T:  9088679 	 St: c0590000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9088679----T:  9097381 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9097381----T:  9106083 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9106083----T:  9114785 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9114785----T:  9130948 	 St: c05c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9130948----T:  9219555 	 St: c0306000 Sz: 761856 	 Sm: 0 	 T: memcpy_h2d(59.829170)
F:  9130948----T:  9154620 	 St: c0610000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  9223684----T:  9226289 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9223684----T:  9232386 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9232386----T:  9241088 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9241088----T:  9249790 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9249790----T:  9258492 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9258492----T:  9274655 	 St: c0860000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9274655----T:  9290818 	 St: c08a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9290818----T:  9299520 	 St: c0930000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9299520----T:  9308222 	 St: c0990000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9308222----T:  9316924 	 St: c0950000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9316924----T:  9325626 	 St: c0940000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9325626----T:  9334328 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9334328----T:  9343030 	 St: c09a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9343031----T:  9464120 	 St: c0541000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  9343031----T:  9351733 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9470051----T:  9478753 	 St: c0410000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9478753----T:  9487455 	 St: c0460000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9487455----T:  9496157 	 St: c0450000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9496157----T:  9527350 	 St: c0920000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9496157----T:  9504859 	 St: c04a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9504859----T:  9513561 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9513562----T:  9522264 	 St: c0210000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9527350----T:  9531162 	 St: c0990000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9531162----T:  9544984 	 St: c0995000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  9545790----T:  9554492 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9554492----T:  9563194 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9563194----T:  9571896 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9571896----T:  9606852 	 St: c0840000 Sz: 294912 	 Sm: 0 	 T: memcpy_h2d(23.602970)
F:  9571896----T:  9580598 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9580598----T:  9596761 	 St: c04f0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9596761----T:  9612924 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  9606852----T:  9634284 	 St: c0888000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  9859646----T:  9923951 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(43.419987)
F:  9860337----T:  9864978 	 St: c0200000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9860337----T:  9921644 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9864978----T:  9877866 	 St: c0207000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  9923951----T:  9926486 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9926487----T:  9929022 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10151173----T: 10156335 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.485483)
F: 10378485----T: 10381658 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.142471)
F: 10381658----T: 10384193 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10384194----T: 10386799 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10384194----T: 10392434 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10395039----T: 10397644 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10395039----T: 10403279 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10405884----T: 10408489 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10405884----T: 10421579 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10424184----T: 10426789 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10424184----T: 10454907 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10457512----T: 10460117 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10457512----T: 10518348 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10520953----T: 10523558 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10520953----T: 10552617 	 St: 0 Sz: 266240 	 Sm: 0 	 T: device_sync(21.380148)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5441102(cycle), 3673.937988(us)
Tot_kernel_exec_time_and_fault_time: 11772377(cycle), 7948.937988(us)
Tot_memcpy_h2d_time: 3692082(cycle), 2492.965576(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 3719967(cycle), 2511.793945(us)
Tot_devicesync_time: 171028(cycle), 115.481430(us)
Tot_writeback_time: 2566762(cycle), 1733.127563(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 2765675(cycle), 1867.437500(us)
GPGPU-Sim: *** exit detected ***
