// Seed: 2157271995
module module_0 (
    output tri id_0,
    input  wor id_1
);
  if (1)
    struct packed {
      id_3 id_4[1 : -1];
      logic id_5 = -1;
    } id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    input  tri  id_2,
    output wor  id_3,
    input  wand id_4,
    input  wire id_5,
    input  wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd5
) (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply0 _id_3,
    input supply0 id_4,
    output supply0 id_5
);
  initial #1;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  class id_7;
    id_8  id_9;
    id_10 id_11;
  endclass
  assign id_11[id_3] = id_7;
endmodule
