<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › spear › pinctrl-spear1340.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pinctrl-spear1340.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the ST Microelectronics SPEAr1340 pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &quot;pinctrl-spear.h&quot;</span>

<span class="cp">#define DRIVER_NAME &quot;spear1340-pinmux&quot;</span>

<span class="cm">/* pins */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">spear1340_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SPEAR_PIN_0_TO_101</span><span class="p">,</span>
	<span class="n">SPEAR_PIN_102_TO_245</span><span class="p">,</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">246</span><span class="p">,</span> <span class="s">&quot;PLGPIO246&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">247</span><span class="p">,</span> <span class="s">&quot;PLGPIO247&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">248</span><span class="p">,</span> <span class="s">&quot;PLGPIO248&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">249</span><span class="p">,</span> <span class="s">&quot;PLGPIO249&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">250</span><span class="p">,</span> <span class="s">&quot;PLGPIO250&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">251</span><span class="p">,</span> <span class="s">&quot;PLGPIO251&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* In SPEAr1340 there are two levels of pad muxing */</span>
<span class="cm">/* - pads as gpio OR peripherals */</span>
<span class="cp">#define PAD_FUNCTION_EN_1			0x668</span>
<span class="cp">#define PAD_FUNCTION_EN_2			0x66C</span>
<span class="cp">#define PAD_FUNCTION_EN_3			0x670</span>
<span class="cp">#define PAD_FUNCTION_EN_4			0x674</span>
<span class="cp">#define PAD_FUNCTION_EN_5			0x690</span>
<span class="cp">#define PAD_FUNCTION_EN_6			0x694</span>
<span class="cp">#define PAD_FUNCTION_EN_7			0x698</span>
<span class="cp">#define PAD_FUNCTION_EN_8			0x69C</span>

<span class="cm">/* - If peripherals, then primary OR alternate peripheral */</span>
<span class="cp">#define PAD_SHARED_IP_EN_1			0x6A0</span>
<span class="cp">#define PAD_SHARED_IP_EN_2			0x6A4</span>

<span class="cm">/*</span>
<span class="cm"> * Macro&#39;s for first level of pmx - pads as gpio OR peripherals. There are 8</span>
<span class="cm"> * registers with 32 bits each for handling gpio pads, register 8 has only 26</span>
<span class="cm"> * relevant bits.</span>
<span class="cm"> */</span>
<span class="cm">/* macro&#39;s for making pads as gpio&#39;s */</span>
<span class="cp">#define PADS_AS_GPIO_REG0_MASK			0xFFFFFFFE</span>
<span class="cp">#define PADS_AS_GPIO_REGS_MASK			0xFFFFFFFF</span>
<span class="cp">#define PADS_AS_GPIO_REG7_MASK			0x07FFFFFF</span>

<span class="cm">/* macro&#39;s for making pads as peripherals */</span>
<span class="cp">#define FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK	0x00000FFE</span>
<span class="cp">#define UART0_ENH_AND_GPT_REG0_MASK		0x0003F000</span>
<span class="cp">#define PWM1_AND_KBD_COL5_REG0_MASK		0x00040000</span>
<span class="cp">#define I2C1_REG0_MASK				0x01080000</span>
<span class="cp">#define SPDIF_IN_REG0_MASK			0x00100000</span>
<span class="cp">#define PWM2_AND_GPT0_TMR0_CPT_REG0_MASK	0x00400000</span>
<span class="cp">#define PWM3_AND_GPT0_TMR1_CLK_REG0_MASK	0x00800000</span>
<span class="cp">#define PWM0_AND_SSP0_CS1_REG0_MASK		0x02000000</span>
<span class="cp">#define VIP_AND_CAM3_REG0_MASK			0xFC200000</span>
<span class="cp">#define VIP_AND_CAM3_REG1_MASK			0x0000000F</span>
<span class="cp">#define VIP_REG1_MASK				0x00001EF0</span>
<span class="cp">#define VIP_AND_CAM2_REG1_MASK			0x007FE100</span>
<span class="cp">#define VIP_AND_CAM1_REG1_MASK			0xFF800000</span>
<span class="cp">#define VIP_AND_CAM1_REG2_MASK			0x00000003</span>
<span class="cp">#define VIP_AND_CAM0_REG2_MASK			0x00001FFC</span>
<span class="cp">#define SMI_REG2_MASK				0x0021E000</span>
<span class="cp">#define SSP0_REG2_MASK				0x001E0000</span>
<span class="cp">#define TS_AND_SSP0_CS2_REG2_MASK		0x00400000</span>
<span class="cp">#define UART0_REG2_MASK				0x01800000</span>
<span class="cp">#define UART1_REG2_MASK				0x06000000</span>
<span class="cp">#define I2S_IN_REG2_MASK			0xF8000000</span>
<span class="cp">#define DEVS_GRP_AND_MIPHY_DBG_REG3_MASK	0x000001FE</span>
<span class="cp">#define I2S_OUT_REG3_MASK			0x000001EF</span>
<span class="cp">#define I2S_IN_REG3_MASK			0x00000010</span>
<span class="cp">#define GMAC_REG3_MASK				0xFFFFFE00</span>
<span class="cp">#define GMAC_REG4_MASK				0x0000001F</span>
<span class="cp">#define DEVS_GRP_AND_MIPHY_DBG_REG4_MASK	0x7FFFFF20</span>
<span class="cp">#define SSP0_CS3_REG4_MASK			0x00000020</span>
<span class="cp">#define I2C0_REG4_MASK				0x000000C0</span>
<span class="cp">#define CEC0_REG4_MASK				0x00000100</span>
<span class="cp">#define CEC1_REG4_MASK				0x00000200</span>
<span class="cp">#define SPDIF_OUT_REG4_MASK			0x00000400</span>
<span class="cp">#define CLCD_REG4_MASK				0x7FFFF800</span>
<span class="cp">#define CLCD_AND_ARM_TRACE_REG4_MASK		0x80000000</span>
<span class="cp">#define CLCD_AND_ARM_TRACE_REG5_MASK		0xFFFFFFFF</span>
<span class="cp">#define CLCD_AND_ARM_TRACE_REG6_MASK		0x00000001</span>
<span class="cp">#define FSMC_PNOR_AND_MCIF_REG6_MASK		0x073FFFFE</span>
<span class="cp">#define MCIF_REG6_MASK				0xF8C00000</span>
<span class="cp">#define MCIF_REG7_MASK				0x000043FF</span>
<span class="cp">#define FSMC_8BIT_REG7_MASK			0x07FFBC00</span>

<span class="cm">/* other registers */</span>
<span class="cp">#define PERIP_CFG				0x42C</span>
	<span class="cm">/* PERIP_CFG register masks */</span>
	<span class="cp">#define SSP_CS_CTL_HW			0</span>
	<span class="cp">#define SSP_CS_CTL_SW			1</span>
	<span class="cp">#define SSP_CS_CTL_MASK			1</span>
	<span class="cp">#define SSP_CS_CTL_SHIFT		21</span>
	<span class="cp">#define SSP_CS_VAL_MASK			1</span>
	<span class="cp">#define SSP_CS_VAL_SHIFT		20</span>
	<span class="cp">#define SSP_CS_SEL_CS0			0</span>
	<span class="cp">#define SSP_CS_SEL_CS1			1</span>
	<span class="cp">#define SSP_CS_SEL_CS2			2</span>
	<span class="cp">#define SSP_CS_SEL_MASK			3</span>
	<span class="cp">#define SSP_CS_SEL_SHIFT		18</span>

	<span class="cp">#define I2S_CHNL_2_0			(0)</span>
	<span class="cp">#define I2S_CHNL_3_1			(1)</span>
	<span class="cp">#define I2S_CHNL_5_1			(2)</span>
	<span class="cp">#define I2S_CHNL_7_1			(3)</span>
	<span class="cp">#define I2S_CHNL_PLAY_SHIFT		(4)</span>
	<span class="cp">#define I2S_CHNL_PLAY_MASK		(3 &lt;&lt; 4)</span>
	<span class="cp">#define I2S_CHNL_REC_SHIFT		(6)</span>
	<span class="cp">#define I2S_CHNL_REC_MASK		(3 &lt;&lt; 6)</span>

	<span class="cp">#define SPDIF_OUT_ENB_MASK		(1 &lt;&lt; 2)</span>
	<span class="cp">#define SPDIF_OUT_ENB_SHIFT		2</span>

	<span class="cp">#define MCIF_SEL_SD			1</span>
	<span class="cp">#define MCIF_SEL_CF			2</span>
	<span class="cp">#define MCIF_SEL_XD			3</span>
	<span class="cp">#define MCIF_SEL_MASK			3</span>
	<span class="cp">#define MCIF_SEL_SHIFT			0</span>

<span class="cp">#define GMAC_CLK_CFG				0x248</span>
	<span class="cp">#define GMAC_PHY_IF_GMII_VAL		(0 &lt;&lt; 3)</span>
	<span class="cp">#define GMAC_PHY_IF_RGMII_VAL		(1 &lt;&lt; 3)</span>
	<span class="cp">#define GMAC_PHY_IF_SGMII_VAL		(2 &lt;&lt; 3)</span>
	<span class="cp">#define GMAC_PHY_IF_RMII_VAL		(4 &lt;&lt; 3)</span>
	<span class="cp">#define GMAC_PHY_IF_SEL_MASK		(7 &lt;&lt; 3)</span>
	<span class="cp">#define GMAC_PHY_INPUT_ENB_VAL		0</span>
	<span class="cp">#define GMAC_PHY_SYNT_ENB_VAL		1</span>
	<span class="cp">#define GMAC_PHY_CLK_MASK		1</span>
	<span class="cp">#define GMAC_PHY_CLK_SHIFT		2</span>
	<span class="cp">#define GMAC_PHY_125M_PAD_VAL		0</span>
	<span class="cp">#define GMAC_PHY_PLL2_VAL		1</span>
	<span class="cp">#define GMAC_PHY_OSC3_VAL		2</span>
	<span class="cp">#define GMAC_PHY_INPUT_CLK_MASK		3</span>
	<span class="cp">#define GMAC_PHY_INPUT_CLK_SHIFT	0</span>

<span class="cp">#define PCIE_SATA_CFG				0x424</span>
	<span class="cm">/* PCIE CFG MASks */</span>
	<span class="cp">#define PCIE_CFG_DEVICE_PRESENT		(1 &lt;&lt; 11)</span>
	<span class="cp">#define PCIE_CFG_POWERUP_RESET		(1 &lt;&lt; 10)</span>
	<span class="cp">#define PCIE_CFG_CORE_CLK_EN		(1 &lt;&lt; 9)</span>
	<span class="cp">#define PCIE_CFG_AUX_CLK_EN		(1 &lt;&lt; 8)</span>
	<span class="cp">#define SATA_CFG_TX_CLK_EN		(1 &lt;&lt; 4)</span>
	<span class="cp">#define SATA_CFG_RX_CLK_EN		(1 &lt;&lt; 3)</span>
	<span class="cp">#define SATA_CFG_POWERUP_RESET		(1 &lt;&lt; 2)</span>
	<span class="cp">#define SATA_CFG_PM_CLK_EN		(1 &lt;&lt; 1)</span>
	<span class="cp">#define PCIE_SATA_SEL_PCIE		(0)</span>
	<span class="cp">#define PCIE_SATA_SEL_SATA		(1)</span>
	<span class="cp">#define SATA_PCIE_CFG_MASK		0xF1F</span>
	<span class="cp">#define PCIE_CFG_VAL	(PCIE_SATA_SEL_PCIE | PCIE_CFG_AUX_CLK_EN | \</span>
<span class="cp">				PCIE_CFG_CORE_CLK_EN | PCIE_CFG_POWERUP_RESET |\</span>
<span class="cp">				PCIE_CFG_DEVICE_PRESENT)</span>
	<span class="cp">#define SATA_CFG_VAL	(PCIE_SATA_SEL_SATA | SATA_CFG_PM_CLK_EN | \</span>
<span class="cp">				SATA_CFG_POWERUP_RESET | SATA_CFG_RX_CLK_EN | \</span>
<span class="cp">				SATA_CFG_TX_CLK_EN)</span>

<span class="cm">/* Macro&#39;s for second level of pmx - pads as primary OR alternate peripheral */</span>
<span class="cm">/* Write 0 to enable FSMC_16_BIT */</span>
<span class="cp">#define KBD_ROW_COL_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* Write 0 to enable UART0_ENH */</span>
<span class="cp">#define GPT_MASK				(1 &lt;&lt; 1) </span><span class="cm">/* Only clk &amp; cpt */</span><span class="cp"></span>

<span class="cm">/* Write 0 to enable PWM1 */</span>
<span class="cp">#define KBD_COL5_MASK				(1 &lt;&lt; 2)</span>

<span class="cm">/* Write 0 to enable PWM2 */</span>
<span class="cp">#define GPT0_TMR0_CPT_MASK			(1 &lt;&lt; 3) </span><span class="cm">/* Only clk &amp; cpt */</span><span class="cp"></span>

<span class="cm">/* Write 0 to enable PWM3 */</span>
<span class="cp">#define GPT0_TMR1_CLK_MASK			(1 &lt;&lt; 4) </span><span class="cm">/* Only clk &amp; cpt */</span><span class="cp"></span>

<span class="cm">/* Write 0 to enable PWM0 */</span>
<span class="cp">#define SSP0_CS1_MASK				(1 &lt;&lt; 5)</span>

<span class="cm">/* Write 0 to enable VIP */</span>
<span class="cp">#define CAM3_MASK				(1 &lt;&lt; 6)</span>

<span class="cm">/* Write 0 to enable VIP */</span>
<span class="cp">#define CAM2_MASK				(1 &lt;&lt; 7)</span>

<span class="cm">/* Write 0 to enable VIP */</span>
<span class="cp">#define CAM1_MASK				(1 &lt;&lt; 8)</span>

<span class="cm">/* Write 0 to enable VIP */</span>
<span class="cp">#define CAM0_MASK				(1 &lt;&lt; 9)</span>

<span class="cm">/* Write 0 to enable TS */</span>
<span class="cp">#define SSP0_CS2_MASK				(1 &lt;&lt; 10)</span>

<span class="cm">/* Write 0 to enable FSMC PNOR */</span>
<span class="cp">#define MCIF_MASK				(1 &lt;&lt; 11)</span>

<span class="cm">/* Write 0 to enable CLCD */</span>
<span class="cp">#define ARM_TRACE_MASK				(1 &lt;&lt; 12)</span>

<span class="cm">/* Write 0 to enable I2S, SSP0_CS2, CEC0, 1, SPDIF out, CLCD */</span>
<span class="cp">#define MIPHY_DBG_MASK				(1 &lt;&lt; 13)</span>

<span class="cm">/*</span>
<span class="cm"> * Pad multiplexing for making all pads as gpio&#39;s. This is done to override the</span>
<span class="cm"> * values passed from bootloader and start from scratch.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pads_as_gpio_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">251</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pads_as_gpio_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REGS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REGS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REGS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REGS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REGS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REGS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PADS_AS_GPIO_REG7_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pads_as_gpio_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pads_as_gpio_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pads_as_gpio_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pads_as_gpio_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pads_as_gpio_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pads_as_gpio_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pads_as_gpio_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pads_as_gpio_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pads_as_gpio_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pads_as_gpio_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pads_as_gpio_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pads_as_gpio_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pads_as_gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pads_as_gpio_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pads_as_gpio_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for fsmc_8bit device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">fsmc_8bit_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">233</span><span class="p">,</span> <span class="mi">234</span><span class="p">,</span> <span class="mi">235</span><span class="p">,</span> <span class="mi">236</span><span class="p">,</span> <span class="mi">238</span><span class="p">,</span> <span class="mi">239</span><span class="p">,</span> <span class="mi">240</span><span class="p">,</span>
	<span class="mi">241</span><span class="p">,</span> <span class="mi">242</span><span class="p">,</span> <span class="mi">243</span><span class="p">,</span> <span class="mi">244</span><span class="p">,</span> <span class="mi">245</span><span class="p">,</span> <span class="mi">246</span><span class="p">,</span> <span class="mi">247</span><span class="p">,</span> <span class="mi">248</span><span class="p">,</span> <span class="mi">249</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">fsmc_8bit_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">FSMC_8BIT_REG7_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">FSMC_8BIT_REG7_MASK</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">fsmc_8bit_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_8bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">fsmc_8bit_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc_8bit_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">fsmc_8bit_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">fsmc_8bit_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for fsmc_16bit device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">fsmc_16bit_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">fsmc_16bit_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">KBD_ROW_COL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">fsmc_16bit_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_16bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">fsmc_16bit_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc_16bit_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">fsmc_16bit_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">fsmc_16bit_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for fsmc_pnor device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">fsmc_pnor_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">192</span><span class="p">,</span> <span class="mi">193</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span> <span class="mi">195</span><span class="p">,</span> <span class="mi">196</span><span class="p">,</span> <span class="mi">197</span><span class="p">,</span> <span class="mi">198</span><span class="p">,</span>
	<span class="mi">199</span><span class="p">,</span> <span class="mi">200</span><span class="p">,</span> <span class="mi">201</span><span class="p">,</span> <span class="mi">202</span><span class="p">,</span> <span class="mi">203</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span><span class="p">,</span> <span class="mi">207</span><span class="p">,</span> <span class="mi">208</span><span class="p">,</span> <span class="mi">209</span><span class="p">,</span> <span class="mi">210</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span> <span class="mi">212</span><span class="p">,</span>
	<span class="mi">215</span><span class="p">,</span> <span class="mi">216</span><span class="p">,</span> <span class="mi">217</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">fsmc_pnor_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">FSMC_PNOR_AND_MCIF_REG6_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">FSMC_PNOR_AND_MCIF_REG6_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">fsmc_pnor_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_pnor_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_pnor_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">fsmc_pnor_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc_pnor_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">fsmc_pnor_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_pnor_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">fsmc_pnor_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_pnor_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">fsmc_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;fsmc_8bit_grp&quot;</span><span class="p">,</span> <span class="s">&quot;fsmc_16bit_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;fsmc_pnor_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">fsmc_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">fsmc_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for keyboard rows-cols device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">keyboard_row_col_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span>
	<span class="mi">10</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">keyboard_row_col_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">KBD_ROW_COL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">KBD_ROW_COL_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">keyboard_row_col_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">keyboard_row_col_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_row_col_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">keyboard_row_col_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;keyboard_row_col_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">keyboard_row_col_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_row_col_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">keyboard_row_col_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_row_col_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for keyboard col5 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">keyboard_col5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">17</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">keyboard_col5_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">KBD_COL5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">KBD_COL5_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PWM1_AND_KBD_COL5_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PWM1_AND_KBD_COL5_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">keyboard_col5_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">keyboard_col5_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_col5_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">keyboard_col5_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;keyboard_col5_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">keyboard_col5_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_col5_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">keyboard_col5_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_col5_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">keyboard_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;keyboard_row_col_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;keyboard_col5_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">keyboard_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;keyboard&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">keyboard_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for spdif_in device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spdif_in_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">19</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">spdif_in_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SPDIF_IN_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SPDIF_IN_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">spdif_in_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">spdif_in_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_in_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">spdif_in_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spdif_in_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">spdif_in_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_in_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">spdif_in_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_in_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">spdif_in_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;spdif_in_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">spdif_in_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spdif_in&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spdif_in_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_in_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for spdif_out device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spdif_out_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">137</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">spdif_out_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SPDIF_OUT_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SPDIF_OUT_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SPDIF_OUT_ENB_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SPDIF_OUT_ENB_MASK</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">spdif_out_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">spdif_out_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_out_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">spdif_out_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spdif_out_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">spdif_out_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_out_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">spdif_out_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_out_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">spdif_out_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;spdif_out_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">spdif_out_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spdif_out&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spdif_out_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spdif_out_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for gpt_0_1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpt_0_1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gpt_0_1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GPT_MASK</span> <span class="o">|</span> <span class="n">GPT0_TMR0_CPT_MASK</span> <span class="o">|</span> <span class="n">GPT0_TMR1_CLK_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">GPT_MASK</span> <span class="o">|</span> <span class="n">GPT0_TMR0_CPT_MASK</span> <span class="o">|</span> <span class="n">GPT0_TMR1_CLK_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">UART0_ENH_AND_GPT_REG0_MASK</span> <span class="o">|</span>
			<span class="n">PWM2_AND_GPT0_TMR0_CPT_REG0_MASK</span> <span class="o">|</span>
			<span class="n">PWM3_AND_GPT0_TMR1_CLK_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">UART0_ENH_AND_GPT_REG0_MASK</span> <span class="o">|</span>
			<span class="n">PWM2_AND_GPT0_TMR0_CPT_REG0_MASK</span> <span class="o">|</span>
			<span class="n">PWM3_AND_GPT0_TMR1_CLK_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gpt_0_1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gpt_0_1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt_0_1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gpt_0_1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt_0_1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gpt_0_1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt_0_1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gpt_0_1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt_0_1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">gpt_0_1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;gpt_0_1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">gpt_0_1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt_0_1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">gpt_0_1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt_0_1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pwm0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">24</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SSP0_CS1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PWM0_AND_SSP0_CS1_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PWM0_AND_SSP0_CS1_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pwm1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">17</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">KBD_COL5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PWM1_AND_KBD_COL5_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PWM1_AND_KBD_COL5_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pwm2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">21</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GPT0_TMR0_CPT_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PWM2_AND_GPT0_TMR0_CPT_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PWM2_AND_GPT0_TMR0_CPT_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pwm3 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">22</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GPT0_TMR1_CLK_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PWM3_AND_GPT0_TMR1_CLK_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PWM3_AND_GPT0_TMR1_CLK_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm3_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pwm_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pwm0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm1_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm2_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm3_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pwm_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pwm_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for vip_mux device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vip_mux_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">vip_mux_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">vip_mux_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">vip_mux_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">vip_mux_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vip_mux_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">vip_mux_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">vip_mux_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for vip_mux_cam0 (disables cam0) device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vip_mux_cam0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span>
	<span class="mi">73</span><span class="p">,</span> <span class="mi">74</span><span class="p">,</span> <span class="mi">75</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">vip_mux_cam0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM0_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM0_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">vip_mux_cam0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">vip_mux_cam0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">vip_mux_cam0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vip_mux_cam0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">vip_mux_cam0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">vip_mux_cam0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for vip_mux_cam1 (disables cam1) device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vip_mux_cam1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span>
	<span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">64</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">vip_mux_cam1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">vip_mux_cam1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">vip_mux_cam1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">vip_mux_cam1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vip_mux_cam1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">vip_mux_cam1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">vip_mux_cam1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for vip_mux_cam2 (disables cam2) device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vip_mux_cam2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span>
	<span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">vip_mux_cam2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM2_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM2_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">vip_mux_cam2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">vip_mux_cam2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">vip_mux_cam2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vip_mux_cam2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">vip_mux_cam2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">vip_mux_cam2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for vip_mux_cam3 (disables cam3) device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">vip_mux_cam3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span>
	<span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">vip_mux_cam3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">vip_mux_cam3_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">vip_mux_cam3_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam3_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">vip_mux_cam3_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vip_mux_cam3_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">vip_mux_cam3_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam3_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">vip_mux_cam3_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_mux_cam3_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">vip_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;vip_mux_grp&quot;</span><span class="p">,</span> <span class="s">&quot;vip_mux_cam0_grp&quot;</span> <span class="p">,</span>
	<span class="s">&quot;vip_mux_cam1_grp&quot;</span> <span class="p">,</span> <span class="s">&quot;vip_mux_cam2_grp&quot;</span><span class="p">,</span> <span class="s">&quot;vip_mux_cam3_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">vip_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vip&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">vip_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vip_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for cam0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">74</span><span class="p">,</span> <span class="mi">75</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cam0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CAM0_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM0_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM0_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cam0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cam0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cam0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">cam0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cam0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cam0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cam0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cam0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cam0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for cam1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">64</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cam1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CAM1_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM1_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cam1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cam1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cam1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">cam1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cam1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cam1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cam1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cam1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cam1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for cam2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cam2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CAM2_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM2_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM2_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cam2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cam2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cam2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">cam2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cam2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cam2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cam2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cam2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cam2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for cam3 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cam3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cam3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CAM3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CAM3_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">VIP_AND_CAM3_REG1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cam3_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cam3_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam3_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cam3_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam3_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">cam3_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam3_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cam3_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam3_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cam3_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cam3_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cam3_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cam3_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cam3_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for smi device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">smi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">76</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span> <span class="mi">79</span><span class="p">,</span> <span class="mi">84</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">smi_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SMI_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SMI_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">smi_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">smi_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">smi_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smi_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">smi_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">smi_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">smi_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;smi_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">smi_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">smi_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for ssp0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span> <span class="mi">83</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SSP0_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SSP0_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for ssp0_cs1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_cs1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">24</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_cs1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SSP0_CS1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SSP0_CS1_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PWM0_AND_SSP0_CS1_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PWM0_AND_SSP0_CS1_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_cs1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_cs1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_cs1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_cs1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_cs1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_cs1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for ssp0_cs2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_cs2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">85</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_cs2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SSP0_CS2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SSP0_CS2_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">TS_AND_SSP0_CS2_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">TS_AND_SSP0_CS2_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_cs2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_cs2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_cs2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_cs2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_cs2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_cs2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for ssp0_cs3 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_cs3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">132</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_cs3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SSP0_CS3_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SSP0_CS3_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_cs3_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_cs3_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs3_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_cs3_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_cs3_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_cs3_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs3_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_cs3_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs3_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">ssp0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssp0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp0_cs1_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;ssp0_cs2_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp0_cs3_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">ssp0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">ssp0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for uart0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">UART0_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">UART0_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for uart0_enh device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart0_enh_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart0_enh_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GPT_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">UART0_ENH_AND_GPT_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">UART0_ENH_AND_GPT_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart0_enh_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart0_enh_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_enh_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart0_enh_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0_enh_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart0_enh_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_enh_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart0_enh_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_enh_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart0_enh_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for uart1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">UART1_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">UART1_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for i2s_in device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2s_in_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">99</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2s_in_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">I2S_IN_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">I2S_IN_REG2_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">I2S_IN_REG3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">I2S_IN_REG3_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2s_in_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2s_in_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_in_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2s_in_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s_in_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2s_in_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_in_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2s_in_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_in_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for i2s_out device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2s_out_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span><span class="p">,</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">101</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">103</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2s_out_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">I2S_OUT_REG3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">I2S_OUT_REG3_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2s_out_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2s_out_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_out_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2s_out_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s_out_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2s_out_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_out_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2s_out_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_out_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2s_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2s_in_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2s_out_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2s_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2s_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for gmac device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmac_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">105</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">107</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">109</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">111</span><span class="p">,</span>
	<span class="mi">112</span><span class="p">,</span> <span class="mi">113</span><span class="p">,</span> <span class="mi">114</span><span class="p">,</span> <span class="mi">115</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">117</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">119</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">121</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">123</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">125</span><span class="p">,</span>
	<span class="mi">126</span><span class="p">,</span> <span class="mi">127</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">129</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">131</span> <span class="p">};</span>
<span class="cp">#define GMAC_MUXREG				\</span>
<span class="cp">	{					\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_4,	\</span>
<span class="cp">		.mask = GMAC_REG3_MASK,		\</span>
<span class="cp">		.val = GMAC_REG3_MASK,		\</span>
<span class="cp">	}, {					\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_5,	\</span>
<span class="cp">		.mask = GMAC_REG4_MASK,		\</span>
<span class="cp">		.val = GMAC_REG4_MASK,		\</span>
<span class="cp">	}</span>

<span class="cm">/* pad multiplexing for gmii device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gmii_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">GMAC_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">GMAC_CLK_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_GMII_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gmii_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gmii_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmii_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gmii_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gmii_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gmac_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmac_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gmii_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmii_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for rgmii device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">rgmii_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">GMAC_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">GMAC_CLK_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_RGMII_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">rgmii_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">rgmii_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rgmii_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">rgmii_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rgmii_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gmac_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmac_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">rgmii_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rgmii_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for rmii device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">rmii_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">GMAC_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">GMAC_CLK_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_RMII_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">rmii_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">rmii_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rmii_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">rmii_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rmii_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gmac_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmac_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">rmii_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rmii_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for sgmii device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sgmii_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">GMAC_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">GMAC_CLK_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">GMAC_PHY_IF_SGMII_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sgmii_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sgmii_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sgmii_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sgmii_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sgmii_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gmac_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmac_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sgmii_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sgmii_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">gmac_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;gmii_grp&quot;</span><span class="p">,</span> <span class="s">&quot;rgmii_grp&quot;</span><span class="p">,</span> <span class="s">&quot;rmii_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;sgmii_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">gmac_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gmac&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">gmac_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmac_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for i2c0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">133</span><span class="p">,</span> <span class="mi">134</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">I2C0_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">I2C0_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for i2c1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">23</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">I2C1_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">I2C1_REG0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for cec0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cec0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">135</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cec0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CEC0_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CEC0_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cec0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cec0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cec0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cec0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">cec0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cec0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cec0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cec0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cec0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cec0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cec0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for cec1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">cec1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">136</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cec1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CEC1_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CEC1_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cec1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cec1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cec1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cec1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">cec1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cec1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cec1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cec1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cec1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cec1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cec1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cec1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for mcif devices */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">mcif_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">193</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span> <span class="mi">195</span><span class="p">,</span> <span class="mi">196</span><span class="p">,</span> <span class="mi">197</span><span class="p">,</span> <span class="mi">198</span><span class="p">,</span> <span class="mi">199</span><span class="p">,</span> <span class="mi">200</span><span class="p">,</span>
	<span class="mi">201</span><span class="p">,</span> <span class="mi">202</span><span class="p">,</span> <span class="mi">203</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span><span class="p">,</span> <span class="mi">207</span><span class="p">,</span> <span class="mi">208</span><span class="p">,</span> <span class="mi">209</span><span class="p">,</span> <span class="mi">210</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span> <span class="mi">212</span><span class="p">,</span> <span class="mi">213</span><span class="p">,</span> <span class="mi">214</span><span class="p">,</span>
	<span class="mi">215</span><span class="p">,</span> <span class="mi">216</span><span class="p">,</span> <span class="mi">217</span><span class="p">,</span> <span class="mi">218</span><span class="p">,</span> <span class="mi">219</span><span class="p">,</span> <span class="mi">220</span><span class="p">,</span> <span class="mi">221</span><span class="p">,</span> <span class="mi">222</span><span class="p">,</span> <span class="mi">223</span><span class="p">,</span> <span class="mi">224</span><span class="p">,</span> <span class="mi">225</span><span class="p">,</span> <span class="mi">226</span><span class="p">,</span> <span class="mi">227</span><span class="p">,</span> <span class="mi">228</span><span class="p">,</span>
	<span class="mi">229</span><span class="p">,</span> <span class="mi">230</span><span class="p">,</span> <span class="mi">231</span><span class="p">,</span> <span class="mi">232</span><span class="p">,</span> <span class="mi">237</span> <span class="p">};</span>
<span class="cp">#define MCIF_MUXREG							\</span>
<span class="cp">	{								\</span>
<span class="cp">		.reg = PAD_SHARED_IP_EN_1,				\</span>
<span class="cp">		.mask = MCIF_MASK,					\</span>
<span class="cp">		.val = MCIF_MASK,					\</span>
<span class="cp">	}, {								\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_7,				\</span>
<span class="cp">		.mask = FSMC_PNOR_AND_MCIF_REG6_MASK | MCIF_REG6_MASK,	\</span>
<span class="cp">		.val = FSMC_PNOR_AND_MCIF_REG6_MASK | MCIF_REG6_MASK,	\</span>
<span class="cp">	}, {								\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_8,				\</span>
<span class="cp">		.mask = MCIF_REG7_MASK,					\</span>
<span class="cp">		.val = MCIF_REG7_MASK,					\</span>
<span class="cp">	}</span>

<span class="cm">/* Pad multiplexing for sdhci device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MCIF_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MCIF_SEL_SD</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sdhci_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sdhci_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sdhci_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mcif_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcif_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sdhci_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">sdhci_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;sdhci_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">sdhci_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">sdhci_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for cf device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cf_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MCIF_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MCIF_SEL_CF</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cf_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cf_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cf_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cf_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cf_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mcif_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcif_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cf_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cf_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cf_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cf_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cf_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cf&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cf_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cf_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for xd device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">xd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MCIF_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MCIF_SEL_XD</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">xd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">xd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">xd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">xd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;xd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mcif_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcif_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">xd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">xd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">xd_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;xd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">xd_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;xd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">xd_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">xd_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for clcd device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clcd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">139</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">141</span><span class="p">,</span> <span class="mi">142</span><span class="p">,</span> <span class="mi">143</span><span class="p">,</span> <span class="mi">144</span><span class="p">,</span> <span class="mi">145</span><span class="p">,</span>
	<span class="mi">146</span><span class="p">,</span> <span class="mi">147</span><span class="p">,</span> <span class="mi">148</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">150</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span> <span class="mi">152</span><span class="p">,</span> <span class="mi">153</span><span class="p">,</span> <span class="mi">154</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">156</span><span class="p">,</span> <span class="mi">157</span><span class="p">,</span> <span class="mi">158</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span>
	<span class="mi">160</span><span class="p">,</span> <span class="mi">161</span><span class="p">,</span> <span class="mi">162</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span> <span class="mi">164</span><span class="p">,</span> <span class="mi">165</span><span class="p">,</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span><span class="p">,</span> <span class="mi">169</span><span class="p">,</span> <span class="mi">170</span><span class="p">,</span> <span class="mi">171</span><span class="p">,</span> <span class="mi">172</span><span class="p">,</span> <span class="mi">173</span><span class="p">,</span>
	<span class="mi">174</span><span class="p">,</span> <span class="mi">175</span><span class="p">,</span> <span class="mi">176</span><span class="p">,</span> <span class="mi">177</span><span class="p">,</span> <span class="mi">178</span><span class="p">,</span> <span class="mi">179</span><span class="p">,</span> <span class="mi">180</span><span class="p">,</span> <span class="mi">181</span><span class="p">,</span> <span class="mi">182</span><span class="p">,</span> <span class="mi">183</span><span class="p">,</span> <span class="mi">184</span><span class="p">,</span> <span class="mi">185</span><span class="p">,</span> <span class="mi">186</span><span class="p">,</span> <span class="mi">187</span><span class="p">,</span>
	<span class="mi">188</span><span class="p">,</span> <span class="mi">189</span><span class="p">,</span> <span class="mi">190</span><span class="p">,</span> <span class="mi">191</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">clcd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">ARM_TRACE_MASK</span> <span class="o">|</span> <span class="n">MIPHY_DBG_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLCD_REG4_MASK</span> <span class="o">|</span> <span class="n">CLCD_AND_ARM_TRACE_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CLCD_REG4_MASK</span> <span class="o">|</span> <span class="n">CLCD_AND_ARM_TRACE_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG5_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG6_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG6_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">clcd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">clcd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">clcd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">clcd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">clcd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">clcd_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;clcd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">clcd_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">clcd_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for arm_trace device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">arm_trace_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">158</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span> <span class="mi">160</span><span class="p">,</span> <span class="mi">161</span><span class="p">,</span> <span class="mi">162</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span> <span class="mi">164</span><span class="p">,</span>
	<span class="mi">165</span><span class="p">,</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span><span class="p">,</span> <span class="mi">169</span><span class="p">,</span> <span class="mi">170</span><span class="p">,</span> <span class="mi">171</span><span class="p">,</span> <span class="mi">172</span><span class="p">,</span> <span class="mi">173</span><span class="p">,</span> <span class="mi">174</span><span class="p">,</span> <span class="mi">175</span><span class="p">,</span> <span class="mi">176</span><span class="p">,</span> <span class="mi">177</span><span class="p">,</span> <span class="mi">178</span><span class="p">,</span>
	<span class="mi">179</span><span class="p">,</span> <span class="mi">180</span><span class="p">,</span> <span class="mi">181</span><span class="p">,</span> <span class="mi">182</span><span class="p">,</span> <span class="mi">183</span><span class="p">,</span> <span class="mi">184</span><span class="p">,</span> <span class="mi">185</span><span class="p">,</span> <span class="mi">186</span><span class="p">,</span> <span class="mi">187</span><span class="p">,</span> <span class="mi">188</span><span class="p">,</span> <span class="mi">189</span><span class="p">,</span> <span class="mi">190</span><span class="p">,</span> <span class="mi">191</span><span class="p">,</span> <span class="mi">192</span><span class="p">,</span>
	<span class="mi">193</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span> <span class="mi">195</span><span class="p">,</span> <span class="mi">196</span><span class="p">,</span> <span class="mi">197</span><span class="p">,</span> <span class="mi">198</span><span class="p">,</span> <span class="mi">199</span><span class="p">,</span> <span class="mi">200</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">arm_trace_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">ARM_TRACE_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">ARM_TRACE_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG5_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG6_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">CLCD_AND_ARM_TRACE_REG6_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">arm_trace_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">arm_trace_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_trace_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">arm_trace_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;arm_trace_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">arm_trace_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_trace_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">arm_trace_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_trace_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">arm_trace_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;arm_trace_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">arm_trace_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;arm_trace&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">arm_trace_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_trace_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for miphy_dbg device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">miphy_dbg_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span><span class="p">,</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">99</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">101</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">103</span><span class="p">,</span>
	<span class="mi">132</span><span class="p">,</span> <span class="mi">135</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">137</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">139</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">141</span><span class="p">,</span> <span class="mi">142</span><span class="p">,</span> <span class="mi">143</span><span class="p">,</span> <span class="mi">144</span><span class="p">,</span> <span class="mi">145</span><span class="p">,</span> <span class="mi">146</span><span class="p">,</span> <span class="mi">147</span><span class="p">,</span>
	<span class="mi">148</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">150</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span> <span class="mi">152</span><span class="p">,</span> <span class="mi">153</span><span class="p">,</span> <span class="mi">154</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">156</span><span class="p">,</span> <span class="mi">157</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">miphy_dbg_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_SHARED_IP_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MIPHY_DBG_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MIPHY_DBG_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">DEVS_GRP_AND_MIPHY_DBG_REG4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">DEVS_GRP_AND_MIPHY_DBG_REG4_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">miphy_dbg_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">miphy_dbg_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">miphy_dbg_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">miphy_dbg_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;miphy_dbg_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">miphy_dbg_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">miphy_dbg_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">miphy_dbg_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">miphy_dbg_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">miphy_dbg_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;miphy_dbg_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">miphy_dbg_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;miphy_dbg&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">miphy_dbg_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">miphy_dbg_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pcie device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pcie_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">250</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pcie_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SATA_PCIE_CFG_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pcie_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pcie_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pcie_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcie_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pcie_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pcie_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pcie_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pcie_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pcie_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcie&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pcie_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for sata device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sata_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">250</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sata_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SATA_PCIE_CFG_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sata_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sata_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sata_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sata_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sata_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">sata_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;sata_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">sata_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sata&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">sata_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pingroups */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="o">*</span><span class="n">spear1340_pingroups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">pads_as_gpio_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_8bit_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_16bit_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_pnor_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keyboard_row_col_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keyboard_col5_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spdif_in_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spdif_out_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt_0_1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vip_mux_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vip_mux_cam0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vip_mux_cam1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vip_mux_cam2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vip_mux_cam3_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam3_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smi_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_cs1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_cs2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_cs3_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_enh_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s_in_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s_out_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gmii_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rgmii_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rmii_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sgmii_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cec0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cec1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cf_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">xd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">arm_trace_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">miphy_dbg_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sata_pingroup</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* functions */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="o">*</span><span class="n">spear1340_functions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">pads_as_gpio_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keyboard_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spdif_in_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spdif_out_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt_0_1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vip_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cam3_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smi_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gmac_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cec0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cec1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cf_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">xd_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">arm_trace_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">miphy_dbg_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sata_function</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pinctrl_machdata</span> <span class="n">spear1340_machdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">spear1340_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear1340_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spear1340_pingroups</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear1340_pingroups</span><span class="p">),</span>
	<span class="p">.</span><span class="n">functions</span> <span class="o">=</span> <span class="n">spear1340_functions</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nfunctions</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear1340_functions</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modes_supported</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">spear1340_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;st,spear1340-pinmux&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spear1340_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">spear_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spear1340_machdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">spear1340_pinctrl_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">spear_pinctrl_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spear1340_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">spear1340_pinctrl_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">spear1340_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">spear1340_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">spear1340_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear1340_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">spear1340_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">spear1340_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear1340_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">spear1340_pinctrl_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Viresh Kumar &lt;viresh.linux@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ST Microelectronics SPEAr1340 pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">spear1340_pinctrl_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
