Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  9 12:28:50 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.022        0.000                      0                14729        0.060        0.000                      0                14729        3.000        0.000                       0                  6296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.022        0.000                      0                  190        0.104        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.396        0.000                      0                   20        0.266        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          28.456        0.000                      0                12916        0.060        0.000                      0                12916       49.500        0.000                       0                  6180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         7.451        0.000                      0                   17        0.158        0.000                      0                   17  
sys_clk_pin   clkout3             6.334        0.000                      0                   17        0.283        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 39.485        0.000                      0                 1587        0.955        0.000                      0                 1587  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.828ns (24.518%)  route 2.549ns (75.482%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.239    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.670     6.365    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.593     7.082    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.768    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.892 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.724     8.616    uart_tx_ctrl/bitTmr
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.500    14.922    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.429    14.638    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.828ns (24.518%)  route 2.549ns (75.482%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.239    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.670     6.365    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.593     7.082    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.768    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.892 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.724     8.616    uart_tx_ctrl/bitTmr
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.500    14.922    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.429    14.638    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.828ns (24.525%)  route 2.548ns (75.475%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.620     5.222    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  uart_tx_ctrl/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.872     6.550    uart_tx_ctrl/bitTmr_reg[13]
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.674 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.309     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.108 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.670    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.794 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.805     8.598    uart_tx_ctrl/bitTmr
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    14.654    uart_tx_ctrl/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.828ns (24.525%)  route 2.548ns (75.475%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.620     5.222    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  uart_tx_ctrl/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.872     6.550    uart_tx_ctrl/bitTmr_reg[13]
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.674 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.309     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.108 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.670    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.794 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.805     8.598    uart_tx_ctrl/bitTmr
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    14.654    uart_tx_ctrl/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.828ns (24.525%)  route 2.548ns (75.475%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.620     5.222    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  uart_tx_ctrl/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.872     6.550    uart_tx_ctrl/bitTmr_reg[13]
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.674 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.309     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.108 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.670    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.794 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.805     8.598    uart_tx_ctrl/bitTmr
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    14.654    uart_tx_ctrl/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.828ns (24.525%)  route 2.548ns (75.475%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.620     5.222    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  uart_tx_ctrl/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.872     6.550    uart_tx_ctrl/bitTmr_reg[13]
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.674 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.309     6.984    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.108 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.670    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.794 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.805     8.598    uart_tx_ctrl/bitTmr
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDRE (Setup_fdre_C_R)       -0.429    14.654    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.828ns (24.679%)  route 2.527ns (75.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.239    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.670     6.365    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.593     7.082    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.768    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.892 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.702     8.594    uart_tx_ctrl/bitTmr
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    14.749    uart_tx_ctrl/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.828ns (24.679%)  route 2.527ns (75.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.239    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.670     6.365    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.593     7.082    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.768    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.892 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.702     8.594    uart_tx_ctrl/bitTmr
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    14.749    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.828ns (24.679%)  route 2.527ns (75.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.239    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.670     6.365    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.593     7.082    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.768    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.892 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.702     8.594    uart_tx_ctrl/bitTmr
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    14.749    uart_tx_ctrl/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.828ns (24.679%)  route 2.527ns (75.321%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.636     5.239    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.670     6.365    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.489 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_3/O
                         net (fo=1, routed)           0.593     7.082    uart_tx_ctrl/FSM_sequential_txState[1]_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.206 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.562     7.768    uart_tx_ctrl/eqOp__12
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.892 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.702     8.594    uart_tx_ctrl/bitTmr
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.516    14.939    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/C
                         clock pessimism              0.275    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429    14.749    uart_tx_ctrl/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.747    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart_tx_ctrl/bitTmr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    uart_tx_ctrl/bitTmr_reg[12]_i_1_n_7
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.747    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  uart_tx_ctrl/bitTmr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    uart_tx_ctrl/bitTmr_reg[12]_i_1_n_6
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y100        FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/txData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.231ns (67.742%)  route 0.110ns (32.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  uart_tx_ctrl/txData_reg[2]/Q
                         net (fo=1, routed)           0.054     1.679    uart_tx_ctrl/txData[2]
    SLICE_X46Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.724 r  uart_tx_ctrl/txBit_i_4/O
                         net (fo=1, routed)           0.056     1.780    uart_tx_ctrl/txBit_i_4_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  uart_tx_ctrl/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.825    uart_tx_ctrl/txBit_i_3_n_0
    SLICE_X46Y90         FDSE                                         r  uart_tx_ctrl/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y90         FDSE                                         r  uart_tx_ctrl/txBit_reg/C
                         clock pessimism             -0.503     1.497    
    SLICE_X46Y90         FDSE (Hold_fdse_C_D)         0.120     1.617    uart_tx_ctrl/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.747    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_4
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.105     1.593    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_tx_ctrl/bitTmr_reg[3]/Q
                         net (fo=2, routed)           0.117     1.747    uart_tx_ctrl/bitTmr_reg[3]
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  uart_tx_ctrl/bitTmr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.855    uart_tx_ctrl/bitTmr_reg[0]_i_2_n_4
    SLICE_X43Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[3]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.105     1.593    uart_tx_ctrl/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.117     1.747    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  uart_tx_ctrl/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    uart_tx_ctrl/bitTmr_reg[4]_i_1_n_4
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.105     1.593    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     1.478    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y104        FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.737    CLK_GEN/led_counter[20]
    SLICE_X51Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.845    CLK_GEN/data0[20]
    SLICE_X51Y104        FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.829     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y104        FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.105     1.583    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     1.478    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y105        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK_GEN/led_counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.737    CLK_GEN/led_counter[24]
    SLICE_X51Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.845    CLK_GEN/data0[24]
    SLICE_X51Y105        FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.829     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y105        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.105     1.583    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     1.478    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y106        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.737    CLK_GEN/led_counter[28]
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.845    CLK_GEN/data0[28]
    SLICE_X51Y106        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.829     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y106        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.105     1.583    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     1.479    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  CLK_GEN/led_counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.740    CLK_GEN/led_counter[8]
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  CLK_GEN/led_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.848    CLK_GEN/data0[8]
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.584    CLK_GEN/led_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y103    CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y103    CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y102    CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y102    CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y102    CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y103    CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y103    CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y103    CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y93     uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y94     uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y93     uart_tx_ctrl/bitIndex_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y93     uart_tx_ctrl/bitIndex_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y93     uart_tx_ctrl/bitIndex_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y93     uart_tx_ctrl/bitIndex_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y94     uart_tx_ctrl/bitIndex_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y94     uart_tx_ctrl/bitIndex_reg[21]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y107    CLK_GEN/led_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y107    CLK_GEN/led_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y107    CLK_GEN/led_counter_reg[31]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y103    CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y103    CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y103    CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y103    CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y102    CLK_GEN/led_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.396ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.518ns (15.782%)  route 2.764ns (84.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 45.020 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.764     8.506    BTN_SCAN/p_0_in
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.594    45.020    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.179    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    44.903    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.903    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 36.396    

Slack (MET) :             36.900ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.712ns (55.344%)  route 1.381ns (44.656%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.318 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.318    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y104        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                 36.900    

Slack (MET) :             36.908ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.704ns (55.228%)  route 1.381ns (44.772%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.310 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.310    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y104        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                 36.908    

Slack (MET) :             36.912ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.725ns (55.531%)  route 1.381ns (44.469%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.112 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.331 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.331    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.299    45.224    
                         clock uncertainty           -0.091    45.133    
    SLICE_X46Y105        FDRE (Setup_fdre_C_D)        0.109    45.242    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.242    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 36.912    

Slack (MET) :             36.959ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.663ns (54.625%)  route 1.381ns (45.375%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.112 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.112    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.269 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.269    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.299    45.224    
                         clock uncertainty           -0.091    45.133    
    SLICE_X46Y105        FDRE (Setup_fdre_C_D)        0.094    45.227    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.227    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 36.959    

Slack (MET) :             36.984ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 1.628ns (54.097%)  route 1.381ns (45.903%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.234 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.234    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y104        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 36.984    

Slack (MET) :             37.004ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.608ns (53.790%)  route 1.381ns (46.210%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.995 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.214 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.214    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y104        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 37.004    

Slack (MET) :             37.017ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.595ns (53.588%)  route 1.381ns (46.412%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.201 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.201    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y103        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                 37.017    

Slack (MET) :             37.025ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.587ns (53.463%)  route 1.381ns (46.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.193 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.193    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y103        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 37.025    

Slack (MET) :             37.101ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 1.511ns (52.240%)  route 1.381ns (47.760%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 44.925 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.620     5.224    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.518     5.742 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.381     7.124    BTN_SCAN/p_0_in
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.124     7.248 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.248    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.761 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.878 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.878    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.117 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.117    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.500    44.925    BTN_SCAN/clk_disp
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.274    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X46Y103        FDRE (Setup_fdre_C_D)        0.109    45.217    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.217    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 37.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=3, routed)           0.177     1.829    BTN_SCAN/LED_OBUF[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120     1.607    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.785    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y103        LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     2.000    BTN_SCAN/clk_disp
    SLICE_X46Y103        FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.134     1.617    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.137     1.785    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     2.000    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.617    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.786    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X46Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X46Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.786    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X46Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.831    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X46Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.274ns (63.682%)  route 0.156ns (36.318%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     1.647 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.156     1.804    BTN_SCAN/p_0_in
    SLICE_X46Y104        LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.849    BTN_SCAN/clk_count[12]_i_3_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.914 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     2.000    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.633    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.812    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X46Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.163     1.811    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X46Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X46Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     2.000    BTN_SCAN/clk_disp
    SLICE_X46Y104        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.134     1.617    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.562     1.483    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.163     1.811    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X46Y105        LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.856    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X46Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.832     2.000    BTN_SCAN/clk_disp
    SLICE_X46Y105        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.134     1.617    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X46Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.163     1.812    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X46Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X46Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y102        FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.618    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y101    BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y103    BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y103    BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y104    BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y104    BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y104    BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y104    BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y105    BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y101    BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y101    BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y101    BTN_SCAN/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y101    BTN_SCAN/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    BTN_SCAN/clk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    BTN_SCAN/clk_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    BTN_SCAN/clk_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y102    BTN_SCAN/clk_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y103    BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y103    BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/result_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y101    BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y101    BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y103    BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y103    BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y103    BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y103    BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y104    BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y104    BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y104    BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       28.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.456ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[246][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        21.099ns  (logic 0.704ns (3.337%)  route 20.395ns (96.663%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.307ns = ( 58.307 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.352    30.179    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X59Y17         FDRE                                         r  core/data_ram/data_reg[246][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.663    58.307    core/data_ram/debug_clk
    SLICE_X59Y17         FDRE                                         r  core/data_ram/data_reg[246][7]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.943    
                         clock uncertainty           -0.106    58.837    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.202    58.635    core/data_ram/data_reg[246][7]
  -------------------------------------------------------------------
                         required time                         58.635    
                         arrival time                         -30.179    
  -------------------------------------------------------------------
                         slack                                 28.456    

Slack (MET) :             28.541ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[243][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        21.050ns  (logic 0.704ns (3.344%)  route 20.346ns (96.656%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.305ns = ( 58.305 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.302    30.130    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X58Y18         FDRE                                         r  core/data_ram/data_reg[243][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.661    58.305    core/data_ram/debug_clk
    SLICE_X58Y18         FDRE                                         r  core/data_ram/data_reg[243][7]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.941    
                         clock uncertainty           -0.106    58.835    
    SLICE_X58Y18         FDRE (Setup_fdre_C_CE)      -0.164    58.671    core/data_ram/data_reg[243][7]
  -------------------------------------------------------------------
                         required time                         58.671    
                         arrival time                         -30.130    
  -------------------------------------------------------------------
                         slack                                 28.541    

Slack (MET) :             28.606ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[254][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.950ns  (logic 0.704ns (3.360%)  route 20.246ns (96.640%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.308ns = ( 58.308 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.202    30.030    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X59Y16         FDRE                                         r  core/data_ram/data_reg[254][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.664    58.308    core/data_ram/debug_clk
    SLICE_X59Y16         FDRE                                         r  core/data_ram/data_reg[254][6]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.944    
                         clock uncertainty           -0.106    58.838    
    SLICE_X59Y16         FDRE (Setup_fdre_C_CE)      -0.202    58.636    core/data_ram/data_reg[254][6]
  -------------------------------------------------------------------
                         required time                         58.636    
                         arrival time                         -30.030    
  -------------------------------------------------------------------
                         slack                                 28.606    

Slack (MET) :             28.683ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[254][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.910ns  (logic 0.704ns (3.367%)  route 20.206ns (96.633%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.307ns = ( 58.307 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.162    29.990    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X58Y17         FDRE                                         r  core/data_ram/data_reg[254][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.663    58.307    core/data_ram/debug_clk
    SLICE_X58Y17         FDRE                                         r  core/data_ram/data_reg[254][7]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.943    
                         clock uncertainty           -0.106    58.837    
    SLICE_X58Y17         FDRE (Setup_fdre_C_CE)      -0.164    58.673    core/data_ram/data_reg[254][7]
  -------------------------------------------------------------------
                         required time                         58.673    
                         arrival time                         -29.990    
  -------------------------------------------------------------------
                         slack                                 28.683    

Slack (MET) :             28.761ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[0][1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.903ns  (logic 0.704ns (3.368%)  route 20.199ns (96.632%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.306ns = ( 58.306 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.156    29.983    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X50Y19         FDRE                                         r  core/data_ram/data_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.662    58.306    core/data_ram/debug_clk
    SLICE_X50Y19         FDRE                                         r  core/data_ram/data_reg[0][1]/C  (IS_INVERTED)
                         clock pessimism              0.707    59.014    
                         clock uncertainty           -0.106    58.908    
    SLICE_X50Y19         FDRE (Setup_fdre_C_CE)      -0.164    58.744    core/data_ram/data_reg[0][1]
  -------------------------------------------------------------------
                         required time                         58.744    
                         arrival time                         -29.983    
  -------------------------------------------------------------------
                         slack                                 28.761    

Slack (MET) :             28.773ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[243][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.777ns  (logic 0.704ns (3.388%)  route 20.073ns (96.612%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 58.302 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.029    29.857    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X53Y17         FDRE                                         r  core/data_ram/data_reg[243][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.658    58.302    core/data_ram/debug_clk
    SLICE_X53Y17         FDRE                                         r  core/data_ram/data_reg[243][5]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.938    
                         clock uncertainty           -0.106    58.832    
    SLICE_X53Y17         FDRE (Setup_fdre_C_CE)      -0.202    58.630    core/data_ram/data_reg[243][5]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                         -29.857    
  -------------------------------------------------------------------
                         slack                                 28.773    

Slack (MET) :             28.829ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[243][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.721ns  (logic 0.704ns (3.398%)  route 20.017ns (96.602%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 58.302 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       13.973    29.801    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X55Y17         FDRE                                         r  core/data_ram/data_reg[243][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.658    58.302    core/data_ram/debug_clk
    SLICE_X55Y17         FDRE                                         r  core/data_ram/data_reg[243][6]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.938    
                         clock uncertainty           -0.106    58.832    
    SLICE_X55Y17         FDRE (Setup_fdre_C_CE)      -0.202    58.630    core/data_ram/data_reg[243][6]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                         -29.801    
  -------------------------------------------------------------------
                         slack                                 28.829    

Slack (MET) :             28.834ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[254][2]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 0.704ns (3.391%)  route 20.056ns (96.609%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.308ns = ( 58.308 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.013    29.840    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X58Y16         FDRE                                         r  core/data_ram/data_reg[254][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.664    58.308    core/data_ram/debug_clk
    SLICE_X58Y16         FDRE                                         r  core/data_ram/data_reg[254][2]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.944    
                         clock uncertainty           -0.106    58.838    
    SLICE_X58Y16         FDRE (Setup_fdre_C_CE)      -0.164    58.674    core/data_ram/data_reg[254][2]
  -------------------------------------------------------------------
                         required time                         58.674    
                         arrival time                         -29.840    
  -------------------------------------------------------------------
                         slack                                 28.834    

Slack (MET) :             28.901ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[0][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.764ns  (logic 0.704ns (3.391%)  route 20.060ns (96.609%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.307ns = ( 58.307 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       14.016    29.843    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X50Y18         FDRE                                         r  core/data_ram/data_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.663    58.307    core/data_ram/debug_clk
    SLICE_X50Y18         FDRE                                         r  core/data_ram/data_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism              0.707    59.015    
                         clock uncertainty           -0.106    58.909    
    SLICE_X50Y18         FDRE (Setup_fdre_C_CE)      -0.164    58.745    core/data_ram/data_reg[0][0]
  -------------------------------------------------------------------
                         required time                         58.745    
                         arrival time                         -29.843    
  -------------------------------------------------------------------
                         slack                                 28.901    

Slack (MET) :             28.962ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[2][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        20.588ns  (logic 0.704ns (3.420%)  route 19.884ns (96.580%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.302ns = ( 58.302 - 50.000 ) 
    Source Clock Delay      (SCD):    9.080ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.310     5.914    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.150     6.064 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.899     6.963    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.263 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.816     9.080    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y44         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.456     9.536 r  core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6/Q
                         net (fo=112, routed)         5.008    14.544    core/reg_EXE_MEM/ALUO_MEM_reg[3]_rep__6_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I3_O)        0.124    14.668 r  core/reg_EXE_MEM/data[255][7]_i_5/O
                         net (fo=1, routed)           1.035    15.704    core/reg_EXE_MEM/data[255][7]_i_5_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    15.828 r  core/reg_EXE_MEM/data[255][7]_i_1/O
                         net (fo=2048, routed)       13.840    29.668    core/data_ram/data_reg[167][0]_0[0]
    SLICE_X52Y17         FDRE                                         r  core/data_ram/data_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.658    58.302    core/data_ram/debug_clk
    SLICE_X52Y17         FDRE                                         r  core/data_ram/data_reg[2][6]/C  (IS_INVERTED)
                         clock pessimism              0.635    58.938    
                         clock uncertainty           -0.106    58.832    
    SLICE_X52Y17         FDRE (Setup_fdre_C_CE)      -0.202    58.630    core/data_ram/data_reg[2][6]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                         -29.668    
  -------------------------------------------------------------------
                         slack                                 28.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.246ns (59.112%)  route 0.170ns (40.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.563     2.753    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y55         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDCE (Prop_fdce_C_Q)         0.148     2.901 r  core/reg_EXE_MEM/IR_MEM_reg[2]/Q
                         net (fo=2, routed)           0.170     3.071    core/reg_MEM_WB/inst_MEM[1]
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.098     3.169 r  core/reg_MEM_WB/IR_WB[2]_i_1/O
                         net (fo=1, routed)           0.000     3.169    core/reg_MEM_WB/p_0_in_0[2]
    SLICE_X55Y54         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.832     3.668    core/reg_MEM_WB/debug_clk
    SLICE_X55Y54         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[2]/C
                         clock pessimism             -0.651     3.017    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.092     3.109    core/reg_MEM_WB/IR_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.262%)  route 0.259ns (64.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.660ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.557     2.747    core/reg_IF_ID/debug_clk
    SLICE_X48Y68         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     2.888 r  core/reg_IF_ID/PCurrent_ID_reg[22]/Q
                         net (fo=4, routed)           0.259     3.147    core/reg_ID_EX/PCurrent_EX_reg[31]_0[22]
    SLICE_X55Y67         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.824     3.660    core/reg_ID_EX/debug_clk
    SLICE_X55Y67         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[22]/C
                         clock pessimism             -0.651     3.009    
    SLICE_X55Y67         FDCE (Hold_fdce_C_D)         0.076     3.085    core/reg_ID_EX/PCurrent_EX_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.041%)  route 0.250ns (63.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.556     2.746    core/reg_IF_ID/debug_clk
    SLICE_X53Y67         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.141     2.887 r  core/reg_IF_ID/PCurrent_ID_reg[28]/Q
                         net (fo=4, routed)           0.250     3.137    core/reg_ID_EX/PCurrent_EX_reg[31]_0[28]
    SLICE_X51Y71         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.821     3.657    core/reg_ID_EX/debug_clk
    SLICE_X51Y71         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[28]/C
                         clock pessimism             -0.651     3.006    
    SLICE_X51Y71         FDCE (Hold_fdce_C_D)         0.066     3.072    core/reg_ID_EX/PCurrent_EX_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.758%)  route 0.243ns (63.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.662ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.560     2.750    core/reg_ID_EX/debug_clk
    SLICE_X48Y64         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.141     2.891 r  core/reg_ID_EX/PCurrent_EX_reg[16]/Q
                         net (fo=10, routed)          0.243     3.133    core/reg_EXE_MEM/PC_EXE[16]
    SLICE_X54Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.826     3.662    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                         clock pessimism             -0.651     3.011    
    SLICE_X54Y65         FDCE (Hold_fdce_C_D)         0.052     3.063    core/reg_EXE_MEM/PCurrent_MEM_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.246%)  route 0.271ns (65.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.558     2.748    core/reg_ID_EX/debug_clk
    SLICE_X51Y66         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.141     2.889 r  core/reg_ID_EX/PCurrent_EX_reg[21]/Q
                         net (fo=10, routed)          0.271     3.159    core/reg_EXE_MEM/PC_EXE[21]
    SLICE_X59Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.829     3.665    core/reg_EXE_MEM/debug_clk
    SLICE_X59Y65         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                         clock pessimism             -0.651     3.014    
    SLICE_X59Y65         FDCE (Hold_fdce_C_D)         0.070     3.084    core/reg_EXE_MEM/PCurrent_MEM_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/A_EX_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_data_MEM_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.185%)  route 0.260ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.662ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.560     2.750    core/reg_ID_EX/debug_clk
    SLICE_X48Y65         FDRE                                         r  core/reg_ID_EX/A_EX_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     2.891 r  core/reg_ID_EX/A_EX_reg[25]/Q
                         net (fo=9, routed)           0.260     3.150    core/reg_EXE_MEM/A_EX[25]
    SLICE_X56Y66         FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.826     3.662    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y66         FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[25]/C
                         clock pessimism             -0.651     3.011    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.059     3.070    core/reg_EXE_MEM/rs1_data_MEM_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.227ns (47.402%)  route 0.252ns (52.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.563     2.753    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y54         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.128     2.881 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=3, routed)           0.252     3.133    core/reg_EXE_MEM/PC_MEM[1]
    SLICE_X54Y54         LUT6 (Prop_lut6_I3_O)        0.099     3.232 r  core/reg_EXE_MEM/CSR[9][1]_i_1/O
                         net (fo=1, routed)           0.000     3.232    core/exp_unit/csr/CSR_reg[9][31]_1[1]
    SLICE_X54Y54         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.832     3.668    core/exp_unit/csr/debug_clk
    SLICE_X54Y54         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][1]/C
                         clock pessimism             -0.651     3.017    
    SLICE_X54Y54         FDCE (Hold_fdce_C_D)         0.121     3.138    core/exp_unit/csr/CSR_reg[9][1]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.050%)  route 0.299ns (67.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.563     2.753    core/reg_ID_EX/debug_clk
    SLICE_X49Y57         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDCE (Prop_fdce_C_Q)         0.141     2.894 r  core/reg_ID_EX/PCurrent_EX_reg[4]/Q
                         net (fo=11, routed)          0.299     3.193    core/reg_EXE_MEM/PC_EXE[4]
    SLICE_X53Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.832     3.668    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[4]/C
                         clock pessimism             -0.651     3.017    
    SLICE_X53Y53         FDCE (Hold_fdce_C_D)         0.075     3.092    core/reg_EXE_MEM/PCurrent_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.518%)  route 0.254ns (66.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.563     2.753    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y54         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.128     2.881 r  core/reg_EXE_MEM/PCurrent_MEM_reg[1]/Q
                         net (fo=3, routed)           0.254     3.135    core/reg_MEM_WB/PC_MEM[1]
    SLICE_X55Y54         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.832     3.668    core/reg_MEM_WB/debug_clk
    SLICE_X55Y54         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                         clock pessimism             -0.651     3.017    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.016     3.033    core/reg_MEM_WB/PCurrent_WB_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.080%)  route 0.302ns (61.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.797     1.719    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.763 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.335     2.098    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.190 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.556     2.746    core/reg_ID_EX/debug_clk
    SLICE_X49Y69         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDCE (Prop_fdce_C_Q)         0.141     2.887 r  core/reg_ID_EX/IR_EX_reg[30]/Q
                         net (fo=2, routed)           0.302     3.189    core/reg_ID_EX/inst_EXE[24]
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.045     3.234 r  core/reg_ID_EX/IR_MEM[30]_i_1/O
                         net (fo=1, routed)           0.000     3.234    core/reg_EXE_MEM/p_0_in_0[24]
    SLICE_X54Y68         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.823     3.659    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y68         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
                         clock pessimism             -0.651     3.008    
    SLICE_X54Y68         FDCE (Hold_fdce_C_D)         0.121     3.129    core/reg_EXE_MEM/IR_MEM_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[255][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y100    UART_BUFF/buffer_reg[170][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y103    UART_BUFF/buffer_reg[171][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y100    UART_BUFF/buffer_reg[171][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y101    UART_BUFF/buffer_reg[171][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y103    UART_BUFF/buffer_reg[171][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y100    UART_BUFF/buffer_reg[171][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y100    UART_BUFF/buffer_reg[171][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X59Y50     core/exp_unit/csr/CSR_reg[3][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y85     UART_BUFF/buffer_reg[8][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y85     UART_BUFF/buffer_reg[8][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y86     UART_BUFF/buffer_reg[91][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y82     UART_BUFF/buffer_reg[91][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y86     UART_BUFF/buffer_reg[91][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y52     core/exp_unit/csr/CSR_reg[5][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y52     core/exp_unit/csr/CSR_reg[5][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y52     core/exp_unit/csr/CSR_reg[5][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y52     core/exp_unit/csr/CSR_reg[5][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y28     core/data_ram/data_reg[212][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y50     core/register/register_reg[20][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X46Y50     core/register/register_reg[20][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y28     core/data_ram/data_reg[220][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y28     core/data_ram/data_reg[220][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y28     core/data_ram/data_reg[221][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y28     core/data_ram/data_reg[221][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y28     core/data_ram/data_reg[225][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y28     core/data_ram/data_reg[225][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y28     core/data_ram/data_reg[225][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.456ns (21.408%)  route 1.674ns (78.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.630     5.235    UART_BUFF/clk_cpu
    SLICE_X49Y90         FDRE                                         r  UART_BUFF/datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  UART_BUFF/datao_reg[2]/Q
                         net (fo=1, routed)           1.674     7.365    uart_tx_ctrl/D[2]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.093    14.816    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.456ns (21.981%)  route 1.619ns (78.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.630     5.235    UART_BUFF/clk_cpu
    SLICE_X48Y90         FDRE                                         r  UART_BUFF/datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  UART_BUFF/datao_reg[0]/Q
                         net (fo=1, routed)           1.619     7.309    uart_tx_ctrl/D[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.095    14.814    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.518ns (25.396%)  route 1.522ns (74.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.627     5.232    UART_BUFF/clk_cpu
    SLICE_X60Y91         FDRE                                         r  UART_BUFF/datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  UART_BUFF/datao_reg[6]/Q
                         net (fo=1, routed)           1.522     7.271    uart_tx_ctrl/D[6]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.043    14.866    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.456ns (23.495%)  route 1.485ns (76.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.630     5.235    UART_BUFF/clk_cpu
    SLICE_X48Y89         FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           1.485     7.176    uart_tx_ctrl/D[3]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.092    14.817    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.580ns (28.131%)  route 1.482ns (71.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.631     5.236    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.482     7.173    uart_tx_ctrl/E[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.297 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.297    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    14.938    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.205    14.913    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.029    14.942    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.456ns (23.522%)  route 1.483ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.623     5.228    UART_BUFF/clk_cpu
    SLICE_X57Y91         FDRE                                         r  UART_BUFF/datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  UART_BUFF/datao_reg[1]/Q
                         net (fo=1, routed)           1.483     7.166    uart_tx_ctrl/D[1]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.093    14.816    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 UART_BUFF/datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.456ns (23.862%)  route 1.455ns (76.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.627     5.232    UART_BUFF/clk_cpu
    SLICE_X61Y91         FDRE                                         r  UART_BUFF/datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  UART_BUFF/datao_reg[5]/Q
                         net (fo=1, routed)           1.455     7.143    uart_tx_ctrl/D[5]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.062    14.847    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.917%)  route 1.303ns (74.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.631     5.236    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.303     6.995    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.704    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.917%)  route 1.303ns (74.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.631     5.236    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.303     6.995    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.704    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.917%)  route 1.303ns (74.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.631     5.236    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.303     6.995    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.205    14.909    
    SLICE_X47Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.704    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  7.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.593%)  route 0.541ns (74.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.541     2.166    uart_tx_ctrl/E[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.211 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.211    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     2.003    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.757    
                         clock uncertainty            0.205     1.962    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.091     2.053    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.164ns (22.838%)  route 0.554ns (77.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X58Y91         FDRE                                         r  UART_BUFF/datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/datao_reg[4]/Q
                         net (fo=1, routed)           0.554     2.202    uart_tx_ctrl/D[4]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.075     2.035    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART_BUFF/datao_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.379%)  route 0.551ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.562     1.483    UART_BUFF/clk_cpu
    SLICE_X48Y89         FDRE                                         r  UART_BUFF/datao_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  UART_BUFF/datao_reg[3]/Q
                         net (fo=1, routed)           0.551     2.175    uart_tx_ctrl/D[3]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.047     2.007    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.652%)  route 0.481ns (77.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.481     2.107    uart_tx_ctrl/E[0]
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y90         FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y90         FDRE (Hold_fdre_C_CE)       -0.039     1.921    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.130ns  (logic 0.704ns (22.493%)  route 2.426ns (77.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 104.931 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.920    98.368    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X61Y91         FDRE                                         r  UART_BUFF/datao_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.505   104.931    UART_BUFF/clk_cpu
    SLICE_X61Y91         FDRE                                         r  UART_BUFF/datao_reg[5]/C
                         clock pessimism              0.180   105.111    
                         clock uncertainty           -0.205   104.906    
    SLICE_X61Y91         FDRE (Setup_fdre_C_CE)      -0.205   104.701    UART_BUFF/datao_reg[5]
  -------------------------------------------------------------------
                         required time                        104.701    
                         arrival time                         -98.368    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.116ns  (logic 0.704ns (22.591%)  route 2.412ns (77.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 104.931 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.907    98.354    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  UART_BUFF/datao_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.505   104.931    UART_BUFF/clk_cpu
    SLICE_X59Y91         FDRE                                         r  UART_BUFF/datao_reg[7]/C
                         clock pessimism              0.180   105.111    
                         clock uncertainty           -0.205   104.906    
    SLICE_X59Y91         FDRE (Setup_fdre_C_CE)      -0.205   104.701    UART_BUFF/datao_reg[7]
  -------------------------------------------------------------------
                         required time                        104.701    
                         arrival time                         -98.354    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.130ns  (logic 0.704ns (22.493%)  route 2.426ns (77.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 104.931 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.920    98.368    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  UART_BUFF/datao_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.505   104.931    UART_BUFF/clk_cpu
    SLICE_X60Y91         FDRE                                         r  UART_BUFF/datao_reg[6]/C
                         clock pessimism              0.180   105.111    
                         clock uncertainty           -0.205   104.906    
    SLICE_X60Y91         FDRE (Setup_fdre_C_CE)      -0.169   104.737    UART_BUFF/datao_reg[6]
  -------------------------------------------------------------------
                         required time                        104.737    
                         arrival time                         -98.368    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.021ns  (logic 0.704ns (23.306%)  route 2.317ns (76.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.811    98.258    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X57Y91         FDRE                                         r  UART_BUFF/datao_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.501   104.927    UART_BUFF/clk_cpu
    SLICE_X57Y91         FDRE                                         r  UART_BUFF/datao_reg[1]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.205   104.902    
    SLICE_X57Y91         FDRE (Setup_fdre_C_CE)      -0.205   104.697    UART_BUFF/datao_reg[1]
  -------------------------------------------------------------------
                         required time                        104.697    
                         arrival time                         -98.258    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.927ns  (logic 0.704ns (24.052%)  route 2.223ns (75.948%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 104.931 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.717    98.165    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X58Y91         FDRE                                         r  UART_BUFF/datao_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.505   104.931    UART_BUFF/clk_cpu
    SLICE_X58Y91         FDRE                                         r  UART_BUFF/datao_reg[4]/C
                         clock pessimism              0.180   105.111    
                         clock uncertainty           -0.205   104.906    
    SLICE_X58Y91         FDRE (Setup_fdre_C_CE)      -0.169   104.737    UART_BUFF/datao_reg[4]
  -------------------------------------------------------------------
                         required time                        104.737    
                         arrival time                         -98.165    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.754ns  (logic 0.704ns (25.562%)  route 2.050ns (74.438%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.544    97.992    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  UART_BUFF/datao_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.508   104.934    UART_BUFF/clk_cpu
    SLICE_X48Y89         FDRE                                         r  UART_BUFF/datao_reg[3]/C
                         clock pessimism              0.180   105.114    
                         clock uncertainty           -0.205   104.909    
    SLICE_X48Y89         FDRE (Setup_fdre_C_CE)      -0.205   104.704    UART_BUFF/datao_reg[3]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -97.992    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.716ns  (logic 0.704ns (25.917%)  route 2.012ns (74.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.507    97.954    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  UART_BUFF/datao_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.508   104.934    UART_BUFF/clk_cpu
    SLICE_X48Y90         FDRE                                         r  UART_BUFF/datao_reg[0]/C
                         clock pessimism              0.180   105.114    
                         clock uncertainty           -0.205   104.909    
    SLICE_X48Y90         FDRE (Setup_fdre_C_CE)      -0.205   104.704    UART_BUFF/datao_reg[0]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -97.954    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.716ns  (logic 0.704ns (25.917%)  route 2.012ns (74.083%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 104.934 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.473    97.323    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.124    97.447 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.507    97.954    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X49Y90         FDRE                                         r  UART_BUFF/datao_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.508   104.934    UART_BUFF/clk_cpu
    SLICE_X49Y90         FDRE                                         r  UART_BUFF/datao_reg[2]/C
                         clock pessimism              0.180   105.114    
                         clock uncertainty           -0.205   104.909    
    SLICE_X49Y90         FDRE (Setup_fdre_C_CE)      -0.205   104.704    UART_BUFF/datao_reg[2]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -97.954    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.482ns  (logic 0.704ns (28.365%)  route 1.778ns (71.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.746    97.596    UART_BUFF/head0
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.124    97.720 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000    97.720    UART_BUFF/send_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.509   104.935    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.205   104.910    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.029   104.939    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -97.720    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.176ns  (logic 0.580ns (26.660%)  route 1.596ns (73.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 95.238 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.635    95.238    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    95.694 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=7, routed)           1.032    96.726    UART_BUFF/txState[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I1_O)        0.124    96.850 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.563    97.413    UART_BUFF/head0
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.511   104.937    UART_BUFF/clk_cpu
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.117    
                         clock uncertainty           -0.205   104.912    
    SLICE_X44Y91         FDRE (Setup_fdre_C_CE)      -0.205   104.707    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -97.413    
  -------------------------------------------------------------------
                         slack                                  7.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.956%)  route 0.531ns (74.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.152     2.204    UART_BUFF/head0
    SLICE_X47Y91         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X47Y91         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.921    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.956%)  route 0.531ns (74.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.152     2.204    UART_BUFF/head0
    SLICE_X47Y91         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X47Y91         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.921    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.956%)  route 0.531ns (74.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.152     2.204    UART_BUFF/head0
    SLICE_X47Y91         FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X47Y91         FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X47Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.921    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.278%)  route 0.580ns (75.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.201     2.253    UART_BUFF/head0
    SLICE_X49Y91         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X49Y91         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X49Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.921    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.278%)  route 0.580ns (75.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.201     2.253    UART_BUFF/head0
    SLICE_X49Y91         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X49Y91         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X49Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.921    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.002%)  route 0.589ns (75.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.210     2.262    UART_BUFF/head0
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X44Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.922    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.002%)  route 0.589ns (75.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.210     2.262    UART_BUFF/head0
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X44Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.922    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.002%)  route 0.589ns (75.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.210     2.262    UART_BUFF/head0
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.835     2.002    UART_BUFF/clk_cpu
    SLICE_X44Y91         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.756    
                         clock uncertainty            0.205     1.961    
    SLICE_X44Y91         FDRE (Hold_fdre_C_CE)       -0.039     1.922    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.404%)  route 0.678ns (74.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.300     2.352    UART_BUFF/head0
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.045     2.397 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.397    UART_BUFF/send_i_1_n_0
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.834     2.001    UART_BUFF/clk_cpu
    SLICE_X48Y92         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.755    
                         clock uncertainty            0.205     1.960    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091     2.051    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/datao_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.231ns (22.952%)  route 0.775ns (77.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=6, routed)           0.379     2.007    UART_BUFF/txState[0]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  UART_BUFF/head[7]_i_1/O
                         net (fo=10, routed)          0.197     2.249    UART_BUFF/head0
    SLICE_X49Y91         LUT2 (Prop_lut2_I0_O)        0.045     2.294 r  UART_BUFF/datao[7]_i_1/O
                         net (fo=8, routed)           0.199     2.494    UART_BUFF/datao[7]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  UART_BUFF/datao_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.833     2.000    UART_BUFF/clk_cpu
    SLICE_X48Y89         FDRE                                         r  UART_BUFF/datao_reg[3]/C
                         clock pessimism             -0.245     1.754    
                         clock uncertainty            0.205     1.959    
    SLICE_X48Y89         FDRE (Hold_fdre_C_CE)       -0.039     1.920    UART_BUFF/datao_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.955ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.485ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 0.419ns (3.194%)  route 12.697ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.697    18.339    core/register/rst_all
    SLICE_X31Y46         FDCE                                         f  core/register/register_reg[31][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X31Y46         FDCE                                         r  core/register/register_reg[31][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.577    57.823    core/register/register_reg[31][2]
  -------------------------------------------------------------------
                         required time                         57.823    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                 39.485    

Slack (MET) :             39.531ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 0.419ns (3.194%)  route 12.697ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.697    18.339    core/register/rst_all
    SLICE_X30Y46         FDCE                                         f  core/register/register_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y46         FDCE                                         r  core/register/register_reg[24][9]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y46         FDCE (Recov_fdce_C_CLR)     -0.531    57.869    core/register/register_reg[24][9]
  -------------------------------------------------------------------
                         required time                         57.869    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                 39.531    

Slack (MET) :             39.573ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 0.419ns (3.194%)  route 12.697ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.697    18.339    core/register/rst_all
    SLICE_X30Y46         FDCE                                         f  core/register/register_reg[24][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y46         FDCE                                         r  core/register/register_reg[24][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y46         FDCE (Recov_fdce_C_CLR)     -0.489    57.911    core/register/register_reg[24][2]
  -------------------------------------------------------------------
                         required time                         57.911    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                 39.573    

Slack (MET) :             39.573ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 0.419ns (3.194%)  route 12.697ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.697    18.339    core/register/rst_all
    SLICE_X30Y46         FDCE                                         f  core/register/register_reg[24][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y46         FDCE                                         r  core/register/register_reg[24][5]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y46         FDCE (Recov_fdce_C_CLR)     -0.489    57.911    core/register/register_reg[24][5]
  -------------------------------------------------------------------
                         required time                         57.911    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                 39.573    

Slack (MET) :             39.573ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.116ns  (logic 0.419ns (3.194%)  route 12.697ns (96.806%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.697    18.339    core/register/rst_all
    SLICE_X30Y46         FDCE                                         f  core/register/register_reg[24][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y46         FDCE                                         r  core/register/register_reg[24][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y46         FDCE (Recov_fdce_C_CLR)     -0.489    57.911    core/register/register_reg[24][8]
  -------------------------------------------------------------------
                         required time                         57.911    
                         arrival time                         -18.339    
  -------------------------------------------------------------------
                         slack                                 39.573    

Slack (MET) :             39.631ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 0.419ns (3.230%)  route 12.552ns (96.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.552    18.193    core/register/rst_all
    SLICE_X31Y45         FDCE                                         f  core/register/register_reg[30][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X31Y45         FDCE                                         r  core/register/register_reg[30][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X31Y45         FDCE (Recov_fdce_C_CLR)     -0.577    57.823    core/register/register_reg[30][2]
  -------------------------------------------------------------------
                         required time                         57.823    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                 39.631    

Slack (MET) :             39.719ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 0.419ns (3.230%)  route 12.552ns (96.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.552    18.193    core/register/rst_all
    SLICE_X30Y45         FDCE                                         f  core/register/register_reg[29][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y45         FDCE                                         r  core/register/register_reg[29][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y45         FDCE (Recov_fdce_C_CLR)     -0.489    57.911    core/register/register_reg[29][2]
  -------------------------------------------------------------------
                         required time                         57.911    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                 39.719    

Slack (MET) :             39.719ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 0.419ns (3.230%)  route 12.552ns (96.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.552    18.193    core/register/rst_all
    SLICE_X30Y45         FDCE                                         f  core/register/register_reg[29][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y45         FDCE                                         r  core/register/register_reg[29][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y45         FDCE (Recov_fdce_C_CLR)     -0.489    57.911    core/register/register_reg[29][8]
  -------------------------------------------------------------------
                         required time                         57.911    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                 39.719    

Slack (MET) :             39.719ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 0.419ns (3.230%)  route 12.552ns (96.770%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.327ns = ( 58.327 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.552    18.193    core/register/rst_all
    SLICE_X30Y45         FDCE                                         f  core/register/register_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.683    58.327    core/register/debug_clk
    SLICE_X30Y45         FDCE                                         r  core/register/register_reg[29][9]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.506    
                         clock uncertainty           -0.106    58.400    
    SLICE_X30Y45         FDCE (Recov_fdce_C_CLR)     -0.489    57.911    core/register/register_reg[29][9]
  -------------------------------------------------------------------
                         required time                         57.911    
                         arrival time                         -18.193    
  -------------------------------------------------------------------
                         slack                                 39.719    

Slack (MET) :             39.826ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.776ns  (logic 0.419ns (3.279%)  route 12.357ns (96.721%))
  Logic Levels:           0  
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.328ns = ( 58.328 - 50.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.618     5.222    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.419     5.641 f  rst_all_reg/Q
                         net (fo=1679, routed)       12.357    17.999    core/register/rst_all
    SLICE_X29Y44         FDCE                                         f  core/register/register_reg[21][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        2.055    55.480    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.121    55.601 f  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.788    56.389    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.644 f  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        1.684    58.328    core/register/debug_clk
    SLICE_X29Y44         FDCE                                         r  core/register/register_reg[21][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.507    
                         clock uncertainty           -0.106    58.401    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.577    57.824    core/register/register_reg[21][8]
  -------------------------------------------------------------------
                         required time                         57.824    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 39.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[15]_rep/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.128ns (4.663%)  route 2.617ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.617     4.228    core/reg_IF_ID/rst_all
    SLICE_X39Y69         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[15]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.828     3.664    core/reg_IF_ID/debug_clk
    SLICE_X39Y69         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[15]_rep/C
                         clock pessimism             -0.245     3.419    
    SLICE_X39Y69         FDCE (Remov_fdce_C_CLR)     -0.146     3.273    core/reg_IF_ID/IR_ID_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[15]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.128ns (4.663%)  route 2.617ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.617     4.228    core/reg_IF_ID/rst_all
    SLICE_X39Y69         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[15]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.828     3.664    core/reg_IF_ID/debug_clk
    SLICE_X39Y69         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[15]_rep__0/C
                         clock pessimism             -0.245     3.419    
    SLICE_X39Y69         FDCE (Remov_fdce_C_CLR)     -0.146     3.273    core/reg_IF_ID/IR_ID_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.128ns (4.427%)  route 2.763ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.763     4.374    core/reg_IF_ID/rst_all
    SLICE_X41Y68         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.829     3.665    core/reg_IF_ID/debug_clk
    SLICE_X41Y68         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[29]/C
                         clock pessimism             -0.245     3.420    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.146     3.274    core/reg_IF_ID/IR_ID_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.128ns (4.427%)  route 2.763ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.763     4.374    core/reg_IF_ID/rst_all
    SLICE_X41Y68         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.829     3.665    core/reg_IF_ID/debug_clk
    SLICE_X41Y68         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[31]/C
                         clock pessimism             -0.245     3.420    
    SLICE_X41Y68         FDCE (Remov_fdce_C_CLR)     -0.146     3.274    core/reg_IF_ID/IR_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.128ns (4.303%)  route 2.847ns (95.697%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.660ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.847     4.457    core/reg_ID_EX/rst_all
    SLICE_X46Y70         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.824     3.660    core/reg_ID_EX/debug_clk
    SLICE_X46Y70         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[29]/C
                         clock pessimism             -0.245     3.415    
    SLICE_X46Y70         FDCE (Remov_fdce_C_CLR)     -0.121     3.294    core/reg_ID_EX/IR_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/isFlushed_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.128ns (4.303%)  route 2.847ns (95.697%))
  Logic Levels:           0  
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.660ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.847     4.457    core/reg_IF_ID/rst_all
    SLICE_X46Y70         FDCE                                         f  core/reg_IF_ID/isFlushed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.824     3.660    core/reg_IF_ID/debug_clk
    SLICE_X46Y70         FDCE                                         r  core/reg_IF_ID/isFlushed_reg/C
                         clock pessimism             -0.245     3.415    
    SLICE_X46Y70         FDCE (Remov_fdce_C_CLR)     -0.121     3.294    core/reg_IF_ID/isFlushed_reg
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.128ns (4.274%)  route 2.867ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.867     4.478    core/reg_EXE_MEM/rst_all
    SLICE_X50Y70         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.822     3.658    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y70         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[26]/C
                         clock pessimism             -0.245     3.413    
    SLICE_X50Y70         FDCE (Remov_fdce_C_CLR)     -0.121     3.292    core/reg_EXE_MEM/IR_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.128ns (4.274%)  route 2.867ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.867     4.478    core/reg_EXE_MEM/rst_all
    SLICE_X50Y70         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.822     3.658    core/reg_EXE_MEM/debug_clk
    SLICE_X50Y70         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[27]/C
                         clock pessimism             -0.245     3.413    
    SLICE_X50Y70         FDCE (Remov_fdce_C_CLR)     -0.121     3.292    core/reg_EXE_MEM/IR_MEM_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.128ns (4.274%)  route 2.867ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        1.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.867     4.478    core/reg_ID_EX/rst_all
    SLICE_X50Y70         FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.822     3.658    core/reg_ID_EX/debug_clk
    SLICE_X50Y70         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism             -0.245     3.413    
    SLICE_X50Y70         FDCE (Remov_fdce_C_CLR)     -0.121     3.292    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.128ns (4.224%)  route 2.902ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        0.561     1.482    clk_cpu
    SLICE_X13Y128        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  rst_all_reg/Q
                         net (fo=1679, routed)        2.902     4.512    core/reg_IF_ID/rst_all
    SLICE_X38Y65         FDCE                                         f  core/reg_IF_ID/IR_ID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=2094, routed)        1.121     2.289    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.344 r  BTN_SCAN/data[255][7]_i_13/O
                         net (fo=1, routed)           0.382     2.726    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.837 r  data_reg[255][7]_i_3/O
                         net (fo=4084, routed)        0.832     3.668    core/reg_IF_ID/debug_clk
    SLICE_X38Y65         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[15]/C
                         clock pessimism             -0.245     3.423    
    SLICE_X38Y65         FDCE (Remov_fdce_C_CLR)     -0.121     3.302    core/reg_IF_ID/IR_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  1.211    





