/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Nov 23 01:10:02 2017
 *                 Full Compile MD5 Checksum  9c249593c44f5a3709c1aa2deb2a32b9
 *                     (minus title and desc)
 *                 MD5 Checksum               bedd24dac2c620a65db09cca853e657e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_SUN_L2_H__
#define BCHP_SUN_L2_H__

/***************************************************************************
 *SUN_L2 - Registers for the sys_ctrl block's L2 interrupt controller
 ***************************************************************************/
#define BCHP_SUN_L2_CPU_STATUS                   0x0020403000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_SUN_L2_CPU_SET                      0x0020403004 /* [WO][32] CPU interrupt Set Register */
#define BCHP_SUN_L2_CPU_CLEAR                    0x0020403008 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_SUN_L2_CPU_MASK_STATUS              0x002040300c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_SUN_L2_CPU_MASK_SET                 0x0020403010 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_SUN_L2_CPU_MASK_CLEAR               0x0020403014 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_SUN_L2_PCI_STATUS                   0x0020403018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_SUN_L2_PCI_SET                      0x002040301c /* [WO][32] PCI interrupt Set Register */
#define BCHP_SUN_L2_PCI_CLEAR                    0x0020403020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_SUN_L2_PCI_MASK_STATUS              0x0020403024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_SUN_L2_PCI_MASK_SET                 0x0020403028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_SUN_L2_PCI_MASK_CLEAR               0x002040302c /* [WO][32] PCI interrupt Mask Clear Register */
#define BCHP_SUN_L2_SCPU_STATUS                  0x0020403030 /* [RO][32] SCPU interrupt Status Register */
#define BCHP_SUN_L2_SCPU_SET                     0x0020403034 /* [WO][32] SCPU interrupt Set Register */
#define BCHP_SUN_L2_SCPU_CLEAR                   0x0020403038 /* [WO][32] SCPU interrupt Clear Register */
#define BCHP_SUN_L2_SCPU_MASK_STATUS             0x002040303c /* [RO][32] SCPU interrupt Mask Status Register */
#define BCHP_SUN_L2_SCPU_MASK_SET                0x0020403040 /* [WO][32] SCPU interrupt Mask Set Register */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR              0x0020403044 /* [WO][32] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SUN_L2 :: CPU_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_CPU_STATUS_SPARE_INTR_31_MASK                  0x80000000
#define BCHP_SUN_L2_CPU_STATUS_SPARE_INTR_31_SHIFT                 31
#define BCHP_SUN_L2_CPU_STATUS_SPARE_INTR_31_DEFAULT               0x00000000

/* SUN_L2 :: CPU_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_CPU_STATUS_SPARE_INTR_30_MASK                  0x40000000
#define BCHP_SUN_L2_CPU_STATUS_SPARE_INTR_30_SHIFT                 30
#define BCHP_SUN_L2_CPU_STATUS_SPARE_INTR_30_DEFAULT               0x00000000

/* SUN_L2 :: CPU_STATUS :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_CPU_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_MASK      0x20000000
#define BCHP_SUN_L2_CPU_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT     29
#define BCHP_SUN_L2_CPU_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: CPU_STATUS :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_CPU_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK   0x10000000
#define BCHP_SUN_L2_CPU_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT  28
#define BCHP_SUN_L2_CPU_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: CPU_STATUS :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_CPU_STATUS_BT_GR_BRIDGE_ERROR_INTR_MASK        0x08000000
#define BCHP_SUN_L2_CPU_STATUS_BT_GR_BRIDGE_ERROR_INTR_SHIFT       27
#define BCHP_SUN_L2_CPU_STATUS_BT_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_STATUS :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_CPU_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_MASK     0x04000000
#define BCHP_SUN_L2_CPU_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT    26
#define BCHP_SUN_L2_CPU_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: CPU_STATUS :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_LOWER_THRESHOLD_MASK          0x02000000
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_LOWER_THRESHOLD_SHIFT         25
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_LOWER_THRESHOLD_DEFAULT       0x00000000

/* SUN_L2 :: CPU_STATUS :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_UPPER_THRESHOLD_MASK          0x01000000
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_UPPER_THRESHOLD_SHIFT         24
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_UPPER_THRESHOLD_DEFAULT       0x00000000

/* SUN_L2 :: CPU_STATUS :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_FIFO_OVERFLOW_MASK            0x00800000
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_FIFO_OVERFLOW_SHIFT           23
#define BCHP_SUN_L2_CPU_STATUS_TPCAP_FIFO_OVERFLOW_DEFAULT         0x00000000

/* SUN_L2 :: CPU_STATUS :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_CPU_STATUS_VTRAP_WARNING_1_MASK                0x00400000
#define BCHP_SUN_L2_CPU_STATUS_VTRAP_WARNING_1_SHIFT               22
#define BCHP_SUN_L2_CPU_STATUS_VTRAP_WARNING_1_DEFAULT             0x00000000

/* SUN_L2 :: CPU_STATUS :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_CPU_STATUS_VTRAP_WARNING_0_MASK                0x00200000
#define BCHP_SUN_L2_CPU_STATUS_VTRAP_WARNING_0_SHIFT               21
#define BCHP_SUN_L2_CPU_STATUS_VTRAP_WARNING_0_DEFAULT             0x00000000

/* SUN_L2 :: CPU_STATUS :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_CPU_STATUS_JTAG_GISB_RG_ERROR_MASK             0x00100000
#define BCHP_SUN_L2_CPU_STATUS_JTAG_GISB_RG_ERROR_SHIFT            20
#define BCHP_SUN_L2_CPU_STATUS_JTAG_GISB_RG_ERROR_DEFAULT          0x00000000

/* SUN_L2 :: CPU_STATUS :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_CPU_STATUS_AUX_INTR_MASK                       0x00080000
#define BCHP_SUN_L2_CPU_STATUS_AUX_INTR_SHIFT                      19
#define BCHP_SUN_L2_CPU_STATUS_AUX_INTR_DEFAULT                    0x00000000

/* SUN_L2 :: CPU_STATUS :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_CPU_STATUS_SERS_PKT_ERR_MASK                   0x00040000
#define BCHP_SUN_L2_CPU_STATUS_SERS_PKT_ERR_SHIFT                  18
#define BCHP_SUN_L2_CPU_STATUS_SERS_PKT_ERR_DEFAULT                0x00000000

/* SUN_L2 :: CPU_STATUS :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_CPU_STATUS_SERS_CLK_ERR_MASK                   0x00020000
#define BCHP_SUN_L2_CPU_STATUS_SERS_CLK_ERR_SHIFT                  17
#define BCHP_SUN_L2_CPU_STATUS_SERS_CLK_ERR_DEFAULT                0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: CPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: CPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: CPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: CPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_CPU_STATUS_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: CPU_STATUS :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_reserved0_MASK        0x00010000
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_reserved0_SHIFT       16

/* SUN_L2 :: CPU_STATUS :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_MASK   0x00008000
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT  15
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000000

/* SUN_L2 :: CPU_STATUS :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: CPU_STATUS :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_W_PKT_MASK       0x00002000
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_W_PKT_SHIFT      13
#define BCHP_SUN_L2_CPU_STATUS_cmd_fifo_mode_SERS_W_PKT_DEFAULT    0x00000000

/* SUN_L2 :: CPU_STATUS :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_CPU_STATUS_SERS_R_PKT_MASK                     0x00001000
#define BCHP_SUN_L2_CPU_STATUS_SERS_R_PKT_SHIFT                    12
#define BCHP_SUN_L2_CPU_STATUS_SERS_R_PKT_DEFAULT                  0x00000000

/* SUN_L2 :: CPU_STATUS :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_DISABLE_INTR_MASK        0x00000800
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_DISABLE_INTR_SHIFT       11
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_DISABLE_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_STATUS :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_WR_ERROR_INTR_MASK       0x00000400
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_WR_ERROR_INTR_SHIFT      10
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_WR_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: CPU_STATUS :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_TIMEOUT_INTR_MASK        0x00000200
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_TIMEOUT_INTR_SHIFT       9
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_1_TIMEOUT_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_STATUS :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_DISABLE_INTR_MASK        0x00000100
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_DISABLE_INTR_SHIFT       8
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_DISABLE_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_STATUS :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_WR_ERROR_INTR_MASK       0x00000080
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_WR_ERROR_INTR_SHIFT      7
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_WR_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: CPU_STATUS :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_TIMEOUT_INTR_MASK        0x00000040
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_TIMEOUT_INTR_SHIFT       6
#define BCHP_SUN_L2_CPU_STATUS_WATCHDOG_0_TIMEOUT_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_STATUS :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_CPU_STATUS_SSP_RG_BRIDGE_ERROR_INTR_MASK       0x00000020
#define BCHP_SUN_L2_CPU_STATUS_SSP_RG_BRIDGE_ERROR_INTR_SHIFT      5
#define BCHP_SUN_L2_CPU_STATUS_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: CPU_STATUS :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_CPU_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_MASK      0x00000010
#define BCHP_SUN_L2_CPU_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT     4
#define BCHP_SUN_L2_CPU_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: CPU_STATUS :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_CPU_STATUS_SYS_GR_BRIDGE_ERROR_INTR_MASK       0x00000008
#define BCHP_SUN_L2_CPU_STATUS_SYS_GR_BRIDGE_ERROR_INTR_SHIFT      3
#define BCHP_SUN_L2_CPU_STATUS_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: CPU_STATUS :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_CPU_STATUS_GISB_TEA_INTR_MASK                  0x00000004
#define BCHP_SUN_L2_CPU_STATUS_GISB_TEA_INTR_SHIFT                 2
#define BCHP_SUN_L2_CPU_STATUS_GISB_TEA_INTR_DEFAULT               0x00000000

/* SUN_L2 :: CPU_STATUS :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_CPU_STATUS_GISB_BREAKPOINT_ERROR_INTR_MASK     0x00000002
#define BCHP_SUN_L2_CPU_STATUS_GISB_BREAKPOINT_ERROR_INTR_SHIFT    1
#define BCHP_SUN_L2_CPU_STATUS_GISB_BREAKPOINT_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: CPU_STATUS :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_CPU_STATUS_GISB_TIMEOUT_INTR_MASK              0x00000001
#define BCHP_SUN_L2_CPU_STATUS_GISB_TIMEOUT_INTR_SHIFT             0
#define BCHP_SUN_L2_CPU_STATUS_GISB_TIMEOUT_INTR_DEFAULT           0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SUN_L2 :: CPU_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_CPU_SET_SPARE_INTR_31_MASK                     0x80000000
#define BCHP_SUN_L2_CPU_SET_SPARE_INTR_31_SHIFT                    31
#define BCHP_SUN_L2_CPU_SET_SPARE_INTR_31_DEFAULT                  0x00000000

/* SUN_L2 :: CPU_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_CPU_SET_SPARE_INTR_30_MASK                     0x40000000
#define BCHP_SUN_L2_CPU_SET_SPARE_INTR_30_SHIFT                    30
#define BCHP_SUN_L2_CPU_SET_SPARE_INTR_30_DEFAULT                  0x00000000

/* SUN_L2 :: CPU_SET :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_CPU_SET_BBSI_RG_BRIDGE_ERROR_INTR_MASK         0x20000000
#define BCHP_SUN_L2_CPU_SET_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT        29
#define BCHP_SUN_L2_CPU_SET_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_SET :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_CPU_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK      0x10000000
#define BCHP_SUN_L2_CPU_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT     28
#define BCHP_SUN_L2_CPU_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: CPU_SET :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_CPU_SET_BT_GR_BRIDGE_ERROR_INTR_MASK           0x08000000
#define BCHP_SUN_L2_CPU_SET_BT_GR_BRIDGE_ERROR_INTR_SHIFT          27
#define BCHP_SUN_L2_CPU_SET_BT_GR_BRIDGE_ERROR_INTR_DEFAULT        0x00000000

/* SUN_L2 :: CPU_SET :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_CPU_SET_RF4CE_GR_BRIDGE_ERROR_INTR_MASK        0x04000000
#define BCHP_SUN_L2_CPU_SET_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT       26
#define BCHP_SUN_L2_CPU_SET_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_SET :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_CPU_SET_TPCAP_LOWER_THRESHOLD_MASK             0x02000000
#define BCHP_SUN_L2_CPU_SET_TPCAP_LOWER_THRESHOLD_SHIFT            25
#define BCHP_SUN_L2_CPU_SET_TPCAP_LOWER_THRESHOLD_DEFAULT          0x00000000

/* SUN_L2 :: CPU_SET :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_CPU_SET_TPCAP_UPPER_THRESHOLD_MASK             0x01000000
#define BCHP_SUN_L2_CPU_SET_TPCAP_UPPER_THRESHOLD_SHIFT            24
#define BCHP_SUN_L2_CPU_SET_TPCAP_UPPER_THRESHOLD_DEFAULT          0x00000000

/* SUN_L2 :: CPU_SET :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_CPU_SET_TPCAP_FIFO_OVERFLOW_MASK               0x00800000
#define BCHP_SUN_L2_CPU_SET_TPCAP_FIFO_OVERFLOW_SHIFT              23
#define BCHP_SUN_L2_CPU_SET_TPCAP_FIFO_OVERFLOW_DEFAULT            0x00000000

/* SUN_L2 :: CPU_SET :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_CPU_SET_VTRAP_WARNING_1_MASK                   0x00400000
#define BCHP_SUN_L2_CPU_SET_VTRAP_WARNING_1_SHIFT                  22
#define BCHP_SUN_L2_CPU_SET_VTRAP_WARNING_1_DEFAULT                0x00000000

/* SUN_L2 :: CPU_SET :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_CPU_SET_VTRAP_WARNING_0_MASK                   0x00200000
#define BCHP_SUN_L2_CPU_SET_VTRAP_WARNING_0_SHIFT                  21
#define BCHP_SUN_L2_CPU_SET_VTRAP_WARNING_0_DEFAULT                0x00000000

/* SUN_L2 :: CPU_SET :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_CPU_SET_JTAG_GISB_RG_ERROR_MASK                0x00100000
#define BCHP_SUN_L2_CPU_SET_JTAG_GISB_RG_ERROR_SHIFT               20
#define BCHP_SUN_L2_CPU_SET_JTAG_GISB_RG_ERROR_DEFAULT             0x00000000

/* SUN_L2 :: CPU_SET :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_CPU_SET_AUX_INTR_MASK                          0x00080000
#define BCHP_SUN_L2_CPU_SET_AUX_INTR_SHIFT                         19
#define BCHP_SUN_L2_CPU_SET_AUX_INTR_DEFAULT                       0x00000000

/* SUN_L2 :: CPU_SET :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_CPU_SET_SERS_PKT_ERR_MASK                      0x00040000
#define BCHP_SUN_L2_CPU_SET_SERS_PKT_ERR_SHIFT                     18
#define BCHP_SUN_L2_CPU_SET_SERS_PKT_ERR_DEFAULT                   0x00000000

/* SUN_L2 :: CPU_SET :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_CPU_SET_SERS_CLK_ERR_MASK                      0x00020000
#define BCHP_SUN_L2_CPU_SET_SERS_CLK_ERR_SHIFT                     17
#define BCHP_SUN_L2_CPU_SET_SERS_CLK_ERR_DEFAULT                   0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: CPU_SET :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT4_MASK    0x00010000
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT4_SHIFT   16
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: CPU_SET :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT3_MASK    0x00008000
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT3_SHIFT   15
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: CPU_SET :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT2_MASK    0x00004000
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT2_SHIFT   14
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: CPU_SET :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT1_MASK    0x00002000
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT1_SHIFT   13
#define BCHP_SUN_L2_CPU_SET_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: CPU_SET :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_reserved0_MASK           0x00010000
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_reserved0_SHIFT          16

/* SUN_L2 :: CPU_SET :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_FIFO_FULL_MASK      0x00008000
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT     15
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT   0x00000000

/* SUN_L2 :: CPU_SET :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: CPU_SET :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_W_PKT_MASK          0x00002000
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_W_PKT_SHIFT         13
#define BCHP_SUN_L2_CPU_SET_cmd_fifo_mode_SERS_W_PKT_DEFAULT       0x00000000

/* SUN_L2 :: CPU_SET :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_CPU_SET_SERS_R_PKT_MASK                        0x00001000
#define BCHP_SUN_L2_CPU_SET_SERS_R_PKT_SHIFT                       12
#define BCHP_SUN_L2_CPU_SET_SERS_R_PKT_DEFAULT                     0x00000000

/* SUN_L2 :: CPU_SET :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_DISABLE_INTR_MASK           0x00000800
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_DISABLE_INTR_SHIFT          11
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_DISABLE_INTR_DEFAULT        0x00000000

/* SUN_L2 :: CPU_SET :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_WR_ERROR_INTR_MASK          0x00000400
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_WR_ERROR_INTR_SHIFT         10
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_WR_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: CPU_SET :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_TIMEOUT_INTR_MASK           0x00000200
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_TIMEOUT_INTR_SHIFT          9
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_1_TIMEOUT_INTR_DEFAULT        0x00000000

/* SUN_L2 :: CPU_SET :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_DISABLE_INTR_MASK           0x00000100
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_DISABLE_INTR_SHIFT          8
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_DISABLE_INTR_DEFAULT        0x00000000

/* SUN_L2 :: CPU_SET :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_WR_ERROR_INTR_MASK          0x00000080
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_WR_ERROR_INTR_SHIFT         7
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_WR_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: CPU_SET :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_TIMEOUT_INTR_MASK           0x00000040
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_TIMEOUT_INTR_SHIFT          6
#define BCHP_SUN_L2_CPU_SET_WATCHDOG_0_TIMEOUT_INTR_DEFAULT        0x00000000

/* SUN_L2 :: CPU_SET :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_CPU_SET_SSP_RG_BRIDGE_ERROR_INTR_MASK          0x00000020
#define BCHP_SUN_L2_CPU_SET_SSP_RG_BRIDGE_ERROR_INTR_SHIFT         5
#define BCHP_SUN_L2_CPU_SET_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: CPU_SET :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_CPU_SET_CLK_GEN_BRIDGE_ERROR_INTR_MASK         0x00000010
#define BCHP_SUN_L2_CPU_SET_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT        4
#define BCHP_SUN_L2_CPU_SET_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_SET :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_CPU_SET_SYS_GR_BRIDGE_ERROR_INTR_MASK          0x00000008
#define BCHP_SUN_L2_CPU_SET_SYS_GR_BRIDGE_ERROR_INTR_SHIFT         3
#define BCHP_SUN_L2_CPU_SET_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: CPU_SET :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_CPU_SET_GISB_TEA_INTR_MASK                     0x00000004
#define BCHP_SUN_L2_CPU_SET_GISB_TEA_INTR_SHIFT                    2
#define BCHP_SUN_L2_CPU_SET_GISB_TEA_INTR_DEFAULT                  0x00000000

/* SUN_L2 :: CPU_SET :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_CPU_SET_GISB_BREAKPOINT_ERROR_INTR_MASK        0x00000002
#define BCHP_SUN_L2_CPU_SET_GISB_BREAKPOINT_ERROR_INTR_SHIFT       1
#define BCHP_SUN_L2_CPU_SET_GISB_BREAKPOINT_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_SET :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_CPU_SET_GISB_TIMEOUT_INTR_MASK                 0x00000001
#define BCHP_SUN_L2_CPU_SET_GISB_TIMEOUT_INTR_SHIFT                0
#define BCHP_SUN_L2_CPU_SET_GISB_TIMEOUT_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SUN_L2 :: CPU_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_CPU_CLEAR_SPARE_INTR_31_MASK                   0x80000000
#define BCHP_SUN_L2_CPU_CLEAR_SPARE_INTR_31_SHIFT                  31
#define BCHP_SUN_L2_CPU_CLEAR_SPARE_INTR_31_DEFAULT                0x00000000

/* SUN_L2 :: CPU_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_CPU_CLEAR_SPARE_INTR_30_MASK                   0x40000000
#define BCHP_SUN_L2_CPU_CLEAR_SPARE_INTR_30_SHIFT                  30
#define BCHP_SUN_L2_CPU_CLEAR_SPARE_INTR_30_DEFAULT                0x00000000

/* SUN_L2 :: CPU_CLEAR :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_CPU_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_MASK       0x20000000
#define BCHP_SUN_L2_CPU_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT      29
#define BCHP_SUN_L2_CPU_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: CPU_CLEAR :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_CPU_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK    0x10000000
#define BCHP_SUN_L2_CPU_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT   28
#define BCHP_SUN_L2_CPU_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: CPU_CLEAR :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_CPU_CLEAR_BT_GR_BRIDGE_ERROR_INTR_MASK         0x08000000
#define BCHP_SUN_L2_CPU_CLEAR_BT_GR_BRIDGE_ERROR_INTR_SHIFT        27
#define BCHP_SUN_L2_CPU_CLEAR_BT_GR_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_CLEAR :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_CPU_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_MASK      0x04000000
#define BCHP_SUN_L2_CPU_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT     26
#define BCHP_SUN_L2_CPU_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: CPU_CLEAR :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_LOWER_THRESHOLD_MASK           0x02000000
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_LOWER_THRESHOLD_SHIFT          25
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_LOWER_THRESHOLD_DEFAULT        0x00000000

/* SUN_L2 :: CPU_CLEAR :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_UPPER_THRESHOLD_MASK           0x01000000
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_UPPER_THRESHOLD_SHIFT          24
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_UPPER_THRESHOLD_DEFAULT        0x00000000

/* SUN_L2 :: CPU_CLEAR :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_FIFO_OVERFLOW_MASK             0x00800000
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_FIFO_OVERFLOW_SHIFT            23
#define BCHP_SUN_L2_CPU_CLEAR_TPCAP_FIFO_OVERFLOW_DEFAULT          0x00000000

/* SUN_L2 :: CPU_CLEAR :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_CPU_CLEAR_VTRAP_WARNING_1_MASK                 0x00400000
#define BCHP_SUN_L2_CPU_CLEAR_VTRAP_WARNING_1_SHIFT                22
#define BCHP_SUN_L2_CPU_CLEAR_VTRAP_WARNING_1_DEFAULT              0x00000000

/* SUN_L2 :: CPU_CLEAR :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_CPU_CLEAR_VTRAP_WARNING_0_MASK                 0x00200000
#define BCHP_SUN_L2_CPU_CLEAR_VTRAP_WARNING_0_SHIFT                21
#define BCHP_SUN_L2_CPU_CLEAR_VTRAP_WARNING_0_DEFAULT              0x00000000

/* SUN_L2 :: CPU_CLEAR :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_CPU_CLEAR_JTAG_GISB_RG_ERROR_MASK              0x00100000
#define BCHP_SUN_L2_CPU_CLEAR_JTAG_GISB_RG_ERROR_SHIFT             20
#define BCHP_SUN_L2_CPU_CLEAR_JTAG_GISB_RG_ERROR_DEFAULT           0x00000000

/* SUN_L2 :: CPU_CLEAR :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_CPU_CLEAR_AUX_INTR_MASK                        0x00080000
#define BCHP_SUN_L2_CPU_CLEAR_AUX_INTR_SHIFT                       19
#define BCHP_SUN_L2_CPU_CLEAR_AUX_INTR_DEFAULT                     0x00000000

/* SUN_L2 :: CPU_CLEAR :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_CPU_CLEAR_SERS_PKT_ERR_MASK                    0x00040000
#define BCHP_SUN_L2_CPU_CLEAR_SERS_PKT_ERR_SHIFT                   18
#define BCHP_SUN_L2_CPU_CLEAR_SERS_PKT_ERR_DEFAULT                 0x00000000

/* SUN_L2 :: CPU_CLEAR :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_CPU_CLEAR_SERS_CLK_ERR_MASK                    0x00020000
#define BCHP_SUN_L2_CPU_CLEAR_SERS_CLK_ERR_SHIFT                   17
#define BCHP_SUN_L2_CPU_CLEAR_SERS_CLK_ERR_DEFAULT                 0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: CPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT4_MASK  0x00010000
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: CPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT3_MASK  0x00008000
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: CPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT2_MASK  0x00004000
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: CPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT1_MASK  0x00002000
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_CPU_CLEAR_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: CPU_CLEAR :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_reserved0_MASK         0x00010000
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_reserved0_SHIFT        16

/* SUN_L2 :: CPU_CLEAR :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_MASK    0x00008000
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT   15
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000000

/* SUN_L2 :: CPU_CLEAR :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: CPU_CLEAR :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_W_PKT_MASK        0x00002000
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_W_PKT_SHIFT       13
#define BCHP_SUN_L2_CPU_CLEAR_cmd_fifo_mode_SERS_W_PKT_DEFAULT     0x00000000

/* SUN_L2 :: CPU_CLEAR :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_CPU_CLEAR_SERS_R_PKT_MASK                      0x00001000
#define BCHP_SUN_L2_CPU_CLEAR_SERS_R_PKT_SHIFT                     12
#define BCHP_SUN_L2_CPU_CLEAR_SERS_R_PKT_DEFAULT                   0x00000000

/* SUN_L2 :: CPU_CLEAR :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_DISABLE_INTR_MASK         0x00000800
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_DISABLE_INTR_SHIFT        11
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_DISABLE_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_CLEAR :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_WR_ERROR_INTR_MASK        0x00000400
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_WR_ERROR_INTR_SHIFT       10
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_WR_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_CLEAR :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_TIMEOUT_INTR_MASK         0x00000200
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_TIMEOUT_INTR_SHIFT        9
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_1_TIMEOUT_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_CLEAR :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_DISABLE_INTR_MASK         0x00000100
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_DISABLE_INTR_SHIFT        8
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_DISABLE_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_CLEAR :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_WR_ERROR_INTR_MASK        0x00000080
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_WR_ERROR_INTR_SHIFT       7
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_WR_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_CLEAR :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_TIMEOUT_INTR_MASK         0x00000040
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_TIMEOUT_INTR_SHIFT        6
#define BCHP_SUN_L2_CPU_CLEAR_WATCHDOG_0_TIMEOUT_INTR_DEFAULT      0x00000000

/* SUN_L2 :: CPU_CLEAR :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_CPU_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_MASK        0x00000020
#define BCHP_SUN_L2_CPU_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_SHIFT       5
#define BCHP_SUN_L2_CPU_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_CLEAR :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_CPU_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_MASK       0x00000010
#define BCHP_SUN_L2_CPU_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT      4
#define BCHP_SUN_L2_CPU_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: CPU_CLEAR :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_CPU_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_MASK        0x00000008
#define BCHP_SUN_L2_CPU_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_SHIFT       3
#define BCHP_SUN_L2_CPU_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: CPU_CLEAR :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_CPU_CLEAR_GISB_TEA_INTR_MASK                   0x00000004
#define BCHP_SUN_L2_CPU_CLEAR_GISB_TEA_INTR_SHIFT                  2
#define BCHP_SUN_L2_CPU_CLEAR_GISB_TEA_INTR_DEFAULT                0x00000000

/* SUN_L2 :: CPU_CLEAR :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_CPU_CLEAR_GISB_BREAKPOINT_ERROR_INTR_MASK      0x00000002
#define BCHP_SUN_L2_CPU_CLEAR_GISB_BREAKPOINT_ERROR_INTR_SHIFT     1
#define BCHP_SUN_L2_CPU_CLEAR_GISB_BREAKPOINT_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: CPU_CLEAR :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_CPU_CLEAR_GISB_TIMEOUT_INTR_MASK               0x00000001
#define BCHP_SUN_L2_CPU_CLEAR_GISB_TIMEOUT_INTR_SHIFT              0
#define BCHP_SUN_L2_CPU_CLEAR_GISB_TIMEOUT_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SUN_L2 :: CPU_MASK_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SPARE_INTR_31_MASK             0x80000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_SPARE_INTR_31_SHIFT            31
#define BCHP_SUN_L2_CPU_MASK_STATUS_SPARE_INTR_31_DEFAULT          0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SPARE_INTR_30_MASK             0x40000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_SPARE_INTR_30_SHIFT            30
#define BCHP_SUN_L2_CPU_MASK_STATUS_SPARE_INTR_30_DEFAULT          0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_MASK 0x20000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT 29
#define BCHP_SUN_L2_CPU_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_CPU_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_MASK   0x08000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_SHIFT  27
#define BCHP_SUN_L2_CPU_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_MASK 0x04000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_CPU_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_LOWER_THRESHOLD_MASK     0x02000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_LOWER_THRESHOLD_SHIFT    25
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_LOWER_THRESHOLD_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_UPPER_THRESHOLD_MASK     0x01000000
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_UPPER_THRESHOLD_SHIFT    24
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_UPPER_THRESHOLD_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_FIFO_OVERFLOW_MASK       0x00800000
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_FIFO_OVERFLOW_SHIFT      23
#define BCHP_SUN_L2_CPU_MASK_STATUS_TPCAP_FIFO_OVERFLOW_DEFAULT    0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_VTRAP_WARNING_1_MASK           0x00400000
#define BCHP_SUN_L2_CPU_MASK_STATUS_VTRAP_WARNING_1_SHIFT          22
#define BCHP_SUN_L2_CPU_MASK_STATUS_VTRAP_WARNING_1_DEFAULT        0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_VTRAP_WARNING_0_MASK           0x00200000
#define BCHP_SUN_L2_CPU_MASK_STATUS_VTRAP_WARNING_0_SHIFT          21
#define BCHP_SUN_L2_CPU_MASK_STATUS_VTRAP_WARNING_0_DEFAULT        0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_JTAG_GISB_RG_ERROR_MASK        0x00100000
#define BCHP_SUN_L2_CPU_MASK_STATUS_JTAG_GISB_RG_ERROR_SHIFT       20
#define BCHP_SUN_L2_CPU_MASK_STATUS_JTAG_GISB_RG_ERROR_DEFAULT     0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_AUX_INTR_MASK                  0x00080000
#define BCHP_SUN_L2_CPU_MASK_STATUS_AUX_INTR_SHIFT                 19
#define BCHP_SUN_L2_CPU_MASK_STATUS_AUX_INTR_DEFAULT               0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_PKT_ERR_MASK              0x00040000
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_PKT_ERR_SHIFT             18
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_PKT_ERR_DEFAULT           0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_CLK_ERR_MASK              0x00020000
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_CLK_ERR_SHIFT             17
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_CLK_ERR_DEFAULT           0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: CPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_CPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: CPU_MASK_STATUS :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_reserved0_MASK   0x00010000
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_reserved0_SHIFT  16

/* SUN_L2 :: CPU_MASK_STATUS :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_MASK  0x00002000
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_SHIFT 13
#define BCHP_SUN_L2_CPU_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_R_PKT_MASK                0x00001000
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_R_PKT_SHIFT               12
#define BCHP_SUN_L2_CPU_MASK_STATUS_SERS_R_PKT_DEFAULT             0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_MASK   0x00000800
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_SHIFT  11
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_MASK  0x00000400
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_SHIFT 10
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_MASK   0x00000200
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_SHIFT  9
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_MASK   0x00000100
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_SHIFT  8
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_MASK  0x00000080
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_SHIFT 7
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_MASK   0x00000040
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_SHIFT  6
#define BCHP_SUN_L2_CPU_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_MASK  0x00000020
#define BCHP_SUN_L2_CPU_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_SHIFT 5
#define BCHP_SUN_L2_CPU_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_MASK 0x00000010
#define BCHP_SUN_L2_CPU_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT 4
#define BCHP_SUN_L2_CPU_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_MASK  0x00000008
#define BCHP_SUN_L2_CPU_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_SHIFT 3
#define BCHP_SUN_L2_CPU_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_TEA_INTR_MASK             0x00000004
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_TEA_INTR_SHIFT            2
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_TEA_INTR_DEFAULT          0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_MASK 0x00000002
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_STATUS :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_TIMEOUT_INTR_MASK         0x00000001
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_TIMEOUT_INTR_SHIFT        0
#define BCHP_SUN_L2_CPU_MASK_STATUS_GISB_TIMEOUT_INTR_DEFAULT      0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SUN_L2 :: CPU_MASK_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_CPU_MASK_SET_SPARE_INTR_31_MASK                0x80000000
#define BCHP_SUN_L2_CPU_MASK_SET_SPARE_INTR_31_SHIFT               31
#define BCHP_SUN_L2_CPU_MASK_SET_SPARE_INTR_31_DEFAULT             0x00000001

/* SUN_L2 :: CPU_MASK_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_CPU_MASK_SET_SPARE_INTR_30_MASK                0x40000000
#define BCHP_SUN_L2_CPU_MASK_SET_SPARE_INTR_30_SHIFT               30
#define BCHP_SUN_L2_CPU_MASK_SET_SPARE_INTR_30_DEFAULT             0x00000001

/* SUN_L2 :: CPU_MASK_SET :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_CPU_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_MASK    0x20000000
#define BCHP_SUN_L2_CPU_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT   29
#define BCHP_SUN_L2_CPU_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_CPU_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_CPU_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_CPU_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_CPU_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_MASK      0x08000000
#define BCHP_SUN_L2_CPU_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_SHIFT     27
#define BCHP_SUN_L2_CPU_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_SET :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_CPU_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_MASK   0x04000000
#define BCHP_SUN_L2_CPU_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT  26
#define BCHP_SUN_L2_CPU_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_LOWER_THRESHOLD_MASK        0x02000000
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_LOWER_THRESHOLD_SHIFT       25
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_LOWER_THRESHOLD_DEFAULT     0x00000001

/* SUN_L2 :: CPU_MASK_SET :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_UPPER_THRESHOLD_MASK        0x01000000
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_UPPER_THRESHOLD_SHIFT       24
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_UPPER_THRESHOLD_DEFAULT     0x00000001

/* SUN_L2 :: CPU_MASK_SET :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_FIFO_OVERFLOW_MASK          0x00800000
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_FIFO_OVERFLOW_SHIFT         23
#define BCHP_SUN_L2_CPU_MASK_SET_TPCAP_FIFO_OVERFLOW_DEFAULT       0x00000001

/* SUN_L2 :: CPU_MASK_SET :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_CPU_MASK_SET_VTRAP_WARNING_1_MASK              0x00400000
#define BCHP_SUN_L2_CPU_MASK_SET_VTRAP_WARNING_1_SHIFT             22
#define BCHP_SUN_L2_CPU_MASK_SET_VTRAP_WARNING_1_DEFAULT           0x00000001

/* SUN_L2 :: CPU_MASK_SET :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_CPU_MASK_SET_VTRAP_WARNING_0_MASK              0x00200000
#define BCHP_SUN_L2_CPU_MASK_SET_VTRAP_WARNING_0_SHIFT             21
#define BCHP_SUN_L2_CPU_MASK_SET_VTRAP_WARNING_0_DEFAULT           0x00000001

/* SUN_L2 :: CPU_MASK_SET :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_CPU_MASK_SET_JTAG_GISB_RG_ERROR_MASK           0x00100000
#define BCHP_SUN_L2_CPU_MASK_SET_JTAG_GISB_RG_ERROR_SHIFT          20
#define BCHP_SUN_L2_CPU_MASK_SET_JTAG_GISB_RG_ERROR_DEFAULT        0x00000001

/* SUN_L2 :: CPU_MASK_SET :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_CPU_MASK_SET_AUX_INTR_MASK                     0x00080000
#define BCHP_SUN_L2_CPU_MASK_SET_AUX_INTR_SHIFT                    19
#define BCHP_SUN_L2_CPU_MASK_SET_AUX_INTR_DEFAULT                  0x00000001

/* SUN_L2 :: CPU_MASK_SET :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_PKT_ERR_MASK                 0x00040000
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_PKT_ERR_SHIFT                18
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_PKT_ERR_DEFAULT              0x00000001

/* SUN_L2 :: CPU_MASK_SET :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_CLK_ERR_MASK                 0x00020000
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_CLK_ERR_SHIFT                17
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_CLK_ERR_DEFAULT              0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: CPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_CPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: CPU_MASK_SET :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_reserved0_MASK      0x00010000
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_reserved0_SHIFT     16

/* SUN_L2 :: CPU_MASK_SET :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_W_PKT_MASK     0x00002000
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_W_PKT_SHIFT    13
#define BCHP_SUN_L2_CPU_MASK_SET_cmd_fifo_mode_SERS_W_PKT_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_SET :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_R_PKT_MASK                   0x00001000
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_R_PKT_SHIFT                  12
#define BCHP_SUN_L2_CPU_MASK_SET_SERS_R_PKT_DEFAULT                0x00000001

/* SUN_L2 :: CPU_MASK_SET :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_DISABLE_INTR_MASK      0x00000800
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_DISABLE_INTR_SHIFT     11
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_DISABLE_INTR_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_SET :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_MASK     0x00000400
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_SHIFT    10
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_SET :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_MASK      0x00000200
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_SHIFT     9
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_SET :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_DISABLE_INTR_MASK      0x00000100
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_DISABLE_INTR_SHIFT     8
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_DISABLE_INTR_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_SET :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_MASK     0x00000080
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_SHIFT    7
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_SET :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_MASK      0x00000040
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_SHIFT     6
#define BCHP_SUN_L2_CPU_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_SET :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_CPU_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_MASK     0x00000020
#define BCHP_SUN_L2_CPU_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_SHIFT    5
#define BCHP_SUN_L2_CPU_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_SET :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_CPU_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_MASK    0x00000010
#define BCHP_SUN_L2_CPU_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT   4
#define BCHP_SUN_L2_CPU_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_CPU_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_MASK     0x00000008
#define BCHP_SUN_L2_CPU_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_SHIFT    3
#define BCHP_SUN_L2_CPU_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: CPU_MASK_SET :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_TEA_INTR_MASK                0x00000004
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_TEA_INTR_SHIFT               2
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_TEA_INTR_DEFAULT             0x00000001

/* SUN_L2 :: CPU_MASK_SET :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_MASK   0x00000002
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_SHIFT  1
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_SET :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_TIMEOUT_INTR_MASK            0x00000001
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_TIMEOUT_INTR_SHIFT           0
#define BCHP_SUN_L2_CPU_MASK_SET_GISB_TIMEOUT_INTR_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SUN_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SPARE_INTR_31_MASK              0x80000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SPARE_INTR_31_SHIFT             31
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SPARE_INTR_31_DEFAULT           0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SPARE_INTR_30_MASK              0x40000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SPARE_INTR_30_SHIFT             30
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SPARE_INTR_30_DEFAULT           0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_MASK  0x20000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT 29
#define BCHP_SUN_L2_CPU_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_CPU_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_MASK    0x08000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_SHIFT   27
#define BCHP_SUN_L2_CPU_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_MASK 0x04000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_CPU_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_MASK      0x02000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_SHIFT     25
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_MASK      0x01000000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_SHIFT     24
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_DEFAULT   0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_MASK        0x00800000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_SHIFT       23
#define BCHP_SUN_L2_CPU_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_DEFAULT     0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_VTRAP_WARNING_1_MASK            0x00400000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_VTRAP_WARNING_1_SHIFT           22
#define BCHP_SUN_L2_CPU_MASK_CLEAR_VTRAP_WARNING_1_DEFAULT         0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_VTRAP_WARNING_0_MASK            0x00200000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_VTRAP_WARNING_0_SHIFT           21
#define BCHP_SUN_L2_CPU_MASK_CLEAR_VTRAP_WARNING_0_DEFAULT         0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_JTAG_GISB_RG_ERROR_MASK         0x00100000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_JTAG_GISB_RG_ERROR_SHIFT        20
#define BCHP_SUN_L2_CPU_MASK_CLEAR_JTAG_GISB_RG_ERROR_DEFAULT      0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_AUX_INTR_MASK                   0x00080000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_AUX_INTR_SHIFT                  19
#define BCHP_SUN_L2_CPU_MASK_CLEAR_AUX_INTR_DEFAULT                0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_PKT_ERR_MASK               0x00040000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_PKT_ERR_SHIFT              18
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_PKT_ERR_DEFAULT            0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_CLK_ERR_MASK               0x00020000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_CLK_ERR_SHIFT              17
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_CLK_ERR_DEFAULT            0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: CPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_CPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: CPU_MASK_CLEAR :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_reserved0_MASK    0x00010000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_reserved0_SHIFT   16

/* SUN_L2 :: CPU_MASK_CLEAR :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_MASK   0x00002000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_SHIFT  13
#define BCHP_SUN_L2_CPU_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_R_PKT_MASK                 0x00001000
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_R_PKT_SHIFT                12
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SERS_R_PKT_DEFAULT              0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_MASK    0x00000800
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_SHIFT   11
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_MASK   0x00000400
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_SHIFT  10
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_MASK    0x00000200
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_SHIFT   9
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_MASK    0x00000100
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_SHIFT   8
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_MASK   0x00000080
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_SHIFT  7
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_MASK    0x00000040
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_SHIFT   6
#define BCHP_SUN_L2_CPU_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_MASK   0x00000020
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_SHIFT  5
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_MASK  0x00000010
#define BCHP_SUN_L2_CPU_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT 4
#define BCHP_SUN_L2_CPU_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_MASK   0x00000008
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_SHIFT  3
#define BCHP_SUN_L2_CPU_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_TEA_INTR_MASK              0x00000004
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_TEA_INTR_SHIFT             2
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_TEA_INTR_DEFAULT           0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_MASK 0x00000002
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: CPU_MASK_CLEAR :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_TIMEOUT_INTR_MASK          0x00000001
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_TIMEOUT_INTR_SHIFT         0
#define BCHP_SUN_L2_CPU_MASK_CLEAR_GISB_TIMEOUT_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SUN_L2 :: PCI_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_PCI_STATUS_SPARE_INTR_31_MASK                  0x80000000
#define BCHP_SUN_L2_PCI_STATUS_SPARE_INTR_31_SHIFT                 31
#define BCHP_SUN_L2_PCI_STATUS_SPARE_INTR_31_DEFAULT               0x00000000

/* SUN_L2 :: PCI_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_PCI_STATUS_SPARE_INTR_30_MASK                  0x40000000
#define BCHP_SUN_L2_PCI_STATUS_SPARE_INTR_30_SHIFT                 30
#define BCHP_SUN_L2_PCI_STATUS_SPARE_INTR_30_DEFAULT               0x00000000

/* SUN_L2 :: PCI_STATUS :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_PCI_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_MASK      0x20000000
#define BCHP_SUN_L2_PCI_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT     29
#define BCHP_SUN_L2_PCI_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: PCI_STATUS :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_PCI_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK   0x10000000
#define BCHP_SUN_L2_PCI_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT  28
#define BCHP_SUN_L2_PCI_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: PCI_STATUS :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_PCI_STATUS_BT_GR_BRIDGE_ERROR_INTR_MASK        0x08000000
#define BCHP_SUN_L2_PCI_STATUS_BT_GR_BRIDGE_ERROR_INTR_SHIFT       27
#define BCHP_SUN_L2_PCI_STATUS_BT_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_STATUS :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_PCI_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_MASK     0x04000000
#define BCHP_SUN_L2_PCI_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT    26
#define BCHP_SUN_L2_PCI_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: PCI_STATUS :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_LOWER_THRESHOLD_MASK          0x02000000
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_LOWER_THRESHOLD_SHIFT         25
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_LOWER_THRESHOLD_DEFAULT       0x00000000

/* SUN_L2 :: PCI_STATUS :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_UPPER_THRESHOLD_MASK          0x01000000
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_UPPER_THRESHOLD_SHIFT         24
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_UPPER_THRESHOLD_DEFAULT       0x00000000

/* SUN_L2 :: PCI_STATUS :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_FIFO_OVERFLOW_MASK            0x00800000
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_FIFO_OVERFLOW_SHIFT           23
#define BCHP_SUN_L2_PCI_STATUS_TPCAP_FIFO_OVERFLOW_DEFAULT         0x00000000

/* SUN_L2 :: PCI_STATUS :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_PCI_STATUS_VTRAP_WARNING_1_MASK                0x00400000
#define BCHP_SUN_L2_PCI_STATUS_VTRAP_WARNING_1_SHIFT               22
#define BCHP_SUN_L2_PCI_STATUS_VTRAP_WARNING_1_DEFAULT             0x00000000

/* SUN_L2 :: PCI_STATUS :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_PCI_STATUS_VTRAP_WARNING_0_MASK                0x00200000
#define BCHP_SUN_L2_PCI_STATUS_VTRAP_WARNING_0_SHIFT               21
#define BCHP_SUN_L2_PCI_STATUS_VTRAP_WARNING_0_DEFAULT             0x00000000

/* SUN_L2 :: PCI_STATUS :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_PCI_STATUS_JTAG_GISB_RG_ERROR_MASK             0x00100000
#define BCHP_SUN_L2_PCI_STATUS_JTAG_GISB_RG_ERROR_SHIFT            20
#define BCHP_SUN_L2_PCI_STATUS_JTAG_GISB_RG_ERROR_DEFAULT          0x00000000

/* SUN_L2 :: PCI_STATUS :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_PCI_STATUS_AUX_INTR_MASK                       0x00080000
#define BCHP_SUN_L2_PCI_STATUS_AUX_INTR_SHIFT                      19
#define BCHP_SUN_L2_PCI_STATUS_AUX_INTR_DEFAULT                    0x00000000

/* SUN_L2 :: PCI_STATUS :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_PCI_STATUS_SERS_PKT_ERR_MASK                   0x00040000
#define BCHP_SUN_L2_PCI_STATUS_SERS_PKT_ERR_SHIFT                  18
#define BCHP_SUN_L2_PCI_STATUS_SERS_PKT_ERR_DEFAULT                0x00000000

/* SUN_L2 :: PCI_STATUS :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_PCI_STATUS_SERS_CLK_ERR_MASK                   0x00020000
#define BCHP_SUN_L2_PCI_STATUS_SERS_CLK_ERR_SHIFT                  17
#define BCHP_SUN_L2_PCI_STATUS_SERS_CLK_ERR_DEFAULT                0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: PCI_STATUS :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: PCI_STATUS :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: PCI_STATUS :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: PCI_STATUS :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_PCI_STATUS_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: PCI_STATUS :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_reserved0_MASK        0x00010000
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_reserved0_SHIFT       16

/* SUN_L2 :: PCI_STATUS :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_MASK   0x00008000
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT  15
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000000

/* SUN_L2 :: PCI_STATUS :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: PCI_STATUS :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_W_PKT_MASK       0x00002000
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_W_PKT_SHIFT      13
#define BCHP_SUN_L2_PCI_STATUS_cmd_fifo_mode_SERS_W_PKT_DEFAULT    0x00000000

/* SUN_L2 :: PCI_STATUS :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_PCI_STATUS_SERS_R_PKT_MASK                     0x00001000
#define BCHP_SUN_L2_PCI_STATUS_SERS_R_PKT_SHIFT                    12
#define BCHP_SUN_L2_PCI_STATUS_SERS_R_PKT_DEFAULT                  0x00000000

/* SUN_L2 :: PCI_STATUS :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_DISABLE_INTR_MASK        0x00000800
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_DISABLE_INTR_SHIFT       11
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_DISABLE_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_STATUS :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_WR_ERROR_INTR_MASK       0x00000400
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_WR_ERROR_INTR_SHIFT      10
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_WR_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: PCI_STATUS :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_TIMEOUT_INTR_MASK        0x00000200
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_TIMEOUT_INTR_SHIFT       9
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_1_TIMEOUT_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_STATUS :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_DISABLE_INTR_MASK        0x00000100
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_DISABLE_INTR_SHIFT       8
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_DISABLE_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_STATUS :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_WR_ERROR_INTR_MASK       0x00000080
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_WR_ERROR_INTR_SHIFT      7
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_WR_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: PCI_STATUS :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_TIMEOUT_INTR_MASK        0x00000040
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_TIMEOUT_INTR_SHIFT       6
#define BCHP_SUN_L2_PCI_STATUS_WATCHDOG_0_TIMEOUT_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_STATUS :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_PCI_STATUS_SSP_RG_BRIDGE_ERROR_INTR_MASK       0x00000020
#define BCHP_SUN_L2_PCI_STATUS_SSP_RG_BRIDGE_ERROR_INTR_SHIFT      5
#define BCHP_SUN_L2_PCI_STATUS_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: PCI_STATUS :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_PCI_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_MASK      0x00000010
#define BCHP_SUN_L2_PCI_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT     4
#define BCHP_SUN_L2_PCI_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: PCI_STATUS :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_PCI_STATUS_SYS_GR_BRIDGE_ERROR_INTR_MASK       0x00000008
#define BCHP_SUN_L2_PCI_STATUS_SYS_GR_BRIDGE_ERROR_INTR_SHIFT      3
#define BCHP_SUN_L2_PCI_STATUS_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: PCI_STATUS :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_PCI_STATUS_GISB_TEA_INTR_MASK                  0x00000004
#define BCHP_SUN_L2_PCI_STATUS_GISB_TEA_INTR_SHIFT                 2
#define BCHP_SUN_L2_PCI_STATUS_GISB_TEA_INTR_DEFAULT               0x00000000

/* SUN_L2 :: PCI_STATUS :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_PCI_STATUS_GISB_BREAKPOINT_ERROR_INTR_MASK     0x00000002
#define BCHP_SUN_L2_PCI_STATUS_GISB_BREAKPOINT_ERROR_INTR_SHIFT    1
#define BCHP_SUN_L2_PCI_STATUS_GISB_BREAKPOINT_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: PCI_STATUS :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_PCI_STATUS_GISB_TIMEOUT_INTR_MASK              0x00000001
#define BCHP_SUN_L2_PCI_STATUS_GISB_TIMEOUT_INTR_SHIFT             0
#define BCHP_SUN_L2_PCI_STATUS_GISB_TIMEOUT_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SUN_L2 :: PCI_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_PCI_SET_SPARE_INTR_31_MASK                     0x80000000
#define BCHP_SUN_L2_PCI_SET_SPARE_INTR_31_SHIFT                    31
#define BCHP_SUN_L2_PCI_SET_SPARE_INTR_31_DEFAULT                  0x00000000

/* SUN_L2 :: PCI_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_PCI_SET_SPARE_INTR_30_MASK                     0x40000000
#define BCHP_SUN_L2_PCI_SET_SPARE_INTR_30_SHIFT                    30
#define BCHP_SUN_L2_PCI_SET_SPARE_INTR_30_DEFAULT                  0x00000000

/* SUN_L2 :: PCI_SET :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_PCI_SET_BBSI_RG_BRIDGE_ERROR_INTR_MASK         0x20000000
#define BCHP_SUN_L2_PCI_SET_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT        29
#define BCHP_SUN_L2_PCI_SET_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_SET :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_PCI_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK      0x10000000
#define BCHP_SUN_L2_PCI_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT     28
#define BCHP_SUN_L2_PCI_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: PCI_SET :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_PCI_SET_BT_GR_BRIDGE_ERROR_INTR_MASK           0x08000000
#define BCHP_SUN_L2_PCI_SET_BT_GR_BRIDGE_ERROR_INTR_SHIFT          27
#define BCHP_SUN_L2_PCI_SET_BT_GR_BRIDGE_ERROR_INTR_DEFAULT        0x00000000

/* SUN_L2 :: PCI_SET :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_PCI_SET_RF4CE_GR_BRIDGE_ERROR_INTR_MASK        0x04000000
#define BCHP_SUN_L2_PCI_SET_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT       26
#define BCHP_SUN_L2_PCI_SET_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_SET :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_PCI_SET_TPCAP_LOWER_THRESHOLD_MASK             0x02000000
#define BCHP_SUN_L2_PCI_SET_TPCAP_LOWER_THRESHOLD_SHIFT            25
#define BCHP_SUN_L2_PCI_SET_TPCAP_LOWER_THRESHOLD_DEFAULT          0x00000000

/* SUN_L2 :: PCI_SET :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_PCI_SET_TPCAP_UPPER_THRESHOLD_MASK             0x01000000
#define BCHP_SUN_L2_PCI_SET_TPCAP_UPPER_THRESHOLD_SHIFT            24
#define BCHP_SUN_L2_PCI_SET_TPCAP_UPPER_THRESHOLD_DEFAULT          0x00000000

/* SUN_L2 :: PCI_SET :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_PCI_SET_TPCAP_FIFO_OVERFLOW_MASK               0x00800000
#define BCHP_SUN_L2_PCI_SET_TPCAP_FIFO_OVERFLOW_SHIFT              23
#define BCHP_SUN_L2_PCI_SET_TPCAP_FIFO_OVERFLOW_DEFAULT            0x00000000

/* SUN_L2 :: PCI_SET :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_PCI_SET_VTRAP_WARNING_1_MASK                   0x00400000
#define BCHP_SUN_L2_PCI_SET_VTRAP_WARNING_1_SHIFT                  22
#define BCHP_SUN_L2_PCI_SET_VTRAP_WARNING_1_DEFAULT                0x00000000

/* SUN_L2 :: PCI_SET :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_PCI_SET_VTRAP_WARNING_0_MASK                   0x00200000
#define BCHP_SUN_L2_PCI_SET_VTRAP_WARNING_0_SHIFT                  21
#define BCHP_SUN_L2_PCI_SET_VTRAP_WARNING_0_DEFAULT                0x00000000

/* SUN_L2 :: PCI_SET :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_PCI_SET_JTAG_GISB_RG_ERROR_MASK                0x00100000
#define BCHP_SUN_L2_PCI_SET_JTAG_GISB_RG_ERROR_SHIFT               20
#define BCHP_SUN_L2_PCI_SET_JTAG_GISB_RG_ERROR_DEFAULT             0x00000000

/* SUN_L2 :: PCI_SET :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_PCI_SET_AUX_INTR_MASK                          0x00080000
#define BCHP_SUN_L2_PCI_SET_AUX_INTR_SHIFT                         19
#define BCHP_SUN_L2_PCI_SET_AUX_INTR_DEFAULT                       0x00000000

/* SUN_L2 :: PCI_SET :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_PCI_SET_SERS_PKT_ERR_MASK                      0x00040000
#define BCHP_SUN_L2_PCI_SET_SERS_PKT_ERR_SHIFT                     18
#define BCHP_SUN_L2_PCI_SET_SERS_PKT_ERR_DEFAULT                   0x00000000

/* SUN_L2 :: PCI_SET :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_PCI_SET_SERS_CLK_ERR_MASK                      0x00020000
#define BCHP_SUN_L2_PCI_SET_SERS_CLK_ERR_SHIFT                     17
#define BCHP_SUN_L2_PCI_SET_SERS_CLK_ERR_DEFAULT                   0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: PCI_SET :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT4_MASK    0x00010000
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT4_SHIFT   16
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: PCI_SET :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT3_MASK    0x00008000
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT3_SHIFT   15
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: PCI_SET :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT2_MASK    0x00004000
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT2_SHIFT   14
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: PCI_SET :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT1_MASK    0x00002000
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT1_SHIFT   13
#define BCHP_SUN_L2_PCI_SET_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: PCI_SET :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_reserved0_MASK           0x00010000
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_reserved0_SHIFT          16

/* SUN_L2 :: PCI_SET :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_FIFO_FULL_MASK      0x00008000
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT     15
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT   0x00000000

/* SUN_L2 :: PCI_SET :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: PCI_SET :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_W_PKT_MASK          0x00002000
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_W_PKT_SHIFT         13
#define BCHP_SUN_L2_PCI_SET_cmd_fifo_mode_SERS_W_PKT_DEFAULT       0x00000000

/* SUN_L2 :: PCI_SET :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_PCI_SET_SERS_R_PKT_MASK                        0x00001000
#define BCHP_SUN_L2_PCI_SET_SERS_R_PKT_SHIFT                       12
#define BCHP_SUN_L2_PCI_SET_SERS_R_PKT_DEFAULT                     0x00000000

/* SUN_L2 :: PCI_SET :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_DISABLE_INTR_MASK           0x00000800
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_DISABLE_INTR_SHIFT          11
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_DISABLE_INTR_DEFAULT        0x00000000

/* SUN_L2 :: PCI_SET :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_WR_ERROR_INTR_MASK          0x00000400
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_WR_ERROR_INTR_SHIFT         10
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_WR_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: PCI_SET :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_TIMEOUT_INTR_MASK           0x00000200
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_TIMEOUT_INTR_SHIFT          9
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_1_TIMEOUT_INTR_DEFAULT        0x00000000

/* SUN_L2 :: PCI_SET :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_DISABLE_INTR_MASK           0x00000100
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_DISABLE_INTR_SHIFT          8
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_DISABLE_INTR_DEFAULT        0x00000000

/* SUN_L2 :: PCI_SET :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_WR_ERROR_INTR_MASK          0x00000080
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_WR_ERROR_INTR_SHIFT         7
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_WR_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: PCI_SET :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_TIMEOUT_INTR_MASK           0x00000040
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_TIMEOUT_INTR_SHIFT          6
#define BCHP_SUN_L2_PCI_SET_WATCHDOG_0_TIMEOUT_INTR_DEFAULT        0x00000000

/* SUN_L2 :: PCI_SET :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_PCI_SET_SSP_RG_BRIDGE_ERROR_INTR_MASK          0x00000020
#define BCHP_SUN_L2_PCI_SET_SSP_RG_BRIDGE_ERROR_INTR_SHIFT         5
#define BCHP_SUN_L2_PCI_SET_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: PCI_SET :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_PCI_SET_CLK_GEN_BRIDGE_ERROR_INTR_MASK         0x00000010
#define BCHP_SUN_L2_PCI_SET_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT        4
#define BCHP_SUN_L2_PCI_SET_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_SET :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_PCI_SET_SYS_GR_BRIDGE_ERROR_INTR_MASK          0x00000008
#define BCHP_SUN_L2_PCI_SET_SYS_GR_BRIDGE_ERROR_INTR_SHIFT         3
#define BCHP_SUN_L2_PCI_SET_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: PCI_SET :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_PCI_SET_GISB_TEA_INTR_MASK                     0x00000004
#define BCHP_SUN_L2_PCI_SET_GISB_TEA_INTR_SHIFT                    2
#define BCHP_SUN_L2_PCI_SET_GISB_TEA_INTR_DEFAULT                  0x00000000

/* SUN_L2 :: PCI_SET :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_PCI_SET_GISB_BREAKPOINT_ERROR_INTR_MASK        0x00000002
#define BCHP_SUN_L2_PCI_SET_GISB_BREAKPOINT_ERROR_INTR_SHIFT       1
#define BCHP_SUN_L2_PCI_SET_GISB_BREAKPOINT_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_SET :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_PCI_SET_GISB_TIMEOUT_INTR_MASK                 0x00000001
#define BCHP_SUN_L2_PCI_SET_GISB_TIMEOUT_INTR_SHIFT                0
#define BCHP_SUN_L2_PCI_SET_GISB_TIMEOUT_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SUN_L2 :: PCI_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_PCI_CLEAR_SPARE_INTR_31_MASK                   0x80000000
#define BCHP_SUN_L2_PCI_CLEAR_SPARE_INTR_31_SHIFT                  31
#define BCHP_SUN_L2_PCI_CLEAR_SPARE_INTR_31_DEFAULT                0x00000000

/* SUN_L2 :: PCI_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_PCI_CLEAR_SPARE_INTR_30_MASK                   0x40000000
#define BCHP_SUN_L2_PCI_CLEAR_SPARE_INTR_30_SHIFT                  30
#define BCHP_SUN_L2_PCI_CLEAR_SPARE_INTR_30_DEFAULT                0x00000000

/* SUN_L2 :: PCI_CLEAR :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_PCI_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_MASK       0x20000000
#define BCHP_SUN_L2_PCI_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT      29
#define BCHP_SUN_L2_PCI_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: PCI_CLEAR :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_PCI_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK    0x10000000
#define BCHP_SUN_L2_PCI_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT   28
#define BCHP_SUN_L2_PCI_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: PCI_CLEAR :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_PCI_CLEAR_BT_GR_BRIDGE_ERROR_INTR_MASK         0x08000000
#define BCHP_SUN_L2_PCI_CLEAR_BT_GR_BRIDGE_ERROR_INTR_SHIFT        27
#define BCHP_SUN_L2_PCI_CLEAR_BT_GR_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_CLEAR :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_PCI_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_MASK      0x04000000
#define BCHP_SUN_L2_PCI_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT     26
#define BCHP_SUN_L2_PCI_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: PCI_CLEAR :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_LOWER_THRESHOLD_MASK           0x02000000
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_LOWER_THRESHOLD_SHIFT          25
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_LOWER_THRESHOLD_DEFAULT        0x00000000

/* SUN_L2 :: PCI_CLEAR :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_UPPER_THRESHOLD_MASK           0x01000000
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_UPPER_THRESHOLD_SHIFT          24
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_UPPER_THRESHOLD_DEFAULT        0x00000000

/* SUN_L2 :: PCI_CLEAR :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_FIFO_OVERFLOW_MASK             0x00800000
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_FIFO_OVERFLOW_SHIFT            23
#define BCHP_SUN_L2_PCI_CLEAR_TPCAP_FIFO_OVERFLOW_DEFAULT          0x00000000

/* SUN_L2 :: PCI_CLEAR :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_PCI_CLEAR_VTRAP_WARNING_1_MASK                 0x00400000
#define BCHP_SUN_L2_PCI_CLEAR_VTRAP_WARNING_1_SHIFT                22
#define BCHP_SUN_L2_PCI_CLEAR_VTRAP_WARNING_1_DEFAULT              0x00000000

/* SUN_L2 :: PCI_CLEAR :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_PCI_CLEAR_VTRAP_WARNING_0_MASK                 0x00200000
#define BCHP_SUN_L2_PCI_CLEAR_VTRAP_WARNING_0_SHIFT                21
#define BCHP_SUN_L2_PCI_CLEAR_VTRAP_WARNING_0_DEFAULT              0x00000000

/* SUN_L2 :: PCI_CLEAR :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_PCI_CLEAR_JTAG_GISB_RG_ERROR_MASK              0x00100000
#define BCHP_SUN_L2_PCI_CLEAR_JTAG_GISB_RG_ERROR_SHIFT             20
#define BCHP_SUN_L2_PCI_CLEAR_JTAG_GISB_RG_ERROR_DEFAULT           0x00000000

/* SUN_L2 :: PCI_CLEAR :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_PCI_CLEAR_AUX_INTR_MASK                        0x00080000
#define BCHP_SUN_L2_PCI_CLEAR_AUX_INTR_SHIFT                       19
#define BCHP_SUN_L2_PCI_CLEAR_AUX_INTR_DEFAULT                     0x00000000

/* SUN_L2 :: PCI_CLEAR :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_PCI_CLEAR_SERS_PKT_ERR_MASK                    0x00040000
#define BCHP_SUN_L2_PCI_CLEAR_SERS_PKT_ERR_SHIFT                   18
#define BCHP_SUN_L2_PCI_CLEAR_SERS_PKT_ERR_DEFAULT                 0x00000000

/* SUN_L2 :: PCI_CLEAR :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_PCI_CLEAR_SERS_CLK_ERR_MASK                    0x00020000
#define BCHP_SUN_L2_PCI_CLEAR_SERS_CLK_ERR_SHIFT                   17
#define BCHP_SUN_L2_PCI_CLEAR_SERS_CLK_ERR_DEFAULT                 0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: PCI_CLEAR :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT4_MASK  0x00010000
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: PCI_CLEAR :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT3_MASK  0x00008000
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: PCI_CLEAR :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT2_MASK  0x00004000
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: PCI_CLEAR :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT1_MASK  0x00002000
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_PCI_CLEAR_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: PCI_CLEAR :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_reserved0_MASK         0x00010000
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_reserved0_SHIFT        16

/* SUN_L2 :: PCI_CLEAR :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_MASK    0x00008000
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT   15
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000000

/* SUN_L2 :: PCI_CLEAR :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: PCI_CLEAR :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_W_PKT_MASK        0x00002000
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_W_PKT_SHIFT       13
#define BCHP_SUN_L2_PCI_CLEAR_cmd_fifo_mode_SERS_W_PKT_DEFAULT     0x00000000

/* SUN_L2 :: PCI_CLEAR :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_PCI_CLEAR_SERS_R_PKT_MASK                      0x00001000
#define BCHP_SUN_L2_PCI_CLEAR_SERS_R_PKT_SHIFT                     12
#define BCHP_SUN_L2_PCI_CLEAR_SERS_R_PKT_DEFAULT                   0x00000000

/* SUN_L2 :: PCI_CLEAR :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_DISABLE_INTR_MASK         0x00000800
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_DISABLE_INTR_SHIFT        11
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_DISABLE_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_CLEAR :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_WR_ERROR_INTR_MASK        0x00000400
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_WR_ERROR_INTR_SHIFT       10
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_WR_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_CLEAR :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_TIMEOUT_INTR_MASK         0x00000200
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_TIMEOUT_INTR_SHIFT        9
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_1_TIMEOUT_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_CLEAR :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_DISABLE_INTR_MASK         0x00000100
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_DISABLE_INTR_SHIFT        8
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_DISABLE_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_CLEAR :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_WR_ERROR_INTR_MASK        0x00000080
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_WR_ERROR_INTR_SHIFT       7
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_WR_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_CLEAR :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_TIMEOUT_INTR_MASK         0x00000040
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_TIMEOUT_INTR_SHIFT        6
#define BCHP_SUN_L2_PCI_CLEAR_WATCHDOG_0_TIMEOUT_INTR_DEFAULT      0x00000000

/* SUN_L2 :: PCI_CLEAR :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_PCI_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_MASK        0x00000020
#define BCHP_SUN_L2_PCI_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_SHIFT       5
#define BCHP_SUN_L2_PCI_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_CLEAR :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_PCI_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_MASK       0x00000010
#define BCHP_SUN_L2_PCI_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT      4
#define BCHP_SUN_L2_PCI_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: PCI_CLEAR :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_PCI_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_MASK        0x00000008
#define BCHP_SUN_L2_PCI_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_SHIFT       3
#define BCHP_SUN_L2_PCI_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: PCI_CLEAR :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_PCI_CLEAR_GISB_TEA_INTR_MASK                   0x00000004
#define BCHP_SUN_L2_PCI_CLEAR_GISB_TEA_INTR_SHIFT                  2
#define BCHP_SUN_L2_PCI_CLEAR_GISB_TEA_INTR_DEFAULT                0x00000000

/* SUN_L2 :: PCI_CLEAR :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_PCI_CLEAR_GISB_BREAKPOINT_ERROR_INTR_MASK      0x00000002
#define BCHP_SUN_L2_PCI_CLEAR_GISB_BREAKPOINT_ERROR_INTR_SHIFT     1
#define BCHP_SUN_L2_PCI_CLEAR_GISB_BREAKPOINT_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: PCI_CLEAR :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_PCI_CLEAR_GISB_TIMEOUT_INTR_MASK               0x00000001
#define BCHP_SUN_L2_PCI_CLEAR_GISB_TIMEOUT_INTR_SHIFT              0
#define BCHP_SUN_L2_PCI_CLEAR_GISB_TIMEOUT_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SUN_L2 :: PCI_MASK_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SPARE_INTR_31_MASK             0x80000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_SPARE_INTR_31_SHIFT            31
#define BCHP_SUN_L2_PCI_MASK_STATUS_SPARE_INTR_31_DEFAULT          0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SPARE_INTR_30_MASK             0x40000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_SPARE_INTR_30_SHIFT            30
#define BCHP_SUN_L2_PCI_MASK_STATUS_SPARE_INTR_30_DEFAULT          0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_MASK 0x20000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT 29
#define BCHP_SUN_L2_PCI_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_PCI_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_MASK   0x08000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_SHIFT  27
#define BCHP_SUN_L2_PCI_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_MASK 0x04000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_PCI_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_LOWER_THRESHOLD_MASK     0x02000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_LOWER_THRESHOLD_SHIFT    25
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_LOWER_THRESHOLD_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_UPPER_THRESHOLD_MASK     0x01000000
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_UPPER_THRESHOLD_SHIFT    24
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_UPPER_THRESHOLD_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_FIFO_OVERFLOW_MASK       0x00800000
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_FIFO_OVERFLOW_SHIFT      23
#define BCHP_SUN_L2_PCI_MASK_STATUS_TPCAP_FIFO_OVERFLOW_DEFAULT    0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_VTRAP_WARNING_1_MASK           0x00400000
#define BCHP_SUN_L2_PCI_MASK_STATUS_VTRAP_WARNING_1_SHIFT          22
#define BCHP_SUN_L2_PCI_MASK_STATUS_VTRAP_WARNING_1_DEFAULT        0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_VTRAP_WARNING_0_MASK           0x00200000
#define BCHP_SUN_L2_PCI_MASK_STATUS_VTRAP_WARNING_0_SHIFT          21
#define BCHP_SUN_L2_PCI_MASK_STATUS_VTRAP_WARNING_0_DEFAULT        0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_JTAG_GISB_RG_ERROR_MASK        0x00100000
#define BCHP_SUN_L2_PCI_MASK_STATUS_JTAG_GISB_RG_ERROR_SHIFT       20
#define BCHP_SUN_L2_PCI_MASK_STATUS_JTAG_GISB_RG_ERROR_DEFAULT     0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_AUX_INTR_MASK                  0x00080000
#define BCHP_SUN_L2_PCI_MASK_STATUS_AUX_INTR_SHIFT                 19
#define BCHP_SUN_L2_PCI_MASK_STATUS_AUX_INTR_DEFAULT               0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_PKT_ERR_MASK              0x00040000
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_PKT_ERR_SHIFT             18
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_PKT_ERR_DEFAULT           0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_CLK_ERR_MASK              0x00020000
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_CLK_ERR_SHIFT             17
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_CLK_ERR_DEFAULT           0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: PCI_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_PCI_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: PCI_MASK_STATUS :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_reserved0_MASK   0x00010000
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_reserved0_SHIFT  16

/* SUN_L2 :: PCI_MASK_STATUS :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_MASK  0x00002000
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_SHIFT 13
#define BCHP_SUN_L2_PCI_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_R_PKT_MASK                0x00001000
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_R_PKT_SHIFT               12
#define BCHP_SUN_L2_PCI_MASK_STATUS_SERS_R_PKT_DEFAULT             0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_MASK   0x00000800
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_SHIFT  11
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_MASK  0x00000400
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_SHIFT 10
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_MASK   0x00000200
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_SHIFT  9
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_MASK   0x00000100
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_SHIFT  8
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_MASK  0x00000080
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_SHIFT 7
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_MASK   0x00000040
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_SHIFT  6
#define BCHP_SUN_L2_PCI_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_MASK  0x00000020
#define BCHP_SUN_L2_PCI_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_SHIFT 5
#define BCHP_SUN_L2_PCI_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_MASK 0x00000010
#define BCHP_SUN_L2_PCI_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT 4
#define BCHP_SUN_L2_PCI_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_MASK  0x00000008
#define BCHP_SUN_L2_PCI_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_SHIFT 3
#define BCHP_SUN_L2_PCI_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_TEA_INTR_MASK             0x00000004
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_TEA_INTR_SHIFT            2
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_TEA_INTR_DEFAULT          0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_MASK 0x00000002
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_STATUS :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_TIMEOUT_INTR_MASK         0x00000001
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_TIMEOUT_INTR_SHIFT        0
#define BCHP_SUN_L2_PCI_MASK_STATUS_GISB_TIMEOUT_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SUN_L2 :: PCI_MASK_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_PCI_MASK_SET_SPARE_INTR_31_MASK                0x80000000
#define BCHP_SUN_L2_PCI_MASK_SET_SPARE_INTR_31_SHIFT               31
#define BCHP_SUN_L2_PCI_MASK_SET_SPARE_INTR_31_DEFAULT             0x00000001

/* SUN_L2 :: PCI_MASK_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_PCI_MASK_SET_SPARE_INTR_30_MASK                0x40000000
#define BCHP_SUN_L2_PCI_MASK_SET_SPARE_INTR_30_SHIFT               30
#define BCHP_SUN_L2_PCI_MASK_SET_SPARE_INTR_30_DEFAULT             0x00000001

/* SUN_L2 :: PCI_MASK_SET :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_PCI_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_MASK    0x20000000
#define BCHP_SUN_L2_PCI_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT   29
#define BCHP_SUN_L2_PCI_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_PCI_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_PCI_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_PCI_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_PCI_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_MASK      0x08000000
#define BCHP_SUN_L2_PCI_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_SHIFT     27
#define BCHP_SUN_L2_PCI_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_SET :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_PCI_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_MASK   0x04000000
#define BCHP_SUN_L2_PCI_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT  26
#define BCHP_SUN_L2_PCI_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_LOWER_THRESHOLD_MASK        0x02000000
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_LOWER_THRESHOLD_SHIFT       25
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_LOWER_THRESHOLD_DEFAULT     0x00000001

/* SUN_L2 :: PCI_MASK_SET :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_UPPER_THRESHOLD_MASK        0x01000000
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_UPPER_THRESHOLD_SHIFT       24
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_UPPER_THRESHOLD_DEFAULT     0x00000001

/* SUN_L2 :: PCI_MASK_SET :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_FIFO_OVERFLOW_MASK          0x00800000
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_FIFO_OVERFLOW_SHIFT         23
#define BCHP_SUN_L2_PCI_MASK_SET_TPCAP_FIFO_OVERFLOW_DEFAULT       0x00000001

/* SUN_L2 :: PCI_MASK_SET :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_PCI_MASK_SET_VTRAP_WARNING_1_MASK              0x00400000
#define BCHP_SUN_L2_PCI_MASK_SET_VTRAP_WARNING_1_SHIFT             22
#define BCHP_SUN_L2_PCI_MASK_SET_VTRAP_WARNING_1_DEFAULT           0x00000001

/* SUN_L2 :: PCI_MASK_SET :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_PCI_MASK_SET_VTRAP_WARNING_0_MASK              0x00200000
#define BCHP_SUN_L2_PCI_MASK_SET_VTRAP_WARNING_0_SHIFT             21
#define BCHP_SUN_L2_PCI_MASK_SET_VTRAP_WARNING_0_DEFAULT           0x00000001

/* SUN_L2 :: PCI_MASK_SET :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_PCI_MASK_SET_JTAG_GISB_RG_ERROR_MASK           0x00100000
#define BCHP_SUN_L2_PCI_MASK_SET_JTAG_GISB_RG_ERROR_SHIFT          20
#define BCHP_SUN_L2_PCI_MASK_SET_JTAG_GISB_RG_ERROR_DEFAULT        0x00000001

/* SUN_L2 :: PCI_MASK_SET :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_PCI_MASK_SET_AUX_INTR_MASK                     0x00080000
#define BCHP_SUN_L2_PCI_MASK_SET_AUX_INTR_SHIFT                    19
#define BCHP_SUN_L2_PCI_MASK_SET_AUX_INTR_DEFAULT                  0x00000001

/* SUN_L2 :: PCI_MASK_SET :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_PKT_ERR_MASK                 0x00040000
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_PKT_ERR_SHIFT                18
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_PKT_ERR_DEFAULT              0x00000001

/* SUN_L2 :: PCI_MASK_SET :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_CLK_ERR_MASK                 0x00020000
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_CLK_ERR_SHIFT                17
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_CLK_ERR_DEFAULT              0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: PCI_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_PCI_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: PCI_MASK_SET :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_reserved0_MASK      0x00010000
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_reserved0_SHIFT     16

/* SUN_L2 :: PCI_MASK_SET :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_W_PKT_MASK     0x00002000
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_W_PKT_SHIFT    13
#define BCHP_SUN_L2_PCI_MASK_SET_cmd_fifo_mode_SERS_W_PKT_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_SET :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_R_PKT_MASK                   0x00001000
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_R_PKT_SHIFT                  12
#define BCHP_SUN_L2_PCI_MASK_SET_SERS_R_PKT_DEFAULT                0x00000001

/* SUN_L2 :: PCI_MASK_SET :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_DISABLE_INTR_MASK      0x00000800
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_DISABLE_INTR_SHIFT     11
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_DISABLE_INTR_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_SET :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_MASK     0x00000400
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_SHIFT    10
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_SET :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_MASK      0x00000200
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_SHIFT     9
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_SET :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_DISABLE_INTR_MASK      0x00000100
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_DISABLE_INTR_SHIFT     8
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_DISABLE_INTR_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_SET :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_MASK     0x00000080
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_SHIFT    7
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_SET :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_MASK      0x00000040
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_SHIFT     6
#define BCHP_SUN_L2_PCI_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_SET :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_PCI_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_MASK     0x00000020
#define BCHP_SUN_L2_PCI_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_SHIFT    5
#define BCHP_SUN_L2_PCI_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_SET :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_PCI_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_MASK    0x00000010
#define BCHP_SUN_L2_PCI_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT   4
#define BCHP_SUN_L2_PCI_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_PCI_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_MASK     0x00000008
#define BCHP_SUN_L2_PCI_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_SHIFT    3
#define BCHP_SUN_L2_PCI_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: PCI_MASK_SET :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_TEA_INTR_MASK                0x00000004
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_TEA_INTR_SHIFT               2
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_TEA_INTR_DEFAULT             0x00000001

/* SUN_L2 :: PCI_MASK_SET :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_MASK   0x00000002
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_SHIFT  1
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_SET :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_TIMEOUT_INTR_MASK            0x00000001
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_TIMEOUT_INTR_SHIFT           0
#define BCHP_SUN_L2_PCI_MASK_SET_GISB_TIMEOUT_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SUN_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SPARE_INTR_31_MASK              0x80000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SPARE_INTR_31_SHIFT             31
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SPARE_INTR_31_DEFAULT           0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SPARE_INTR_30_MASK              0x40000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SPARE_INTR_30_SHIFT             30
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SPARE_INTR_30_DEFAULT           0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_MASK  0x20000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT 29
#define BCHP_SUN_L2_PCI_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_PCI_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_MASK    0x08000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_SHIFT   27
#define BCHP_SUN_L2_PCI_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_MASK 0x04000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_PCI_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_MASK      0x02000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_SHIFT     25
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_MASK      0x01000000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_SHIFT     24
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_DEFAULT   0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_MASK        0x00800000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_SHIFT       23
#define BCHP_SUN_L2_PCI_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_DEFAULT     0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_VTRAP_WARNING_1_MASK            0x00400000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_VTRAP_WARNING_1_SHIFT           22
#define BCHP_SUN_L2_PCI_MASK_CLEAR_VTRAP_WARNING_1_DEFAULT         0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_VTRAP_WARNING_0_MASK            0x00200000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_VTRAP_WARNING_0_SHIFT           21
#define BCHP_SUN_L2_PCI_MASK_CLEAR_VTRAP_WARNING_0_DEFAULT         0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_JTAG_GISB_RG_ERROR_MASK         0x00100000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_JTAG_GISB_RG_ERROR_SHIFT        20
#define BCHP_SUN_L2_PCI_MASK_CLEAR_JTAG_GISB_RG_ERROR_DEFAULT      0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_AUX_INTR_MASK                   0x00080000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_AUX_INTR_SHIFT                  19
#define BCHP_SUN_L2_PCI_MASK_CLEAR_AUX_INTR_DEFAULT                0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_PKT_ERR_MASK               0x00040000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_PKT_ERR_SHIFT              18
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_PKT_ERR_DEFAULT            0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_CLK_ERR_MASK               0x00020000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_CLK_ERR_SHIFT              17
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_CLK_ERR_DEFAULT            0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: PCI_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_PCI_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: PCI_MASK_CLEAR :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_reserved0_MASK    0x00010000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_reserved0_SHIFT   16

/* SUN_L2 :: PCI_MASK_CLEAR :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_MASK   0x00002000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_SHIFT  13
#define BCHP_SUN_L2_PCI_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_R_PKT_MASK                 0x00001000
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_R_PKT_SHIFT                12
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SERS_R_PKT_DEFAULT              0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_MASK    0x00000800
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_SHIFT   11
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_MASK   0x00000400
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_SHIFT  10
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_MASK    0x00000200
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_SHIFT   9
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_MASK    0x00000100
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_SHIFT   8
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_MASK   0x00000080
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_SHIFT  7
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_MASK    0x00000040
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_SHIFT   6
#define BCHP_SUN_L2_PCI_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_MASK   0x00000020
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_SHIFT  5
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_MASK  0x00000010
#define BCHP_SUN_L2_PCI_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT 4
#define BCHP_SUN_L2_PCI_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_MASK   0x00000008
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_SHIFT  3
#define BCHP_SUN_L2_PCI_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_TEA_INTR_MASK              0x00000004
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_TEA_INTR_SHIFT             2
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_TEA_INTR_DEFAULT           0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_MASK 0x00000002
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: PCI_MASK_CLEAR :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_TIMEOUT_INTR_MASK          0x00000001
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_TIMEOUT_INTR_SHIFT         0
#define BCHP_SUN_L2_PCI_MASK_CLEAR_GISB_TIMEOUT_INTR_DEFAULT       0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* SUN_L2 :: SCPU_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_SCPU_STATUS_SPARE_INTR_31_MASK                 0x80000000
#define BCHP_SUN_L2_SCPU_STATUS_SPARE_INTR_31_SHIFT                31
#define BCHP_SUN_L2_SCPU_STATUS_SPARE_INTR_31_DEFAULT              0x00000000

/* SUN_L2 :: SCPU_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_SCPU_STATUS_SPARE_INTR_30_MASK                 0x40000000
#define BCHP_SUN_L2_SCPU_STATUS_SPARE_INTR_30_SHIFT                30
#define BCHP_SUN_L2_SCPU_STATUS_SPARE_INTR_30_DEFAULT              0x00000000

/* SUN_L2 :: SCPU_STATUS :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_SCPU_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_MASK     0x20000000
#define BCHP_SUN_L2_SCPU_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT    29
#define BCHP_SUN_L2_SCPU_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: SCPU_STATUS :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_SCPU_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK  0x10000000
#define BCHP_SUN_L2_SCPU_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_SCPU_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_SCPU_STATUS_BT_GR_BRIDGE_ERROR_INTR_MASK       0x08000000
#define BCHP_SUN_L2_SCPU_STATUS_BT_GR_BRIDGE_ERROR_INTR_SHIFT      27
#define BCHP_SUN_L2_SCPU_STATUS_BT_GR_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_STATUS :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_SCPU_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_MASK    0x04000000
#define BCHP_SUN_L2_SCPU_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT   26
#define BCHP_SUN_L2_SCPU_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_LOWER_THRESHOLD_MASK         0x02000000
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_LOWER_THRESHOLD_SHIFT        25
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_LOWER_THRESHOLD_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_STATUS :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_UPPER_THRESHOLD_MASK         0x01000000
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_UPPER_THRESHOLD_SHIFT        24
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_UPPER_THRESHOLD_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_STATUS :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_FIFO_OVERFLOW_MASK           0x00800000
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_FIFO_OVERFLOW_SHIFT          23
#define BCHP_SUN_L2_SCPU_STATUS_TPCAP_FIFO_OVERFLOW_DEFAULT        0x00000000

/* SUN_L2 :: SCPU_STATUS :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_SCPU_STATUS_VTRAP_WARNING_1_MASK               0x00400000
#define BCHP_SUN_L2_SCPU_STATUS_VTRAP_WARNING_1_SHIFT              22
#define BCHP_SUN_L2_SCPU_STATUS_VTRAP_WARNING_1_DEFAULT            0x00000000

/* SUN_L2 :: SCPU_STATUS :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_SCPU_STATUS_VTRAP_WARNING_0_MASK               0x00200000
#define BCHP_SUN_L2_SCPU_STATUS_VTRAP_WARNING_0_SHIFT              21
#define BCHP_SUN_L2_SCPU_STATUS_VTRAP_WARNING_0_DEFAULT            0x00000000

/* SUN_L2 :: SCPU_STATUS :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_SCPU_STATUS_JTAG_GISB_RG_ERROR_MASK            0x00100000
#define BCHP_SUN_L2_SCPU_STATUS_JTAG_GISB_RG_ERROR_SHIFT           20
#define BCHP_SUN_L2_SCPU_STATUS_JTAG_GISB_RG_ERROR_DEFAULT         0x00000000

/* SUN_L2 :: SCPU_STATUS :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_SCPU_STATUS_AUX_INTR_MASK                      0x00080000
#define BCHP_SUN_L2_SCPU_STATUS_AUX_INTR_SHIFT                     19
#define BCHP_SUN_L2_SCPU_STATUS_AUX_INTR_DEFAULT                   0x00000000

/* SUN_L2 :: SCPU_STATUS :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_SCPU_STATUS_SERS_PKT_ERR_MASK                  0x00040000
#define BCHP_SUN_L2_SCPU_STATUS_SERS_PKT_ERR_SHIFT                 18
#define BCHP_SUN_L2_SCPU_STATUS_SERS_PKT_ERR_DEFAULT               0x00000000

/* SUN_L2 :: SCPU_STATUS :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_SCPU_STATUS_SERS_CLK_ERR_MASK                  0x00020000
#define BCHP_SUN_L2_SCPU_STATUS_SERS_CLK_ERR_SHIFT                 17
#define BCHP_SUN_L2_SCPU_STATUS_SERS_CLK_ERR_DEFAULT               0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: SCPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_SCPU_STATUS_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: SCPU_STATUS :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_reserved0_MASK       0x00010000
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_reserved0_SHIFT      16

/* SUN_L2 :: SCPU_STATUS :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_MASK  0x00008000
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_W_PKT_MASK      0x00002000
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_W_PKT_SHIFT     13
#define BCHP_SUN_L2_SCPU_STATUS_cmd_fifo_mode_SERS_W_PKT_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_STATUS :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_SCPU_STATUS_SERS_R_PKT_MASK                    0x00001000
#define BCHP_SUN_L2_SCPU_STATUS_SERS_R_PKT_SHIFT                   12
#define BCHP_SUN_L2_SCPU_STATUS_SERS_R_PKT_DEFAULT                 0x00000000

/* SUN_L2 :: SCPU_STATUS :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_DISABLE_INTR_MASK       0x00000800
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_DISABLE_INTR_SHIFT      11
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_DISABLE_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_STATUS :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_WR_ERROR_INTR_MASK      0x00000400
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_WR_ERROR_INTR_SHIFT     10
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_WR_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_STATUS :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_TIMEOUT_INTR_MASK       0x00000200
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_TIMEOUT_INTR_SHIFT      9
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_1_TIMEOUT_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_STATUS :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_DISABLE_INTR_MASK       0x00000100
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_DISABLE_INTR_SHIFT      8
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_DISABLE_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_STATUS :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_WR_ERROR_INTR_MASK      0x00000080
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_WR_ERROR_INTR_SHIFT     7
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_WR_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_STATUS :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_TIMEOUT_INTR_MASK       0x00000040
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_TIMEOUT_INTR_SHIFT      6
#define BCHP_SUN_L2_SCPU_STATUS_WATCHDOG_0_TIMEOUT_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_STATUS :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_SCPU_STATUS_SSP_RG_BRIDGE_ERROR_INTR_MASK      0x00000020
#define BCHP_SUN_L2_SCPU_STATUS_SSP_RG_BRIDGE_ERROR_INTR_SHIFT     5
#define BCHP_SUN_L2_SCPU_STATUS_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_STATUS :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_SCPU_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_MASK     0x00000010
#define BCHP_SUN_L2_SCPU_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT    4
#define BCHP_SUN_L2_SCPU_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: SCPU_STATUS :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_SCPU_STATUS_SYS_GR_BRIDGE_ERROR_INTR_MASK      0x00000008
#define BCHP_SUN_L2_SCPU_STATUS_SYS_GR_BRIDGE_ERROR_INTR_SHIFT     3
#define BCHP_SUN_L2_SCPU_STATUS_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_STATUS :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_SCPU_STATUS_GISB_TEA_INTR_MASK                 0x00000004
#define BCHP_SUN_L2_SCPU_STATUS_GISB_TEA_INTR_SHIFT                2
#define BCHP_SUN_L2_SCPU_STATUS_GISB_TEA_INTR_DEFAULT              0x00000000

/* SUN_L2 :: SCPU_STATUS :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_SCPU_STATUS_GISB_BREAKPOINT_ERROR_INTR_MASK    0x00000002
#define BCHP_SUN_L2_SCPU_STATUS_GISB_BREAKPOINT_ERROR_INTR_SHIFT   1
#define BCHP_SUN_L2_SCPU_STATUS_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_STATUS :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_SCPU_STATUS_GISB_TIMEOUT_INTR_MASK             0x00000001
#define BCHP_SUN_L2_SCPU_STATUS_GISB_TIMEOUT_INTR_SHIFT            0
#define BCHP_SUN_L2_SCPU_STATUS_GISB_TIMEOUT_INTR_DEFAULT          0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* SUN_L2 :: SCPU_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_SCPU_SET_SPARE_INTR_31_MASK                    0x80000000
#define BCHP_SUN_L2_SCPU_SET_SPARE_INTR_31_SHIFT                   31
#define BCHP_SUN_L2_SCPU_SET_SPARE_INTR_31_DEFAULT                 0x00000000

/* SUN_L2 :: SCPU_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_SCPU_SET_SPARE_INTR_30_MASK                    0x40000000
#define BCHP_SUN_L2_SCPU_SET_SPARE_INTR_30_SHIFT                   30
#define BCHP_SUN_L2_SCPU_SET_SPARE_INTR_30_DEFAULT                 0x00000000

/* SUN_L2 :: SCPU_SET :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_SCPU_SET_BBSI_RG_BRIDGE_ERROR_INTR_MASK        0x20000000
#define BCHP_SUN_L2_SCPU_SET_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT       29
#define BCHP_SUN_L2_SCPU_SET_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_SET :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_SCPU_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK     0x10000000
#define BCHP_SUN_L2_SCPU_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT    28
#define BCHP_SUN_L2_SCPU_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: SCPU_SET :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_SCPU_SET_BT_GR_BRIDGE_ERROR_INTR_MASK          0x08000000
#define BCHP_SUN_L2_SCPU_SET_BT_GR_BRIDGE_ERROR_INTR_SHIFT         27
#define BCHP_SUN_L2_SCPU_SET_BT_GR_BRIDGE_ERROR_INTR_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_SET :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_SCPU_SET_RF4CE_GR_BRIDGE_ERROR_INTR_MASK       0x04000000
#define BCHP_SUN_L2_SCPU_SET_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT      26
#define BCHP_SUN_L2_SCPU_SET_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_SET :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_SCPU_SET_TPCAP_LOWER_THRESHOLD_MASK            0x02000000
#define BCHP_SUN_L2_SCPU_SET_TPCAP_LOWER_THRESHOLD_SHIFT           25
#define BCHP_SUN_L2_SCPU_SET_TPCAP_LOWER_THRESHOLD_DEFAULT         0x00000000

/* SUN_L2 :: SCPU_SET :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_SCPU_SET_TPCAP_UPPER_THRESHOLD_MASK            0x01000000
#define BCHP_SUN_L2_SCPU_SET_TPCAP_UPPER_THRESHOLD_SHIFT           24
#define BCHP_SUN_L2_SCPU_SET_TPCAP_UPPER_THRESHOLD_DEFAULT         0x00000000

/* SUN_L2 :: SCPU_SET :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_SCPU_SET_TPCAP_FIFO_OVERFLOW_MASK              0x00800000
#define BCHP_SUN_L2_SCPU_SET_TPCAP_FIFO_OVERFLOW_SHIFT             23
#define BCHP_SUN_L2_SCPU_SET_TPCAP_FIFO_OVERFLOW_DEFAULT           0x00000000

/* SUN_L2 :: SCPU_SET :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_SCPU_SET_VTRAP_WARNING_1_MASK                  0x00400000
#define BCHP_SUN_L2_SCPU_SET_VTRAP_WARNING_1_SHIFT                 22
#define BCHP_SUN_L2_SCPU_SET_VTRAP_WARNING_1_DEFAULT               0x00000000

/* SUN_L2 :: SCPU_SET :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_SCPU_SET_VTRAP_WARNING_0_MASK                  0x00200000
#define BCHP_SUN_L2_SCPU_SET_VTRAP_WARNING_0_SHIFT                 21
#define BCHP_SUN_L2_SCPU_SET_VTRAP_WARNING_0_DEFAULT               0x00000000

/* SUN_L2 :: SCPU_SET :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_SCPU_SET_JTAG_GISB_RG_ERROR_MASK               0x00100000
#define BCHP_SUN_L2_SCPU_SET_JTAG_GISB_RG_ERROR_SHIFT              20
#define BCHP_SUN_L2_SCPU_SET_JTAG_GISB_RG_ERROR_DEFAULT            0x00000000

/* SUN_L2 :: SCPU_SET :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_SCPU_SET_AUX_INTR_MASK                         0x00080000
#define BCHP_SUN_L2_SCPU_SET_AUX_INTR_SHIFT                        19
#define BCHP_SUN_L2_SCPU_SET_AUX_INTR_DEFAULT                      0x00000000

/* SUN_L2 :: SCPU_SET :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_SCPU_SET_SERS_PKT_ERR_MASK                     0x00040000
#define BCHP_SUN_L2_SCPU_SET_SERS_PKT_ERR_SHIFT                    18
#define BCHP_SUN_L2_SCPU_SET_SERS_PKT_ERR_DEFAULT                  0x00000000

/* SUN_L2 :: SCPU_SET :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_SCPU_SET_SERS_CLK_ERR_MASK                     0x00020000
#define BCHP_SUN_L2_SCPU_SET_SERS_CLK_ERR_SHIFT                    17
#define BCHP_SUN_L2_SCPU_SET_SERS_CLK_ERR_DEFAULT                  0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: SCPU_SET :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT4_MASK   0x00010000
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT4_SHIFT  16
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_SET :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT3_MASK   0x00008000
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT3_SHIFT  15
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_SET :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT2_MASK   0x00004000
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT2_SHIFT  14
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_SET :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT1_MASK   0x00002000
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT1_SHIFT  13
#define BCHP_SUN_L2_SCPU_SET_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: SCPU_SET :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_reserved0_MASK          0x00010000
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_reserved0_SHIFT         16

/* SUN_L2 :: SCPU_SET :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_FIFO_FULL_MASK     0x00008000
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT    15
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT  0x00000000

/* SUN_L2 :: SCPU_SET :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_SET :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_W_PKT_MASK         0x00002000
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_W_PKT_SHIFT        13
#define BCHP_SUN_L2_SCPU_SET_cmd_fifo_mode_SERS_W_PKT_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_SET :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_SCPU_SET_SERS_R_PKT_MASK                       0x00001000
#define BCHP_SUN_L2_SCPU_SET_SERS_R_PKT_SHIFT                      12
#define BCHP_SUN_L2_SCPU_SET_SERS_R_PKT_DEFAULT                    0x00000000

/* SUN_L2 :: SCPU_SET :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_DISABLE_INTR_MASK          0x00000800
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_DISABLE_INTR_SHIFT         11
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_DISABLE_INTR_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_SET :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_WR_ERROR_INTR_MASK         0x00000400
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_WR_ERROR_INTR_SHIFT        10
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_WR_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_SET :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_TIMEOUT_INTR_MASK          0x00000200
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_TIMEOUT_INTR_SHIFT         9
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_1_TIMEOUT_INTR_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_SET :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_DISABLE_INTR_MASK          0x00000100
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_DISABLE_INTR_SHIFT         8
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_DISABLE_INTR_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_SET :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_WR_ERROR_INTR_MASK         0x00000080
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_WR_ERROR_INTR_SHIFT        7
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_WR_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_SET :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_TIMEOUT_INTR_MASK          0x00000040
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_TIMEOUT_INTR_SHIFT         6
#define BCHP_SUN_L2_SCPU_SET_WATCHDOG_0_TIMEOUT_INTR_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_SET :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_SCPU_SET_SSP_RG_BRIDGE_ERROR_INTR_MASK         0x00000020
#define BCHP_SUN_L2_SCPU_SET_SSP_RG_BRIDGE_ERROR_INTR_SHIFT        5
#define BCHP_SUN_L2_SCPU_SET_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_SET :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_SCPU_SET_CLK_GEN_BRIDGE_ERROR_INTR_MASK        0x00000010
#define BCHP_SUN_L2_SCPU_SET_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT       4
#define BCHP_SUN_L2_SCPU_SET_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_SET :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_SCPU_SET_SYS_GR_BRIDGE_ERROR_INTR_MASK         0x00000008
#define BCHP_SUN_L2_SCPU_SET_SYS_GR_BRIDGE_ERROR_INTR_SHIFT        3
#define BCHP_SUN_L2_SCPU_SET_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT      0x00000000

/* SUN_L2 :: SCPU_SET :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_SCPU_SET_GISB_TEA_INTR_MASK                    0x00000004
#define BCHP_SUN_L2_SCPU_SET_GISB_TEA_INTR_SHIFT                   2
#define BCHP_SUN_L2_SCPU_SET_GISB_TEA_INTR_DEFAULT                 0x00000000

/* SUN_L2 :: SCPU_SET :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_SCPU_SET_GISB_BREAKPOINT_ERROR_INTR_MASK       0x00000002
#define BCHP_SUN_L2_SCPU_SET_GISB_BREAKPOINT_ERROR_INTR_SHIFT      1
#define BCHP_SUN_L2_SCPU_SET_GISB_BREAKPOINT_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_SET :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_SCPU_SET_GISB_TIMEOUT_INTR_MASK                0x00000001
#define BCHP_SUN_L2_SCPU_SET_GISB_TIMEOUT_INTR_SHIFT               0
#define BCHP_SUN_L2_SCPU_SET_GISB_TIMEOUT_INTR_DEFAULT             0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* SUN_L2 :: SCPU_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_SCPU_CLEAR_SPARE_INTR_31_MASK                  0x80000000
#define BCHP_SUN_L2_SCPU_CLEAR_SPARE_INTR_31_SHIFT                 31
#define BCHP_SUN_L2_SCPU_CLEAR_SPARE_INTR_31_DEFAULT               0x00000000

/* SUN_L2 :: SCPU_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_SCPU_CLEAR_SPARE_INTR_30_MASK                  0x40000000
#define BCHP_SUN_L2_SCPU_CLEAR_SPARE_INTR_30_SHIFT                 30
#define BCHP_SUN_L2_SCPU_CLEAR_SPARE_INTR_30_DEFAULT               0x00000000

/* SUN_L2 :: SCPU_CLEAR :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_SCPU_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_MASK      0x20000000
#define BCHP_SUN_L2_SCPU_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT     29
#define BCHP_SUN_L2_SCPU_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_CLEAR :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_SCPU_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK   0x10000000
#define BCHP_SUN_L2_SCPU_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT  28
#define BCHP_SUN_L2_SCPU_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_CLEAR :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_SCPU_CLEAR_BT_GR_BRIDGE_ERROR_INTR_MASK        0x08000000
#define BCHP_SUN_L2_SCPU_CLEAR_BT_GR_BRIDGE_ERROR_INTR_SHIFT       27
#define BCHP_SUN_L2_SCPU_CLEAR_BT_GR_BRIDGE_ERROR_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_CLEAR :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_SCPU_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_MASK     0x04000000
#define BCHP_SUN_L2_SCPU_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT    26
#define BCHP_SUN_L2_SCPU_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: SCPU_CLEAR :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_LOWER_THRESHOLD_MASK          0x02000000
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_LOWER_THRESHOLD_SHIFT         25
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_LOWER_THRESHOLD_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_CLEAR :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_UPPER_THRESHOLD_MASK          0x01000000
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_UPPER_THRESHOLD_SHIFT         24
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_UPPER_THRESHOLD_DEFAULT       0x00000000

/* SUN_L2 :: SCPU_CLEAR :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_FIFO_OVERFLOW_MASK            0x00800000
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_FIFO_OVERFLOW_SHIFT           23
#define BCHP_SUN_L2_SCPU_CLEAR_TPCAP_FIFO_OVERFLOW_DEFAULT         0x00000000

/* SUN_L2 :: SCPU_CLEAR :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_SCPU_CLEAR_VTRAP_WARNING_1_MASK                0x00400000
#define BCHP_SUN_L2_SCPU_CLEAR_VTRAP_WARNING_1_SHIFT               22
#define BCHP_SUN_L2_SCPU_CLEAR_VTRAP_WARNING_1_DEFAULT             0x00000000

/* SUN_L2 :: SCPU_CLEAR :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_SCPU_CLEAR_VTRAP_WARNING_0_MASK                0x00200000
#define BCHP_SUN_L2_SCPU_CLEAR_VTRAP_WARNING_0_SHIFT               21
#define BCHP_SUN_L2_SCPU_CLEAR_VTRAP_WARNING_0_DEFAULT             0x00000000

/* SUN_L2 :: SCPU_CLEAR :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_SCPU_CLEAR_JTAG_GISB_RG_ERROR_MASK             0x00100000
#define BCHP_SUN_L2_SCPU_CLEAR_JTAG_GISB_RG_ERROR_SHIFT            20
#define BCHP_SUN_L2_SCPU_CLEAR_JTAG_GISB_RG_ERROR_DEFAULT          0x00000000

/* SUN_L2 :: SCPU_CLEAR :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_SCPU_CLEAR_AUX_INTR_MASK                       0x00080000
#define BCHP_SUN_L2_SCPU_CLEAR_AUX_INTR_SHIFT                      19
#define BCHP_SUN_L2_SCPU_CLEAR_AUX_INTR_DEFAULT                    0x00000000

/* SUN_L2 :: SCPU_CLEAR :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_PKT_ERR_MASK                   0x00040000
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_PKT_ERR_SHIFT                  18
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_PKT_ERR_DEFAULT                0x00000000

/* SUN_L2 :: SCPU_CLEAR :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_CLK_ERR_MASK                   0x00020000
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_CLK_ERR_SHIFT                  17
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_CLK_ERR_DEFAULT                0x00000000

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: SCPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_CLEAR :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_SCPU_CLEAR_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: SCPU_CLEAR :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_reserved0_MASK        0x00010000
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_reserved0_SHIFT       16

/* SUN_L2 :: SCPU_CLEAR :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_MASK   0x00008000
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT  15
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_CLEAR :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000000

/* SUN_L2 :: SCPU_CLEAR :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_W_PKT_MASK       0x00002000
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_W_PKT_SHIFT      13
#define BCHP_SUN_L2_SCPU_CLEAR_cmd_fifo_mode_SERS_W_PKT_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_CLEAR :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_R_PKT_MASK                     0x00001000
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_R_PKT_SHIFT                    12
#define BCHP_SUN_L2_SCPU_CLEAR_SERS_R_PKT_DEFAULT                  0x00000000

/* SUN_L2 :: SCPU_CLEAR :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_DISABLE_INTR_MASK        0x00000800
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_DISABLE_INTR_SHIFT       11
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_DISABLE_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_CLEAR :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_WR_ERROR_INTR_MASK       0x00000400
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_WR_ERROR_INTR_SHIFT      10
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_WR_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_CLEAR :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_TIMEOUT_INTR_MASK        0x00000200
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_TIMEOUT_INTR_SHIFT       9
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_1_TIMEOUT_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_CLEAR :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_DISABLE_INTR_MASK        0x00000100
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_DISABLE_INTR_SHIFT       8
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_DISABLE_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_CLEAR :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_WR_ERROR_INTR_MASK       0x00000080
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_WR_ERROR_INTR_SHIFT      7
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_WR_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_CLEAR :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_TIMEOUT_INTR_MASK        0x00000040
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_TIMEOUT_INTR_SHIFT       6
#define BCHP_SUN_L2_SCPU_CLEAR_WATCHDOG_0_TIMEOUT_INTR_DEFAULT     0x00000000

/* SUN_L2 :: SCPU_CLEAR :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_SCPU_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_MASK       0x00000020
#define BCHP_SUN_L2_SCPU_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_SHIFT      5
#define BCHP_SUN_L2_SCPU_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_CLEAR :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_SCPU_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_MASK      0x00000010
#define BCHP_SUN_L2_SCPU_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT     4
#define BCHP_SUN_L2_SCPU_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT   0x00000000

/* SUN_L2 :: SCPU_CLEAR :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_SCPU_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_MASK       0x00000008
#define BCHP_SUN_L2_SCPU_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_SHIFT      3
#define BCHP_SUN_L2_SCPU_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT    0x00000000

/* SUN_L2 :: SCPU_CLEAR :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_TEA_INTR_MASK                  0x00000004
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_TEA_INTR_SHIFT                 2
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_TEA_INTR_DEFAULT               0x00000000

/* SUN_L2 :: SCPU_CLEAR :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_BREAKPOINT_ERROR_INTR_MASK     0x00000002
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_BREAKPOINT_ERROR_INTR_SHIFT    1
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_BREAKPOINT_ERROR_INTR_DEFAULT  0x00000000

/* SUN_L2 :: SCPU_CLEAR :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_TIMEOUT_INTR_MASK              0x00000001
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_TIMEOUT_INTR_SHIFT             0
#define BCHP_SUN_L2_SCPU_CLEAR_GISB_TIMEOUT_INTR_DEFAULT           0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* SUN_L2 :: SCPU_MASK_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SPARE_INTR_31_MASK            0x80000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SPARE_INTR_31_SHIFT           31
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SPARE_INTR_31_DEFAULT         0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SPARE_INTR_30_MASK            0x40000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SPARE_INTR_30_SHIFT           30
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SPARE_INTR_30_DEFAULT         0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_MASK 0x20000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT 29
#define BCHP_SUN_L2_SCPU_MASK_STATUS_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_SCPU_MASK_STATUS_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_MASK  0x08000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_SHIFT 27
#define BCHP_SUN_L2_SCPU_MASK_STATUS_BT_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_MASK 0x04000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_SCPU_MASK_STATUS_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_LOWER_THRESHOLD_MASK    0x02000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_LOWER_THRESHOLD_SHIFT   25
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_LOWER_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_UPPER_THRESHOLD_MASK    0x01000000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_UPPER_THRESHOLD_SHIFT   24
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_UPPER_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_FIFO_OVERFLOW_MASK      0x00800000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_FIFO_OVERFLOW_SHIFT     23
#define BCHP_SUN_L2_SCPU_MASK_STATUS_TPCAP_FIFO_OVERFLOW_DEFAULT   0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_VTRAP_WARNING_1_MASK          0x00400000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_VTRAP_WARNING_1_SHIFT         22
#define BCHP_SUN_L2_SCPU_MASK_STATUS_VTRAP_WARNING_1_DEFAULT       0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_VTRAP_WARNING_0_MASK          0x00200000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_VTRAP_WARNING_0_SHIFT         21
#define BCHP_SUN_L2_SCPU_MASK_STATUS_VTRAP_WARNING_0_DEFAULT       0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_JTAG_GISB_RG_ERROR_MASK       0x00100000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_JTAG_GISB_RG_ERROR_SHIFT      20
#define BCHP_SUN_L2_SCPU_MASK_STATUS_JTAG_GISB_RG_ERROR_DEFAULT    0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_AUX_INTR_MASK                 0x00080000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_AUX_INTR_SHIFT                19
#define BCHP_SUN_L2_SCPU_MASK_STATUS_AUX_INTR_DEFAULT              0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_PKT_ERR_MASK             0x00040000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_PKT_ERR_SHIFT            18
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_PKT_ERR_DEFAULT          0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_CLK_ERR_MASK             0x00020000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_CLK_ERR_SHIFT            17
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_CLK_ERR_DEFAULT          0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: SCPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_SCPU_MASK_STATUS_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: SCPU_MASK_STATUS :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_reserved0_MASK  0x00010000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_reserved0_SHIFT 16

/* SUN_L2 :: SCPU_MASK_STATUS :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_MASK 0x00002000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_SHIFT 13
#define BCHP_SUN_L2_SCPU_MASK_STATUS_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_R_PKT_MASK               0x00001000
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_R_PKT_SHIFT              12
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SERS_R_PKT_DEFAULT            0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_MASK  0x00000800
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_SHIFT 11
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_MASK 0x00000400
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_SHIFT 10
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_MASK  0x00000200
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_SHIFT 9
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_1_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_MASK  0x00000100
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_SHIFT 8
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_MASK 0x00000080
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_SHIFT 7
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_MASK  0x00000040
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_SHIFT 6
#define BCHP_SUN_L2_SCPU_MASK_STATUS_WATCHDOG_0_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_MASK 0x00000020
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_SHIFT 5
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_MASK 0x00000010
#define BCHP_SUN_L2_SCPU_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT 4
#define BCHP_SUN_L2_SCPU_MASK_STATUS_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_MASK 0x00000008
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_SHIFT 3
#define BCHP_SUN_L2_SCPU_MASK_STATUS_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_TEA_INTR_MASK            0x00000004
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_TEA_INTR_SHIFT           2
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_TEA_INTR_DEFAULT         0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_MASK 0x00000002
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_STATUS :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_TIMEOUT_INTR_MASK        0x00000001
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_TIMEOUT_INTR_SHIFT       0
#define BCHP_SUN_L2_SCPU_MASK_STATUS_GISB_TIMEOUT_INTR_DEFAULT     0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* SUN_L2 :: SCPU_MASK_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SPARE_INTR_31_MASK               0x80000000
#define BCHP_SUN_L2_SCPU_MASK_SET_SPARE_INTR_31_SHIFT              31
#define BCHP_SUN_L2_SCPU_MASK_SET_SPARE_INTR_31_DEFAULT            0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SPARE_INTR_30_MASK               0x40000000
#define BCHP_SUN_L2_SCPU_MASK_SET_SPARE_INTR_30_SHIFT              30
#define BCHP_SUN_L2_SCPU_MASK_SET_SPARE_INTR_30_DEFAULT            0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_SCPU_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_MASK   0x20000000
#define BCHP_SUN_L2_SCPU_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT  29
#define BCHP_SUN_L2_SCPU_MASK_SET_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_SCPU_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_SCPU_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_SCPU_MASK_SET_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_SCPU_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_MASK     0x08000000
#define BCHP_SUN_L2_SCPU_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_SHIFT    27
#define BCHP_SUN_L2_SCPU_MASK_SET_BT_GR_BRIDGE_ERROR_INTR_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_SCPU_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_MASK  0x04000000
#define BCHP_SUN_L2_SCPU_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_SCPU_MASK_SET_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_LOWER_THRESHOLD_MASK       0x02000000
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_LOWER_THRESHOLD_SHIFT      25
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_LOWER_THRESHOLD_DEFAULT    0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_UPPER_THRESHOLD_MASK       0x01000000
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_UPPER_THRESHOLD_SHIFT      24
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_UPPER_THRESHOLD_DEFAULT    0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_FIFO_OVERFLOW_MASK         0x00800000
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_FIFO_OVERFLOW_SHIFT        23
#define BCHP_SUN_L2_SCPU_MASK_SET_TPCAP_FIFO_OVERFLOW_DEFAULT      0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_SCPU_MASK_SET_VTRAP_WARNING_1_MASK             0x00400000
#define BCHP_SUN_L2_SCPU_MASK_SET_VTRAP_WARNING_1_SHIFT            22
#define BCHP_SUN_L2_SCPU_MASK_SET_VTRAP_WARNING_1_DEFAULT          0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_SCPU_MASK_SET_VTRAP_WARNING_0_MASK             0x00200000
#define BCHP_SUN_L2_SCPU_MASK_SET_VTRAP_WARNING_0_SHIFT            21
#define BCHP_SUN_L2_SCPU_MASK_SET_VTRAP_WARNING_0_DEFAULT          0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_SCPU_MASK_SET_JTAG_GISB_RG_ERROR_MASK          0x00100000
#define BCHP_SUN_L2_SCPU_MASK_SET_JTAG_GISB_RG_ERROR_SHIFT         20
#define BCHP_SUN_L2_SCPU_MASK_SET_JTAG_GISB_RG_ERROR_DEFAULT       0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_SCPU_MASK_SET_AUX_INTR_MASK                    0x00080000
#define BCHP_SUN_L2_SCPU_MASK_SET_AUX_INTR_SHIFT                   19
#define BCHP_SUN_L2_SCPU_MASK_SET_AUX_INTR_DEFAULT                 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_PKT_ERR_MASK                0x00040000
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_PKT_ERR_SHIFT               18
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_PKT_ERR_DEFAULT             0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_CLK_ERR_MASK                0x00020000
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_CLK_ERR_SHIFT               17
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_CLK_ERR_DEFAULT             0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: SCPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_SCPU_MASK_SET_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: SCPU_MASK_SET :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_reserved0_MASK     0x00010000
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_reserved0_SHIFT    16

/* SUN_L2 :: SCPU_MASK_SET :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_W_PKT_MASK    0x00002000
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_W_PKT_SHIFT   13
#define BCHP_SUN_L2_SCPU_MASK_SET_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_R_PKT_MASK                  0x00001000
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_R_PKT_SHIFT                 12
#define BCHP_SUN_L2_SCPU_MASK_SET_SERS_R_PKT_DEFAULT               0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_DISABLE_INTR_MASK     0x00000800
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_DISABLE_INTR_SHIFT    11
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_DISABLE_INTR_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_MASK    0x00000400
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_SHIFT   10
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_MASK     0x00000200
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_SHIFT    9
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_1_TIMEOUT_INTR_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_DISABLE_INTR_MASK     0x00000100
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_DISABLE_INTR_SHIFT    8
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_DISABLE_INTR_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_MASK    0x00000080
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_SHIFT   7
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_MASK     0x00000040
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_SHIFT    6
#define BCHP_SUN_L2_SCPU_MASK_SET_WATCHDOG_0_TIMEOUT_INTR_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_MASK    0x00000020
#define BCHP_SUN_L2_SCPU_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_SHIFT   5
#define BCHP_SUN_L2_SCPU_MASK_SET_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_SCPU_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_MASK   0x00000010
#define BCHP_SUN_L2_SCPU_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT  4
#define BCHP_SUN_L2_SCPU_MASK_SET_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_SCPU_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_MASK    0x00000008
#define BCHP_SUN_L2_SCPU_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_SHIFT   3
#define BCHP_SUN_L2_SCPU_MASK_SET_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_TEA_INTR_MASK               0x00000004
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_TEA_INTR_SHIFT              2
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_TEA_INTR_DEFAULT            0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_MASK  0x00000002
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_SET :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_TIMEOUT_INTR_MASK           0x00000001
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_TIMEOUT_INTR_SHIFT          0
#define BCHP_SUN_L2_SCPU_MASK_SET_GISB_TIMEOUT_INTR_DEFAULT        0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* SUN_L2 :: SCPU_MASK_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SPARE_INTR_31_MASK             0x80000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SPARE_INTR_31_SHIFT            31
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SPARE_INTR_31_DEFAULT          0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SPARE_INTR_30_MASK             0x40000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SPARE_INTR_30_SHIFT            30
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SPARE_INTR_30_DEFAULT          0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: BBSI_RG_BRIDGE_ERROR_INTR [29:29] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_MASK 0x20000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_SHIFT 29
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_BBSI_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: MPM_TOP_GR_BRIDGE_ERROR_INTR [28:28] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_MASK 0x10000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_SHIFT 28
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_MPM_TOP_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: BT_GR_BRIDGE_ERROR_INTR [27:27] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_MASK   0x08000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_SHIFT  27
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_BT_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: RF4CE_GR_BRIDGE_ERROR_INTR [26:26] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_MASK 0x04000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_SHIFT 26
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_RF4CE_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: TPCAP_LOWER_THRESHOLD [25:25] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_MASK     0x02000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_SHIFT    25
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_LOWER_THRESHOLD_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: TPCAP_UPPER_THRESHOLD [24:24] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_MASK     0x01000000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_SHIFT    24
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_UPPER_THRESHOLD_DEFAULT  0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: TPCAP_FIFO_OVERFLOW [23:23] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_MASK       0x00800000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_SHIFT      23
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_TPCAP_FIFO_OVERFLOW_DEFAULT    0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: VTRAP_WARNING_1 [22:22] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_VTRAP_WARNING_1_MASK           0x00400000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_VTRAP_WARNING_1_SHIFT          22
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_VTRAP_WARNING_1_DEFAULT        0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: VTRAP_WARNING_0 [21:21] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_VTRAP_WARNING_0_MASK           0x00200000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_VTRAP_WARNING_0_SHIFT          21
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_VTRAP_WARNING_0_DEFAULT        0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: JTAG_GISB_RG_ERROR [20:20] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_JTAG_GISB_RG_ERROR_MASK        0x00100000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_JTAG_GISB_RG_ERROR_SHIFT       20
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_JTAG_GISB_RG_ERROR_DEFAULT     0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: AUX_INTR [19:19] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_AUX_INTR_MASK                  0x00080000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_AUX_INTR_SHIFT                 19
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_AUX_INTR_DEFAULT               0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: SERS_PKT_ERR [18:18] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_PKT_ERR_MASK              0x00040000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_PKT_ERR_SHIFT             18
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_PKT_ERR_DEFAULT           0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: SERS_CLK_ERR [17:17] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_CLK_ERR_MASK              0x00020000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_CLK_ERR_SHIFT             17
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_CLK_ERR_DEFAULT           0x00000001

/* union - case mapped_buffer_mode [16:13] */
/* SUN_L2 :: SCPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT4 [16:16] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_MASK 0x00010000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_SHIFT 16
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT4_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT3 [15:15] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_SHIFT 15
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT3_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT2 [14:14] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_SHIFT 14
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT2_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: mapped_buffer_mode :: SERS_W_PKT1 [13:13] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_MASK 0x00002000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_SHIFT 13
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_mapped_buffer_mode_SERS_W_PKT1_DEFAULT 0x00000001

/* union - case cmd_fifo_mode [16:13] */
/* SUN_L2 :: SCPU_MASK_CLEAR :: cmd_fifo_mode :: reserved0 [16:16] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_reserved0_MASK   0x00010000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_reserved0_SHIFT  16

/* SUN_L2 :: SCPU_MASK_CLEAR :: cmd_fifo_mode :: SERS_FIFO_FULL [15:15] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_MASK 0x00008000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_SHIFT 15
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_FULL_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: cmd_fifo_mode :: SERS_FIFO_THRESHOLD [14:14] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_MASK 0x00004000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_SHIFT 14
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_FIFO_THRESHOLD_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: cmd_fifo_mode :: SERS_W_PKT [13:13] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_MASK  0x00002000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_SHIFT 13
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_cmd_fifo_mode_SERS_W_PKT_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: SERS_R_PKT [12:12] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_R_PKT_MASK                0x00001000
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_R_PKT_SHIFT               12
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SERS_R_PKT_DEFAULT             0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: WATCHDOG_1_DISABLE_INTR [11:11] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_MASK   0x00000800
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_SHIFT  11
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: WATCHDOG_1_WR_ERROR_INTR [10:10] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_MASK  0x00000400
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_SHIFT 10
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: WATCHDOG_1_TIMEOUT_INTR [09:09] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_MASK   0x00000200
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_SHIFT  9
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_1_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: WATCHDOG_0_DISABLE_INTR [08:08] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_MASK   0x00000100
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_SHIFT  8
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_DISABLE_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: WATCHDOG_0_WR_ERROR_INTR [07:07] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_MASK  0x00000080
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_SHIFT 7
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_WR_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: WATCHDOG_0_TIMEOUT_INTR [06:06] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_MASK   0x00000040
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_SHIFT  6
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_WATCHDOG_0_TIMEOUT_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: SSP_RG_BRIDGE_ERROR_INTR [05:05] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_MASK  0x00000020
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_SHIFT 5
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SSP_RG_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: CLK_GEN_BRIDGE_ERROR_INTR [04:04] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_MASK 0x00000010
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_SHIFT 4
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_CLK_GEN_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: SYS_GR_BRIDGE_ERROR_INTR [03:03] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_MASK  0x00000008
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_SHIFT 3
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_SYS_GR_BRIDGE_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: GISB_TEA_INTR [02:02] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_TEA_INTR_MASK             0x00000004
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_TEA_INTR_SHIFT            2
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_TEA_INTR_DEFAULT          0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: GISB_BREAKPOINT_ERROR_INTR [01:01] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_MASK 0x00000002
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_SHIFT 1
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_BREAKPOINT_ERROR_INTR_DEFAULT 0x00000001

/* SUN_L2 :: SCPU_MASK_CLEAR :: GISB_TIMEOUT_INTR [00:00] */
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_TIMEOUT_INTR_MASK         0x00000001
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_TIMEOUT_INTR_SHIFT        0
#define BCHP_SUN_L2_SCPU_MASK_CLEAR_GISB_TIMEOUT_INTR_DEFAULT      0x00000001

#endif /* #ifndef BCHP_SUN_L2_H__ */

/* End of File */
