// Seed: 2843600463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic \id_8 ;
endmodule
module module_1 #(
    parameter id_4 = 32'd52,
    parameter id_5 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output logic [7:0] id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  output wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_2,
      id_8,
      id_2,
      id_2
  );
  logic [-1 'd0 <  -1 'h0 : id_5] id_10;
  ;
endmodule
