/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PMIC_I2C_H_
#define _PMIC_I2C_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: pmic_i2c::DDR                                              */
#define PMIC_I2C_DDR_VOLTAGE_700_MILIVOLTS 0x5au
#define PMIC_I2C_DDR_VOLTAGE_705_MILIVOLTS 0x5bu
#define PMIC_I2C_DDR_VOLTAGE_710_MILIVOLTS 0x5cu
#define PMIC_I2C_DDR_VOLTAGE_715_MILIVOLTS 0x5du
#define PMIC_I2C_DDR_VOLTAGE_720_MILIVOLTS 0x5eu
#define PMIC_I2C_DDR_VOLTAGE_725_MILIVOLTS 0x5fu
#define PMIC_I2C_DDR_VOLTAGE_730_MILIVOLTS 0x60u
#define PMIC_I2C_DDR_VOLTAGE_735_MILIVOLTS 0x61u
#define PMIC_I2C_DDR_VOLTAGE_740_MILIVOLTS 0x62u
#define PMIC_I2C_DDR_VOLTAGE_745_MILIVOLTS 0x63u
#define PMIC_I2C_DDR_VOLTAGE_750_MILIVOLTS 0x64u
#define PMIC_I2C_DDR_VOLTAGE_755_MILIVOLTS 0x65u
#define PMIC_I2C_DDR_VOLTAGE_760_MILIVOLTS 0x66u
#define PMIC_I2C_DDR_VOLTAGE_765_MILIVOLTS 0x67u
#define PMIC_I2C_DDR_VOLTAGE_770_MILIVOLTS 0x68u
#define PMIC_I2C_DDR_VOLTAGE_775_MILIVOLTS 0x69u
#define PMIC_I2C_DDR_VOLTAGE_780_MILIVOLTS 0x6au
#define PMIC_I2C_DDR_VOLTAGE_785_MILIVOLTS 0x6bu
#define PMIC_I2C_DDR_VOLTAGE_790_MILIVOLTS 0x6cu
#define PMIC_I2C_DDR_VOLTAGE_795_MILIVOLTS 0x6du
#define PMIC_I2C_DDR_VOLTAGE_800_MILIVOLTS 0x6eu
#define PMIC_I2C_DDR_VOLTAGE_805_MILIVOLTS 0x6fu
#define PMIC_I2C_DDR_VOLTAGE_810_MILIVOLTS 0x70u
#define PMIC_I2C_DDR_VOLTAGE_815_MILIVOLTS 0x71u
#define PMIC_I2C_DDR_VOLTAGE_820_MILIVOLTS 0x72u
#define PMIC_I2C_DDR_VOLTAGE_825_MILIVOLTS 0x73u
#define PMIC_I2C_DDR_VOLTAGE_830_MILIVOLTS 0x74u
#define PMIC_I2C_DDR_VOLTAGE_835_MILIVOLTS 0x75u
#define PMIC_I2C_DDR_VOLTAGE_840_MILIVOLTS 0x76u
#define PMIC_I2C_DDR_VOLTAGE_845_MILIVOLTS 0x77u
#define PMIC_I2C_DDR_VOLTAGE_850_MILIVOLTS 0x78u
#define PMIC_I2C_DDR_VOLTAGE_855_MILIVOLTS 0x79u
#define PMIC_I2C_DDR_VOLTAGE_860_MILIVOLTS 0x7au
#define PMIC_I2C_DDR_VOLTAGE_865_MILIVOLTS 0x7bu
#define PMIC_I2C_DDR_VOLTAGE_870_MILIVOLTS 0x7cu
#define PMIC_I2C_DDR_VOLTAGE_875_MILIVOLTS 0x7du
#define PMIC_I2C_DDR_VOLTAGE_880_MILIVOLTS 0x7eu
#define PMIC_I2C_DDR_VOLTAGE_885_MILIVOLTS 0x7fu

/* Enumeration: pmic_i2c::L2                                               */
#define PMIC_I2C_L2_CACHE_VOLTAGE_550_MILIVOLTS 0x3cu
#define PMIC_I2C_L2_CACHE_VOLTAGE_555_MILIVOLTS 0x3du
#define PMIC_I2C_L2_CACHE_VOLTAGE_560_MILIVOLTS 0x3eu
#define PMIC_I2C_L2_CACHE_VOLTAGE_565_MILIVOLTS 0x3fu
#define PMIC_I2C_L2_CACHE_VOLTAGE_570_MILIVOLTS 0x40u
#define PMIC_I2C_L2_CACHE_VOLTAGE_575_MILIVOLTS 0x41u
#define PMIC_I2C_L2_CACHE_VOLTAGE_580_MILIVOLTS 0x42u
#define PMIC_I2C_L2_CACHE_VOLTAGE_585_MILIVOLTS 0x43u
#define PMIC_I2C_L2_CACHE_VOLTAGE_590_MILIVOLTS 0x44u
#define PMIC_I2C_L2_CACHE_VOLTAGE_595_MILIVOLTS 0x45u
#define PMIC_I2C_L2_CACHE_VOLTAGE_600_MILIVOLTS 0x46u
#define PMIC_I2C_L2_CACHE_VOLTAGE_605_MILIVOLTS 0x47u
#define PMIC_I2C_L2_CACHE_VOLTAGE_610_MILIVOLTS 0x48u
#define PMIC_I2C_L2_CACHE_VOLTAGE_615_MILIVOLTS 0x49u
#define PMIC_I2C_L2_CACHE_VOLTAGE_620_MILIVOLTS 0x4au
#define PMIC_I2C_L2_CACHE_VOLTAGE_625_MILIVOLTS 0x4bu
#define PMIC_I2C_L2_CACHE_VOLTAGE_630_MILIVOLTS 0x4cu
#define PMIC_I2C_L2_CACHE_VOLTAGE_635_MILIVOLTS 0x4du
#define PMIC_I2C_L2_CACHE_VOLTAGE_640_MILIVOLTS 0x4eu
#define PMIC_I2C_L2_CACHE_VOLTAGE_645_MILIVOLTS 0x4fu
#define PMIC_I2C_L2_CACHE_VOLTAGE_650_MILIVOLTS 0x50u
#define PMIC_I2C_L2_CACHE_VOLTAGE_655_MILIVOLTS 0x51u
#define PMIC_I2C_L2_CACHE_VOLTAGE_660_MILIVOLTS 0x52u
#define PMIC_I2C_L2_CACHE_VOLTAGE_665_MILIVOLTS 0x53u
#define PMIC_I2C_L2_CACHE_VOLTAGE_670_MILIVOLTS 0x54u
#define PMIC_I2C_L2_CACHE_VOLTAGE_675_MILIVOLTS 0x55u
#define PMIC_I2C_L2_CACHE_VOLTAGE_680_MILIVOLTS 0x56u
#define PMIC_I2C_L2_CACHE_VOLTAGE_685_MILIVOLTS 0x57u
#define PMIC_I2C_L2_CACHE_VOLTAGE_690_MILIVOLTS 0x58u
#define PMIC_I2C_L2_CACHE_VOLTAGE_695_MILIVOLTS 0x59u
#define PMIC_I2C_L2_CACHE_VOLTAGE_700_MILIVOLTS 0x5au
#define PMIC_I2C_L2_CACHE_VOLTAGE_705_MILIVOLTS 0x5bu
#define PMIC_I2C_L2_CACHE_VOLTAGE_710_MILIVOLTS 0x5cu
#define PMIC_I2C_L2_CACHE_VOLTAGE_715_MILIVOLTS 0x5du
#define PMIC_I2C_L2_CACHE_VOLTAGE_720_MILIVOLTS 0x5eu
#define PMIC_I2C_L2_CACHE_VOLTAGE_725_MILIVOLTS 0x5fu
#define PMIC_I2C_L2_CACHE_VOLTAGE_730_MILIVOLTS 0x60u
#define PMIC_I2C_L2_CACHE_VOLTAGE_735_MILIVOLTS 0x61u
#define PMIC_I2C_L2_CACHE_VOLTAGE_740_MILIVOLTS 0x62u
#define PMIC_I2C_L2_CACHE_VOLTAGE_745_MILIVOLTS 0x63u
#define PMIC_I2C_L2_CACHE_VOLTAGE_750_MILIVOLTS 0x64u
#define PMIC_I2C_L2_CACHE_VOLTAGE_755_MILIVOLTS 0x65u

/* Enumeration: pmic_i2c::MINION                                           */
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_305_MILIVOLTS 0xbu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_310_MILIVOLTS 0xcu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_315_MILIVOLTS 0xdu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_320_MILIVOLTS 0xeu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_325_MILIVOLTS 0xfu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_330_MILIVOLTS 0x10u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_335_MILIVOLTS 0x11u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_340_MILIVOLTS 0x12u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_345_MILIVOLTS 0x13u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_350_MILIVOLTS 0x14u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_355_MILIVOLTS 0x15u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_360_MILIVOLTS 0x16u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_365_MILIVOLTS 0x17u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_370_MILIVOLTS 0x18u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_375_MILIVOLTS 0x19u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_380_MILIVOLTS 0x1au
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_385_MILIVOLTS 0x1bu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_390_MILIVOLTS 0x1cu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_395_MILIVOLTS 0x1du
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_400_MILIVOLTS 0x1eu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_405_MILIVOLTS 0x1fu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_410_MILIVOLTS 0x20u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_415_MILIVOLTS 0x21u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_420_MILIVOLTS 0x22u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_425_MILIVOLTS 0x23u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_430_MILIVOLTS 0x24u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_435_MILIVOLTS 0x25u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_440_MILIVOLTS 0x26u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_445_MILIVOLTS 0x27u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_450_MILIVOLTS 0x28u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_455_MILIVOLTS 0x29u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_460_MILIVOLTS 0x2au
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_465_MILIVOLTS 0x2bu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_470_MILIVOLTS 0x2cu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_475_MILIVOLTS 0x2du
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_480_MILIVOLTS 0x2eu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_485_MILIVOLTS 0x2fu
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_490_MILIVOLTS 0x30u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_495_MILIVOLTS 0x31u
#define PMIC_I2C_MINION_SHIRE_VOLTAGE_500_MILIVOLTS 0x32u

/* Enumeration: pmic_i2c::MX                                               */
#define PMIC_I2C_MX_MAXION_VOLTAGE_740_MILIVOLTS 0x62u
#define PMIC_I2C_MX_MAXION_VOLTAGE_750_MILIVOLTS 0x64u
#define PMIC_I2C_MX_MAXION_VOLTAGE_760_MILIVOLTS 0x66u
#define PMIC_I2C_MX_MAXION_VOLTAGE_770_MILIVOLTS 0x68u
#define PMIC_I2C_MX_MAXION_VOLTAGE_780_MILIVOLTS 0x6au
#define PMIC_I2C_MX_MAXION_VOLTAGE_790_MILIVOLTS 0x6cu
#define PMIC_I2C_MX_MAXION_VOLTAGE_800_MILIVOLTS 0x6eu
#define PMIC_I2C_MX_MAXION_VOLTAGE_810_MILIVOLTS 0x70u
#define PMIC_I2C_MX_MAXION_VOLTAGE_820_MILIVOLTS 0x72u
#define PMIC_I2C_MX_MAXION_VOLTAGE_830_MILIVOLTS 0x74u
#define PMIC_I2C_MX_MAXION_VOLTAGE_840_MILIVOLTS 0x76u
#define PMIC_I2C_MX_MAXION_VOLTAGE_850_MILIVOLTS 0x78u
#define PMIC_I2C_MX_MAXION_VOLTAGE_860_MILIVOLTS 0x7au
#define PMIC_I2C_MX_MAXION_VOLTAGE_870_MILIVOLTS 0x7cu
#define PMIC_I2C_MX_MAXION_VOLTAGE_880_MILIVOLTS 0x7eu
#define PMIC_I2C_MX_MAXION_VOLTAGE_890_MILIVOLTS 0x80u
#define PMIC_I2C_MX_MAXION_VOLTAGE_900_MILIVOLTS 0x82u
#define PMIC_I2C_MX_MAXION_VOLTAGE_950_MILIVOLTS 0x8cu

/* Enumeration: pmic_i2c::NOC                                              */
#define PMIC_I2C_NOC_NOC_VOLTAGE_305_MILIVOLTS 0xbu
#define PMIC_I2C_NOC_NOC_VOLTAGE_310_MILIVOLTS 0xcu
#define PMIC_I2C_NOC_NOC_VOLTAGE_315_MILIVOLTS 0xdu
#define PMIC_I2C_NOC_NOC_VOLTAGE_320_MILIVOLTS 0xeu
#define PMIC_I2C_NOC_NOC_VOLTAGE_325_MILIVOLTS 0xfu
#define PMIC_I2C_NOC_NOC_VOLTAGE_330_MILIVOLTS 0x10u
#define PMIC_I2C_NOC_NOC_VOLTAGE_335_MILIVOLTS 0x11u
#define PMIC_I2C_NOC_NOC_VOLTAGE_340_MILIVOLTS 0x12u
#define PMIC_I2C_NOC_NOC_VOLTAGE_345_MILIVOLTS 0x13u
#define PMIC_I2C_NOC_NOC_VOLTAGE_350_MILIVOLTS 0x14u
#define PMIC_I2C_NOC_NOC_VOLTAGE_355_MILIVOLTS 0x15u
#define PMIC_I2C_NOC_NOC_VOLTAGE_360_MILIVOLTS 0x16u
#define PMIC_I2C_NOC_NOC_VOLTAGE_365_MILIVOLTS 0x17u
#define PMIC_I2C_NOC_NOC_VOLTAGE_370_MILIVOLTS 0x18u
#define PMIC_I2C_NOC_NOC_VOLTAGE_375_MILIVOLTS 0x19u
#define PMIC_I2C_NOC_NOC_VOLTAGE_380_MILIVOLTS 0x1au
#define PMIC_I2C_NOC_NOC_VOLTAGE_385_MILIVOLTS 0x1bu
#define PMIC_I2C_NOC_NOC_VOLTAGE_390_MILIVOLTS 0x1cu
#define PMIC_I2C_NOC_NOC_VOLTAGE_395_MILIVOLTS 0x1du
#define PMIC_I2C_NOC_NOC_VOLTAGE_400_MILIVOLTS 0x1eu
#define PMIC_I2C_NOC_NOC_VOLTAGE_405_MILIVOLTS 0x1fu
#define PMIC_I2C_NOC_NOC_VOLTAGE_410_MILIVOLTS 0x20u
#define PMIC_I2C_NOC_NOC_VOLTAGE_415_MILIVOLTS 0x21u
#define PMIC_I2C_NOC_NOC_VOLTAGE_420_MILIVOLTS 0x22u
#define PMIC_I2C_NOC_NOC_VOLTAGE_425_MILIVOLTS 0x23u
#define PMIC_I2C_NOC_NOC_VOLTAGE_430_MILIVOLTS 0x24u
#define PMIC_I2C_NOC_NOC_VOLTAGE_435_MILIVOLTS 0x25u
#define PMIC_I2C_NOC_NOC_VOLTAGE_440_MILIVOLTS 0x26u
#define PMIC_I2C_NOC_NOC_VOLTAGE_445_MILIVOLTS 0x27u
#define PMIC_I2C_NOC_NOC_VOLTAGE_450_MILIVOLTS 0x28u
#define PMIC_I2C_NOC_NOC_VOLTAGE_455_MILIVOLTS 0x29u
#define PMIC_I2C_NOC_NOC_VOLTAGE_460_MILIVOLTS 0x2au
#define PMIC_I2C_NOC_NOC_VOLTAGE_465_MILIVOLTS 0x2bu
#define PMIC_I2C_NOC_NOC_VOLTAGE_470_MILIVOLTS 0x2cu
#define PMIC_I2C_NOC_NOC_VOLTAGE_475_MILIVOLTS 0x2du
#define PMIC_I2C_NOC_NOC_VOLTAGE_480_MILIVOLTS 0x2eu
#define PMIC_I2C_NOC_NOC_VOLTAGE_485_MILIVOLTS 0x2fu
#define PMIC_I2C_NOC_NOC_VOLTAGE_490_MILIVOLTS 0x30u
#define PMIC_I2C_NOC_NOC_VOLTAGE_495_MILIVOLTS 0x31u
#define PMIC_I2C_NOC_NOC_VOLTAGE_500_MILIVOLTS 0x32u

/* Enumeration: pmic_i2c::PCIE                                             */
#define PMIC_I2C_PCIE_VOLTAGE_1400_MILIVOLTS 0x40u
#define PMIC_I2C_PCIE_VOLTAGE_1425_MILIVOLTS 0x42u
#define PMIC_I2C_PCIE_VOLTAGE_1450_MILIVOLTS 0x44u
#define PMIC_I2C_PCIE_VOLTAGE_1475_MILIVOLTS 0x46u
#define PMIC_I2C_PCIE_VOLTAGE_1500_MILIVOLTS 0x48u
#define PMIC_I2C_PCIE_VOLTAGE_1525_MILIVOLTS 0x4au
#define PMIC_I2C_PCIE_VOLTAGE_1550_MILIVOLTS 0x4cu
#define PMIC_I2C_PCIE_VOLTAGE_1575_MILIVOLTS 0x4eu
#define PMIC_I2C_PCIE_VOLTAGE_1600_MILIVOLTS 0x50u
#define PMIC_I2C_PCIE_VOLTAGE_1625_MILIVOLTS 0x52u
#define PMIC_I2C_PCIE_VOLTAGE_1650_MILIVOLTS 0x54u
#define PMIC_I2C_PCIE_VOLTAGE_1675_MILIVOLTS 0x56u
#define PMIC_I2C_PCIE_VOLTAGE_1700_MILIVOLTS 0x58u
#define PMIC_I2C_PCIE_VOLTAGE_1725_MILIVOLTS 0x5au
#define PMIC_I2C_PCIE_VOLTAGE_1750_MILIVOLTS 0x5cu
#define PMIC_I2C_PCIE_VOLTAGE_1775_MILIVOLTS 0x5eu
#define PMIC_I2C_PCIE_VOLTAGE_1800_MILIVOLTS 0x60u

/* Enumeration: pmic_i2c::PCIE_LOGIC                                       */
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_700_00_MILIVOLTS 0x10u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_706_25_MILIVOLTS 0x11u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_712_50_MILIVOLTS 0x12u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_718_75_MILIVOLTS 0x13u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_725_00_MILIVOLTS 0x14u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_731_25_MILIVOLTS 0x15u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_737_50_MILIVOLTS 0x16u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_743_75_MILIVOLTS 0x17u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_750_00_MILIVOLTS 0x18u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_756_25_MILIVOLTS 0x19u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_762_50_MILIVOLTS 0x1au
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_768_75_MILIVOLTS 0x1bu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_775_00_MILIVOLTS 0x1cu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_781_25_MILIVOLTS 0x1du
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_787_50_MILIVOLTS 0x1eu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_793_75_MILIVOLTS 0x1fu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_800_00_MILIVOLTS 0x20u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_806_25_MILIVOLTS 0x21u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_812_50_MILIVOLTS 0x22u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_818_75_MILIVOLTS 0x23u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_825_00_MILIVOLTS 0x24u

/* Enumeration: pmic_i2c::VDDQ                                             */
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1060_MILIVOLTS 0x51u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1070_MILIVOLTS 0x52u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1080_MILIVOLTS 0x53u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1090_MILIVOLTS 0x54u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1100_MILIVOLTS 0x55u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1110_MILIVOLTS 0x56u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1120_MILIVOLTS 0x57u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1130_MILIVOLTS 0x58u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1140_MILIVOLTS 0x59u
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1150_MILIVOLTS 0x5au
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1160_MILIVOLTS 0x5bu
#define PMIC_I2C_VDDQ_VDDQ_VOLTAGE_1170_MILIVOLTS 0x5cu

/* Enumeration: pmic_i2c::VDDQLP                                           */
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_530_MILIVOLTS 0x1cu
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_540_MILIVOLTS 0x1du
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_550_MILIVOLTS 0x1eu
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_560_MILIVOLTS 0x1fu
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_570_MILIVOLTS 0x20u
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_580_MILIVOLTS 0x21u
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_590_MILIVOLTS 0x22u
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_600_MILIVOLTS 0x23u
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_610_MILIVOLTS 0x24u
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_620_MILIVOLTS 0x25u
#define PMIC_I2C_VDDQLP_VDDQLP_VOLTAGE_630_MILIVOLTS 0x26u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pmic_i2c                                  */
/* Register: pmic_i2c.firmware_version                                     */
#define PMIC_I2C_FIRMWARE_VERSION_ADDRESS 0x1u
#define PMIC_I2C_FIRMWARE_VERSION_BYTE_ADDRESS 0x1u
/* Register: pmic_i2c.gpo_ctrl                                             */
#define PMIC_I2C_GPO_CTRL_ADDRESS 0x2u
#define PMIC_I2C_GPO_CTRL_BYTE_ADDRESS 0x2u
/* Register: pmic_i2c.int_ctrl                                             */
#define PMIC_I2C_INT_CTRL_ADDRESS 0x3u
#define PMIC_I2C_INT_CTRL_BYTE_ADDRESS 0x3u
/* Register: pmic_i2c.int_cause                                            */
#define PMIC_I2C_INT_CAUSE_ADDRESS 0x4u
#define PMIC_I2C_INT_CAUSE_BYTE_ADDRESS 0x4u
/* Register: pmic_i2c.input_voltage                                        */
#define PMIC_I2C_INPUT_VOLTAGE_ADDRESS 0x5u
#define PMIC_I2C_INPUT_VOLTAGE_BYTE_ADDRESS 0x5u
/* Register: pmic_i2c.temp_alarm_conf                                      */
#define PMIC_I2C_TEMP_ALARM_CONF_ADDRESS 0x6u
#define PMIC_I2C_TEMP_ALARM_CONF_BYTE_ADDRESS 0x6u
/* Register: pmic_i2c.system_temp                                          */
#define PMIC_I2C_SYSTEM_TEMP_ADDRESS 0x7u
#define PMIC_I2C_SYSTEM_TEMP_BYTE_ADDRESS 0x7u
/* Register: pmic_i2c.input_power                                          */
#define PMIC_I2C_INPUT_POWER_ADDRESS 0x8u
#define PMIC_I2C_INPUT_POWER_BYTE_ADDRESS 0x8u
/* Register: pmic_i2c.reset_ctrl                                           */
#define PMIC_I2C_RESET_CTRL_ADDRESS 0x9u
#define PMIC_I2C_RESET_CTRL_BYTE_ADDRESS 0x9u
/* Register: pmic_i2c.reset_cause                                          */
#define PMIC_I2C_RESET_CAUSE_ADDRESS 0xau
#define PMIC_I2C_RESET_CAUSE_BYTE_ADDRESS 0xau
/* Register: pmic_i2c.ddr_voltage                                          */
#define PMIC_I2C_DDR_VOLTAGE_ADDRESS 0xbu
#define PMIC_I2C_DDR_VOLTAGE_BYTE_ADDRESS 0xbu
/* Register: pmic_i2c.l2_voltage                                           */
#define PMIC_I2C_L2_VOLTAGE_ADDRESS 0xcu
#define PMIC_I2C_L2_VOLTAGE_BYTE_ADDRESS 0xcu
/* Register: pmic_i2c.maxion_voltage                                       */
#define PMIC_I2C_MAXION_VOLTAGE_ADDRESS 0xdu
#define PMIC_I2C_MAXION_VOLTAGE_BYTE_ADDRESS 0xdu
/* Register: pmic_i2c.minion_all_voltage                                   */
#define PMIC_I2C_MINION_ALL_VOLTAGE_ADDRESS 0xeu
#define PMIC_I2C_MINION_ALL_VOLTAGE_BYTE_ADDRESS 0xeu
/* Register: pmic_i2c.minion_g1_voltage                                    */
#define PMIC_I2C_MINION_G1_VOLTAGE_ADDRESS 0xfu
#define PMIC_I2C_MINION_G1_VOLTAGE_BYTE_ADDRESS 0xfu
/* Register: pmic_i2c.minion_g2_voltage                                    */
#define PMIC_I2C_MINION_G2_VOLTAGE_ADDRESS 0x10u
#define PMIC_I2C_MINION_G2_VOLTAGE_BYTE_ADDRESS 0x10u
/* Register: pmic_i2c.minion_g3_voltage                                    */
#define PMIC_I2C_MINION_G3_VOLTAGE_ADDRESS 0x11u
#define PMIC_I2C_MINION_G3_VOLTAGE_BYTE_ADDRESS 0x11u
/* Register: pmic_i2c.minion_g4_voltage                                    */
#define PMIC_I2C_MINION_G4_VOLTAGE_ADDRESS 0x12u
#define PMIC_I2C_MINION_G4_VOLTAGE_BYTE_ADDRESS 0x12u
/* Register: pmic_i2c.minion_g5_voltage                                    */
#define PMIC_I2C_MINION_G5_VOLTAGE_ADDRESS 0x13u
#define PMIC_I2C_MINION_G5_VOLTAGE_BYTE_ADDRESS 0x13u
/* Register: pmic_i2c.minion_g6_voltage                                    */
#define PMIC_I2C_MINION_G6_VOLTAGE_ADDRESS 0x14u
#define PMIC_I2C_MINION_G6_VOLTAGE_BYTE_ADDRESS 0x14u
/* Register: pmic_i2c.minion_g7_voltage                                    */
#define PMIC_I2C_MINION_G7_VOLTAGE_ADDRESS 0x15u
#define PMIC_I2C_MINION_G7_VOLTAGE_BYTE_ADDRESS 0x15u
/* Register: pmic_i2c.minion_g8_voltage                                    */
#define PMIC_I2C_MINION_G8_VOLTAGE_ADDRESS 0x16u
#define PMIC_I2C_MINION_G8_VOLTAGE_BYTE_ADDRESS 0x16u
/* Register: pmic_i2c.minion_g9_voltage                                    */
#define PMIC_I2C_MINION_G9_VOLTAGE_ADDRESS 0x17u
#define PMIC_I2C_MINION_G9_VOLTAGE_BYTE_ADDRESS 0x17u
/* Register: pmic_i2c.minion_g10_voltage                                   */
#define PMIC_I2C_MINION_G10_VOLTAGE_ADDRESS 0x18u
#define PMIC_I2C_MINION_G10_VOLTAGE_BYTE_ADDRESS 0x18u
/* Register: pmic_i2c.minion_g11_voltage                                   */
#define PMIC_I2C_MINION_G11_VOLTAGE_ADDRESS 0x19u
#define PMIC_I2C_MINION_G11_VOLTAGE_BYTE_ADDRESS 0x19u
/* Register: pmic_i2c.minion_g12_voltage                                   */
#define PMIC_I2C_MINION_G12_VOLTAGE_ADDRESS 0x1au
#define PMIC_I2C_MINION_G12_VOLTAGE_BYTE_ADDRESS 0x1au
/* Register: pmic_i2c.minion_g13_voltage                                   */
#define PMIC_I2C_MINION_G13_VOLTAGE_ADDRESS 0x1bu
#define PMIC_I2C_MINION_G13_VOLTAGE_BYTE_ADDRESS 0x1bu
/* Register: pmic_i2c.minion_g14_voltage                                   */
#define PMIC_I2C_MINION_G14_VOLTAGE_ADDRESS 0x1cu
#define PMIC_I2C_MINION_G14_VOLTAGE_BYTE_ADDRESS 0x1cu
/* Register: pmic_i2c.minion_g15_voltage                                   */
#define PMIC_I2C_MINION_G15_VOLTAGE_ADDRESS 0x1du
#define PMIC_I2C_MINION_G15_VOLTAGE_BYTE_ADDRESS 0x1du
/* Register: pmic_i2c.minion_g16_voltage                                   */
#define PMIC_I2C_MINION_G16_VOLTAGE_ADDRESS 0x1eu
#define PMIC_I2C_MINION_G16_VOLTAGE_BYTE_ADDRESS 0x1eu
/* Register: pmic_i2c.minion_g17_voltage                                   */
#define PMIC_I2C_MINION_G17_VOLTAGE_ADDRESS 0x1fu
#define PMIC_I2C_MINION_G17_VOLTAGE_BYTE_ADDRESS 0x1fu
/* Register: pmic_i2c.noc_voltage                                          */
#define PMIC_I2C_NOC_VOLTAGE_ADDRESS 0x20u
#define PMIC_I2C_NOC_VOLTAGE_BYTE_ADDRESS 0x20u
/* Register: pmic_i2c.pcie_voltage                                         */
#define PMIC_I2C_PCIE_VOLTAGE_ADDRESS 0x21u
#define PMIC_I2C_PCIE_VOLTAGE_BYTE_ADDRESS 0x21u
/* Register: pmic_i2c.wdog_timer_config                                    */
#define PMIC_I2C_WDOG_TIMER_CONFIG_ADDRESS 0x22u
#define PMIC_I2C_WDOG_TIMER_CONFIG_BYTE_ADDRESS 0x22u
/* Register: pmic_i2c.pwr_alarm_config                                     */
#define PMIC_I2C_PWR_ALARM_CONFIG_ADDRESS 0x23u
#define PMIC_I2C_PWR_ALARM_CONFIG_BYTE_ADDRESS 0x23u
/* Register: pmic_i2c.reset_commands                                       */
#define PMIC_I2C_RESET_COMMANDS_ADDRESS 0x24u
#define PMIC_I2C_RESET_COMMANDS_BYTE_ADDRESS 0x24u
/* Register: pmic_i2c.wdog_timer_reset                                     */
#define PMIC_I2C_WDOG_TIMER_RESET_ADDRESS 0x25u
#define PMIC_I2C_WDOG_TIMER_RESET_BYTE_ADDRESS 0x25u
/* Register: pmic_i2c.vddqlp_voltage                                       */
#define PMIC_I2C_VDDQLP_VOLTAGE_ADDRESS 0x26u
#define PMIC_I2C_VDDQLP_VOLTAGE_BYTE_ADDRESS 0x26u
/* Register: pmic_i2c.pcie_logic_voltage                                   */
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_ADDRESS 0x27u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_BYTE_ADDRESS 0x27u
/* Register: pmic_i2c.vddq_voltage                                         */
#define PMIC_I2C_VDDQ_VOLTAGE_ADDRESS 0x28u
#define PMIC_I2C_VDDQ_VOLTAGE_BYTE_ADDRESS 0x28u
/* Register: pmic_i2c.average_pwr                                          */
#define PMIC_I2C_AVERAGE_PWR_ADDRESS 0x29u
#define PMIC_I2C_AVERAGE_PWR_BYTE_ADDRESS 0x29u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pmic_i2c                                               */
/* Addressmap template: pmic_i2c                                           */
#define PMIC_I2C_SIZE 0x2au
#define PMIC_I2C_BYTE_SIZE 0x2au
/* Register member: pmic_i2c.firmware_version                              */
/* Register type referenced: pmic_i2c::firmware_version                    */
/* Register template referenced: pmic_i2c::firmware_version                */
#define PMIC_I2C_FIRMWARE_VERSION_OFFSET 0x1u
#define PMIC_I2C_FIRMWARE_VERSION_BYTE_OFFSET 0x1u
#define PMIC_I2C_FIRMWARE_VERSION_READ_ACCESS 1u
#define PMIC_I2C_FIRMWARE_VERSION_WRITE_ACCESS 0u
#define PMIC_I2C_FIRMWARE_VERSION_RESET_VALUE 0x00u
#define PMIC_I2C_FIRMWARE_VERSION_RESET_MASK 0xffu
#define PMIC_I2C_FIRMWARE_VERSION_READ_MASK 0xffu
#define PMIC_I2C_FIRMWARE_VERSION_WRITE_MASK 0x00u
/* Register member: pmic_i2c.gpo_ctrl                                      */
/* Register type referenced: pmic_i2c::gpo_ctrl                            */
/* Register template referenced: pmic_i2c::gpo_ctrl                        */
#define PMIC_I2C_GPO_CTRL_OFFSET 0x2u
#define PMIC_I2C_GPO_CTRL_BYTE_OFFSET 0x2u
#define PMIC_I2C_GPO_CTRL_READ_ACCESS 1u
#define PMIC_I2C_GPO_CTRL_WRITE_ACCESS 1u
#define PMIC_I2C_GPO_CTRL_RESET_VALUE 0x01u
#define PMIC_I2C_GPO_CTRL_RESET_MASK 0xffu
#define PMIC_I2C_GPO_CTRL_READ_MASK 0xffu
#define PMIC_I2C_GPO_CTRL_WRITE_MASK 0xffu
/* Register member: pmic_i2c.int_ctrl                                      */
/* Register type referenced: pmic_i2c::int_ctrl                            */
/* Register template referenced: pmic_i2c::int_ctrl                        */
#define PMIC_I2C_INT_CTRL_OFFSET 0x3u
#define PMIC_I2C_INT_CTRL_BYTE_OFFSET 0x3u
#define PMIC_I2C_INT_CTRL_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_RESET_VALUE 0x00u
#define PMIC_I2C_INT_CTRL_RESET_MASK 0xffu
#define PMIC_I2C_INT_CTRL_READ_MASK 0xffu
#define PMIC_I2C_INT_CTRL_WRITE_MASK 0xffu
/* Register member: pmic_i2c.int_cause                                     */
/* Register type referenced: pmic_i2c::int_cause                           */
/* Register template referenced: pmic_i2c::int_cause                       */
#define PMIC_I2C_INT_CAUSE_OFFSET 0x4u
#define PMIC_I2C_INT_CAUSE_BYTE_OFFSET 0x4u
#define PMIC_I2C_INT_CAUSE_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_RESET_VALUE 0x00u
#define PMIC_I2C_INT_CAUSE_RESET_MASK 0xffu
#define PMIC_I2C_INT_CAUSE_READ_MASK 0xffu
#define PMIC_I2C_INT_CAUSE_WRITE_MASK 0x00u
/* Register member: pmic_i2c.input_voltage                                 */
/* Register type referenced: pmic_i2c::input_voltage                       */
/* Register template referenced: pmic_i2c::input_voltage                   */
#define PMIC_I2C_INPUT_VOLTAGE_OFFSET 0x5u
#define PMIC_I2C_INPUT_VOLTAGE_BYTE_OFFSET 0x5u
#define PMIC_I2C_INPUT_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_INPUT_VOLTAGE_WRITE_ACCESS 0u
#define PMIC_I2C_INPUT_VOLTAGE_RESET_VALUE 0x00u
#define PMIC_I2C_INPUT_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_INPUT_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_INPUT_VOLTAGE_WRITE_MASK 0x00u
/* Register member: pmic_i2c.temp_alarm_conf                               */
/* Register type referenced: pmic_i2c::temp_alarm_conf                     */
/* Register template referenced: pmic_i2c::temp_alarm_conf                 */
#define PMIC_I2C_TEMP_ALARM_CONF_OFFSET 0x6u
#define PMIC_I2C_TEMP_ALARM_CONF_BYTE_OFFSET 0x6u
#define PMIC_I2C_TEMP_ALARM_CONF_READ_ACCESS 1u
#define PMIC_I2C_TEMP_ALARM_CONF_WRITE_ACCESS 1u
#define PMIC_I2C_TEMP_ALARM_CONF_RESET_VALUE 0x41u
#define PMIC_I2C_TEMP_ALARM_CONF_RESET_MASK 0xffu
#define PMIC_I2C_TEMP_ALARM_CONF_READ_MASK 0xffu
#define PMIC_I2C_TEMP_ALARM_CONF_WRITE_MASK 0xffu
/* Register member: pmic_i2c.system_temp                                   */
/* Register type referenced: pmic_i2c::system_temp                         */
/* Register template referenced: pmic_i2c::system_temp                     */
#define PMIC_I2C_SYSTEM_TEMP_OFFSET 0x7u
#define PMIC_I2C_SYSTEM_TEMP_BYTE_OFFSET 0x7u
#define PMIC_I2C_SYSTEM_TEMP_READ_ACCESS 1u
#define PMIC_I2C_SYSTEM_TEMP_WRITE_ACCESS 0u
#define PMIC_I2C_SYSTEM_TEMP_RESET_VALUE 0x00u
#define PMIC_I2C_SYSTEM_TEMP_RESET_MASK 0xffu
#define PMIC_I2C_SYSTEM_TEMP_READ_MASK 0xffu
#define PMIC_I2C_SYSTEM_TEMP_WRITE_MASK 0x00u
/* Register member: pmic_i2c.input_power                                   */
/* Register type referenced: pmic_i2c::input_power                         */
/* Register template referenced: pmic_i2c::input_power                     */
#define PMIC_I2C_INPUT_POWER_OFFSET 0x8u
#define PMIC_I2C_INPUT_POWER_BYTE_OFFSET 0x8u
#define PMIC_I2C_INPUT_POWER_READ_ACCESS 1u
#define PMIC_I2C_INPUT_POWER_WRITE_ACCESS 0u
#define PMIC_I2C_INPUT_POWER_RESET_VALUE 0x00u
#define PMIC_I2C_INPUT_POWER_RESET_MASK 0xffu
#define PMIC_I2C_INPUT_POWER_READ_MASK 0xffu
#define PMIC_I2C_INPUT_POWER_WRITE_MASK 0x00u
/* Register member: pmic_i2c.reset_ctrl                                    */
/* Register type referenced: pmic_i2c::reset_ctrl                          */
/* Register template referenced: pmic_i2c::reset_ctrl                      */
#define PMIC_I2C_RESET_CTRL_OFFSET 0x9u
#define PMIC_I2C_RESET_CTRL_BYTE_OFFSET 0x9u
#define PMIC_I2C_RESET_CTRL_READ_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_RESET_VALUE 0x00u
#define PMIC_I2C_RESET_CTRL_RESET_MASK 0xffu
#define PMIC_I2C_RESET_CTRL_READ_MASK 0xffu
#define PMIC_I2C_RESET_CTRL_WRITE_MASK 0xffu
/* Register member: pmic_i2c.reset_cause                                   */
/* Register type referenced: pmic_i2c::reset_cause                         */
/* Register template referenced: pmic_i2c::reset_cause                     */
#define PMIC_I2C_RESET_CAUSE_OFFSET 0xau
#define PMIC_I2C_RESET_CAUSE_BYTE_OFFSET 0xau
#define PMIC_I2C_RESET_CAUSE_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_RESET_VALUE 0x00u
#define PMIC_I2C_RESET_CAUSE_RESET_MASK 0xffu
#define PMIC_I2C_RESET_CAUSE_READ_MASK 0xffu
#define PMIC_I2C_RESET_CAUSE_WRITE_MASK 0x00u
/* Register member: pmic_i2c.ddr_voltage                                   */
/* Register type referenced: pmic_i2c::ddr_voltage                         */
/* Register template referenced: pmic_i2c::ddr_voltage                     */
#define PMIC_I2C_DDR_VOLTAGE_OFFSET 0xbu
#define PMIC_I2C_DDR_VOLTAGE_BYTE_OFFSET 0xbu
#define PMIC_I2C_DDR_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_DDR_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_DDR_VOLTAGE_RESET_VALUE 0x78u
#define PMIC_I2C_DDR_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_DDR_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_DDR_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.l2_voltage                                    */
/* Register type referenced: pmic_i2c::l2_voltage                          */
/* Register template referenced: pmic_i2c::l2_voltage                      */
#define PMIC_I2C_L2_VOLTAGE_OFFSET 0xcu
#define PMIC_I2C_L2_VOLTAGE_BYTE_OFFSET 0xcu
#define PMIC_I2C_L2_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_L2_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_L2_VOLTAGE_RESET_VALUE 0x50u
#define PMIC_I2C_L2_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_L2_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_L2_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.maxion_voltage                                */
/* Register type referenced: pmic_i2c::maxion_voltage                      */
/* Register template referenced: pmic_i2c::maxion_voltage                  */
#define PMIC_I2C_MAXION_VOLTAGE_OFFSET 0xdu
#define PMIC_I2C_MAXION_VOLTAGE_BYTE_OFFSET 0xdu
#define PMIC_I2C_MAXION_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MAXION_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MAXION_VOLTAGE_RESET_VALUE 0x78u
#define PMIC_I2C_MAXION_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MAXION_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MAXION_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_all_voltage                            */
/* Register type referenced: pmic_i2c::minion_all_voltage                  */
/* Register template referenced: pmic_i2c::minion_all_voltage              */
#define PMIC_I2C_MINION_ALL_VOLTAGE_OFFSET 0xeu
#define PMIC_I2C_MINION_ALL_VOLTAGE_BYTE_OFFSET 0xeu
#define PMIC_I2C_MINION_ALL_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_ALL_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_ALL_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_ALL_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_ALL_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_ALL_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g1_voltage                             */
/* Register type referenced: pmic_i2c::minion_g1_voltage                   */
/* Register template referenced: pmic_i2c::minion_g1_voltage               */
#define PMIC_I2C_MINION_G1_VOLTAGE_OFFSET 0xfu
#define PMIC_I2C_MINION_G1_VOLTAGE_BYTE_OFFSET 0xfu
#define PMIC_I2C_MINION_G1_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G1_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G1_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G1_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G1_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G1_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g2_voltage                             */
/* Register type referenced: pmic_i2c::minion_g2_voltage                   */
/* Register template referenced: pmic_i2c::minion_g2_voltage               */
#define PMIC_I2C_MINION_G2_VOLTAGE_OFFSET 0x10u
#define PMIC_I2C_MINION_G2_VOLTAGE_BYTE_OFFSET 0x10u
#define PMIC_I2C_MINION_G2_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G2_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G2_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G2_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G2_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G2_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g3_voltage                             */
/* Register type referenced: pmic_i2c::minion_g3_voltage                   */
/* Register template referenced: pmic_i2c::minion_g3_voltage               */
#define PMIC_I2C_MINION_G3_VOLTAGE_OFFSET 0x11u
#define PMIC_I2C_MINION_G3_VOLTAGE_BYTE_OFFSET 0x11u
#define PMIC_I2C_MINION_G3_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G3_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G3_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G3_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G3_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G3_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g4_voltage                             */
/* Register type referenced: pmic_i2c::minion_g4_voltage                   */
/* Register template referenced: pmic_i2c::minion_g4_voltage               */
#define PMIC_I2C_MINION_G4_VOLTAGE_OFFSET 0x12u
#define PMIC_I2C_MINION_G4_VOLTAGE_BYTE_OFFSET 0x12u
#define PMIC_I2C_MINION_G4_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G4_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G4_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G4_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G4_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G4_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g5_voltage                             */
/* Register type referenced: pmic_i2c::minion_g5_voltage                   */
/* Register template referenced: pmic_i2c::minion_g5_voltage               */
#define PMIC_I2C_MINION_G5_VOLTAGE_OFFSET 0x13u
#define PMIC_I2C_MINION_G5_VOLTAGE_BYTE_OFFSET 0x13u
#define PMIC_I2C_MINION_G5_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G5_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G5_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G5_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G5_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G5_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g6_voltage                             */
/* Register type referenced: pmic_i2c::minion_g6_voltage                   */
/* Register template referenced: pmic_i2c::minion_g6_voltage               */
#define PMIC_I2C_MINION_G6_VOLTAGE_OFFSET 0x14u
#define PMIC_I2C_MINION_G6_VOLTAGE_BYTE_OFFSET 0x14u
#define PMIC_I2C_MINION_G6_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G6_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G6_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G6_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G6_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G6_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g7_voltage                             */
/* Register type referenced: pmic_i2c::minion_g7_voltage                   */
/* Register template referenced: pmic_i2c::minion_g7_voltage               */
#define PMIC_I2C_MINION_G7_VOLTAGE_OFFSET 0x15u
#define PMIC_I2C_MINION_G7_VOLTAGE_BYTE_OFFSET 0x15u
#define PMIC_I2C_MINION_G7_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G7_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G7_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G7_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G7_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G7_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g8_voltage                             */
/* Register type referenced: pmic_i2c::minion_g8_voltage                   */
/* Register template referenced: pmic_i2c::minion_g8_voltage               */
#define PMIC_I2C_MINION_G8_VOLTAGE_OFFSET 0x16u
#define PMIC_I2C_MINION_G8_VOLTAGE_BYTE_OFFSET 0x16u
#define PMIC_I2C_MINION_G8_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G8_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G8_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G8_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G8_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G8_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g9_voltage                             */
/* Register type referenced: pmic_i2c::minion_g9_voltage                   */
/* Register template referenced: pmic_i2c::minion_g9_voltage               */
#define PMIC_I2C_MINION_G9_VOLTAGE_OFFSET 0x17u
#define PMIC_I2C_MINION_G9_VOLTAGE_BYTE_OFFSET 0x17u
#define PMIC_I2C_MINION_G9_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G9_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G9_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G9_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G9_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G9_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g10_voltage                            */
/* Register type referenced: pmic_i2c::minion_g10_voltage                  */
/* Register template referenced: pmic_i2c::minion_g10_voltage              */
#define PMIC_I2C_MINION_G10_VOLTAGE_OFFSET 0x18u
#define PMIC_I2C_MINION_G10_VOLTAGE_BYTE_OFFSET 0x18u
#define PMIC_I2C_MINION_G10_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G10_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G10_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G10_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G10_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G10_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g11_voltage                            */
/* Register type referenced: pmic_i2c::minion_g11_voltage                  */
/* Register template referenced: pmic_i2c::minion_g11_voltage              */
#define PMIC_I2C_MINION_G11_VOLTAGE_OFFSET 0x19u
#define PMIC_I2C_MINION_G11_VOLTAGE_BYTE_OFFSET 0x19u
#define PMIC_I2C_MINION_G11_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G11_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G11_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G11_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G11_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G11_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g12_voltage                            */
/* Register type referenced: pmic_i2c::minion_g12_voltage                  */
/* Register template referenced: pmic_i2c::minion_g12_voltage              */
#define PMIC_I2C_MINION_G12_VOLTAGE_OFFSET 0x1au
#define PMIC_I2C_MINION_G12_VOLTAGE_BYTE_OFFSET 0x1au
#define PMIC_I2C_MINION_G12_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G12_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G12_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G12_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G12_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G12_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g13_voltage                            */
/* Register type referenced: pmic_i2c::minion_g13_voltage                  */
/* Register template referenced: pmic_i2c::minion_g13_voltage              */
#define PMIC_I2C_MINION_G13_VOLTAGE_OFFSET 0x1bu
#define PMIC_I2C_MINION_G13_VOLTAGE_BYTE_OFFSET 0x1bu
#define PMIC_I2C_MINION_G13_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G13_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G13_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G13_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G13_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G13_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g14_voltage                            */
/* Register type referenced: pmic_i2c::minion_g14_voltage                  */
/* Register template referenced: pmic_i2c::minion_g14_voltage              */
#define PMIC_I2C_MINION_G14_VOLTAGE_OFFSET 0x1cu
#define PMIC_I2C_MINION_G14_VOLTAGE_BYTE_OFFSET 0x1cu
#define PMIC_I2C_MINION_G14_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G14_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G14_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G14_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G14_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G14_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g15_voltage                            */
/* Register type referenced: pmic_i2c::minion_g15_voltage                  */
/* Register template referenced: pmic_i2c::minion_g15_voltage              */
#define PMIC_I2C_MINION_G15_VOLTAGE_OFFSET 0x1du
#define PMIC_I2C_MINION_G15_VOLTAGE_BYTE_OFFSET 0x1du
#define PMIC_I2C_MINION_G15_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G15_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G15_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G15_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G15_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G15_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g16_voltage                            */
/* Register type referenced: pmic_i2c::minion_g16_voltage                  */
/* Register template referenced: pmic_i2c::minion_g16_voltage              */
#define PMIC_I2C_MINION_G16_VOLTAGE_OFFSET 0x1eu
#define PMIC_I2C_MINION_G16_VOLTAGE_BYTE_OFFSET 0x1eu
#define PMIC_I2C_MINION_G16_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G16_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G16_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G16_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G16_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G16_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.minion_g17_voltage                            */
/* Register type referenced: pmic_i2c::minion_g17_voltage                  */
/* Register template referenced: pmic_i2c::minion_g17_voltage              */
#define PMIC_I2C_MINION_G17_VOLTAGE_OFFSET 0x1fu
#define PMIC_I2C_MINION_G17_VOLTAGE_BYTE_OFFSET 0x1fu
#define PMIC_I2C_MINION_G17_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G17_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G17_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_MINION_G17_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_MINION_G17_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_MINION_G17_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.noc_voltage                                   */
/* Register type referenced: pmic_i2c::noc_voltage                         */
/* Register template referenced: pmic_i2c::noc_voltage                     */
#define PMIC_I2C_NOC_VOLTAGE_OFFSET 0x20u
#define PMIC_I2C_NOC_VOLTAGE_BYTE_OFFSET 0x20u
#define PMIC_I2C_NOC_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_NOC_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_NOC_VOLTAGE_RESET_VALUE 0x1eu
#define PMIC_I2C_NOC_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_NOC_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_NOC_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.pcie_voltage                                  */
/* Register type referenced: pmic_i2c::pcie_voltage                        */
/* Register template referenced: pmic_i2c::pcie_voltage                    */
#define PMIC_I2C_PCIE_VOLTAGE_OFFSET 0x21u
#define PMIC_I2C_PCIE_VOLTAGE_BYTE_OFFSET 0x21u
#define PMIC_I2C_PCIE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_PCIE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_PCIE_VOLTAGE_RESET_VALUE 0x48u
#define PMIC_I2C_PCIE_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_PCIE_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_PCIE_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.wdog_timer_config                             */
/* Register type referenced: pmic_i2c::wdog_timer_config                   */
/* Register template referenced: pmic_i2c::wdog_timer_config               */
#define PMIC_I2C_WDOG_TIMER_CONFIG_OFFSET 0x22u
#define PMIC_I2C_WDOG_TIMER_CONFIG_BYTE_OFFSET 0x22u
#define PMIC_I2C_WDOG_TIMER_CONFIG_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RESET_VALUE 0x1fu
#define PMIC_I2C_WDOG_TIMER_CONFIG_RESET_MASK 0xffu
#define PMIC_I2C_WDOG_TIMER_CONFIG_READ_MASK 0xffu
#define PMIC_I2C_WDOG_TIMER_CONFIG_WRITE_MASK 0xffu
/* Register member: pmic_i2c.pwr_alarm_config                              */
/* Register type referenced: pmic_i2c::pwr_alarm_config                    */
/* Register template referenced: pmic_i2c::pwr_alarm_config                */
#define PMIC_I2C_PWR_ALARM_CONFIG_OFFSET 0x23u
#define PMIC_I2C_PWR_ALARM_CONFIG_BYTE_OFFSET 0x23u
#define PMIC_I2C_PWR_ALARM_CONFIG_READ_ACCESS 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_WRITE_ACCESS 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_RESET_VALUE 0x50u
#define PMIC_I2C_PWR_ALARM_CONFIG_RESET_MASK 0xffu
#define PMIC_I2C_PWR_ALARM_CONFIG_READ_MASK 0xffu
#define PMIC_I2C_PWR_ALARM_CONFIG_WRITE_MASK 0xffu
/* Register member: pmic_i2c.reset_commands                                */
/* Register type referenced: pmic_i2c::reset_commands                      */
/* Register template referenced: pmic_i2c::reset_commands                  */
#define PMIC_I2C_RESET_COMMANDS_OFFSET 0x24u
#define PMIC_I2C_RESET_COMMANDS_BYTE_OFFSET 0x24u
#define PMIC_I2C_RESET_COMMANDS_READ_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_RESET_VALUE 0x00u
#define PMIC_I2C_RESET_COMMANDS_RESET_MASK 0xffu
#define PMIC_I2C_RESET_COMMANDS_READ_MASK 0xffu
#define PMIC_I2C_RESET_COMMANDS_WRITE_MASK 0xffu
/* Register member: pmic_i2c.wdog_timer_reset                              */
/* Register type referenced: pmic_i2c::wdog_timer_reset                    */
/* Register template referenced: pmic_i2c::wdog_timer_reset                */
#define PMIC_I2C_WDOG_TIMER_RESET_OFFSET 0x25u
#define PMIC_I2C_WDOG_TIMER_RESET_BYTE_OFFSET 0x25u
#define PMIC_I2C_WDOG_TIMER_RESET_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_RESET_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_RESET_RESET_VALUE 0x00u
#define PMIC_I2C_WDOG_TIMER_RESET_RESET_MASK 0xffu
#define PMIC_I2C_WDOG_TIMER_RESET_READ_MASK 0xffu
#define PMIC_I2C_WDOG_TIMER_RESET_WRITE_MASK 0xffu
/* Register member: pmic_i2c.vddqlp_voltage                                */
/* Register type referenced: pmic_i2c::vddqlp_voltage                      */
/* Register template referenced: pmic_i2c::vddqlp_voltage                  */
#define PMIC_I2C_VDDQLP_VOLTAGE_OFFSET 0x26u
#define PMIC_I2C_VDDQLP_VOLTAGE_BYTE_OFFSET 0x26u
#define PMIC_I2C_VDDQLP_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_VDDQLP_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_VDDQLP_VOLTAGE_RESET_VALUE 0x23u
#define PMIC_I2C_VDDQLP_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_VDDQLP_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_VDDQLP_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.pcie_logic_voltage                            */
/* Register type referenced: pmic_i2c::pcie_logic_voltage                  */
/* Register template referenced: pmic_i2c::pcie_logic_voltage              */
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_OFFSET 0x27u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_BYTE_OFFSET 0x27u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_RESET_VALUE 0x18u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.vddq_voltage                                  */
/* Register type referenced: pmic_i2c::vddq_voltage                        */
/* Register template referenced: pmic_i2c::vddq_voltage                    */
#define PMIC_I2C_VDDQ_VOLTAGE_OFFSET 0x28u
#define PMIC_I2C_VDDQ_VOLTAGE_BYTE_OFFSET 0x28u
#define PMIC_I2C_VDDQ_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_VDDQ_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_VDDQ_VOLTAGE_RESET_VALUE 0x55u
#define PMIC_I2C_VDDQ_VOLTAGE_RESET_MASK 0xffu
#define PMIC_I2C_VDDQ_VOLTAGE_READ_MASK 0xffu
#define PMIC_I2C_VDDQ_VOLTAGE_WRITE_MASK 0xffu
/* Register member: pmic_i2c.average_pwr                                   */
/* Register type referenced: pmic_i2c::average_pwr                         */
/* Register template referenced: pmic_i2c::average_pwr                     */
#define PMIC_I2C_AVERAGE_PWR_OFFSET 0x29u
#define PMIC_I2C_AVERAGE_PWR_BYTE_OFFSET 0x29u
#define PMIC_I2C_AVERAGE_PWR_READ_ACCESS 1u
#define PMIC_I2C_AVERAGE_PWR_WRITE_ACCESS 0u
#define PMIC_I2C_AVERAGE_PWR_RESET_VALUE 0x00u
#define PMIC_I2C_AVERAGE_PWR_RESET_MASK 0xffu
#define PMIC_I2C_AVERAGE_PWR_READ_MASK 0xffu
#define PMIC_I2C_AVERAGE_PWR_WRITE_MASK 0x00u

/* Register type: pmic_i2c::firmware_version                               */
/* Register template: pmic_i2c::firmware_version                           */
/* Field member: pmic_i2c::firmware_version.ver                            */
#define PMIC_I2C_FIRMWARE_VERSION_VER_MSB 7u
#define PMIC_I2C_FIRMWARE_VERSION_VER_LSB 0u
#define PMIC_I2C_FIRMWARE_VERSION_VER_WIDTH 8u
#define PMIC_I2C_FIRMWARE_VERSION_VER_READ_ACCESS 1u
#define PMIC_I2C_FIRMWARE_VERSION_VER_WRITE_ACCESS 0u
#define PMIC_I2C_FIRMWARE_VERSION_VER_RESET 0x00u
#define PMIC_I2C_FIRMWARE_VERSION_VER_FIELD_MASK 0xffu
#define PMIC_I2C_FIRMWARE_VERSION_VER_GET(x) ((x) & 0xffu)
#define PMIC_I2C_FIRMWARE_VERSION_VER_SET(x) ((x) & 0xffu)
#define PMIC_I2C_FIRMWARE_VERSION_VER_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::gpo_ctrl                                       */
/* Register template: pmic_i2c::gpo_ctrl                                   */
/* Field member: pmic_i2c::gpo_ctrl.gpo                                    */
#define PMIC_I2C_GPO_CTRL_GPO_MSB 7u
#define PMIC_I2C_GPO_CTRL_GPO_LSB 0u
#define PMIC_I2C_GPO_CTRL_GPO_WIDTH 8u
#define PMIC_I2C_GPO_CTRL_GPO_READ_ACCESS 1u
#define PMIC_I2C_GPO_CTRL_GPO_WRITE_ACCESS 1u
#define PMIC_I2C_GPO_CTRL_GPO_RESET 0x01u
#define PMIC_I2C_GPO_CTRL_GPO_FIELD_MASK 0xffu
#define PMIC_I2C_GPO_CTRL_GPO_GET(x) ((x) & 0xffu)
#define PMIC_I2C_GPO_CTRL_GPO_SET(x) ((x) & 0xffu)
#define PMIC_I2C_GPO_CTRL_GPO_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::int_ctrl                                       */
/* Register template: pmic_i2c::int_ctrl                                   */
/* Field member: pmic_i2c::int_ctrl.rsvd                                   */
#define PMIC_I2C_INT_CTRL_RSVD_MSB 7u
#define PMIC_I2C_INT_CTRL_RSVD_LSB 7u
#define PMIC_I2C_INT_CTRL_RSVD_WIDTH 1u
#define PMIC_I2C_INT_CTRL_RSVD_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_RSVD_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_RSVD_RESET 0x0u
#define PMIC_I2C_INT_CTRL_RSVD_FIELD_MASK 0x80u
#define PMIC_I2C_INT_CTRL_RSVD_GET(x) (((x) & 0x80u) >> 7)
#define PMIC_I2C_INT_CTRL_RSVD_SET(x) (((x) << 7) & 0x80u)
#define PMIC_I2C_INT_CTRL_RSVD_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: pmic_i2c::int_ctrl.reg_com_fail                           */
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_MSB 6u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_LSB 6u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_WIDTH 1u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_RESET 0x0u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_FIELD_MASK 0x40u
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_GET(x) (((x) & 0x40u) >> 6)
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_SET(x) (((x) << 6) & 0x40u)
#define PMIC_I2C_INT_CTRL_REG_COM_FAIL_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: pmic_i2c::int_ctrl.message_error                          */
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_MSB 5u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_LSB 5u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_WIDTH 1u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_RESET 0x0u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_FIELD_MASK 0x20u
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_GET(x) (((x) & 0x20u) >> 5)
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_SET(x) (((x) << 5) & 0x20u)
#define PMIC_I2C_INT_CTRL_MESSAGE_ERROR_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: pmic_i2c::int_ctrl.rfu                                    */
#define PMIC_I2C_INT_CTRL_RFU_MSB 4u
#define PMIC_I2C_INT_CTRL_RFU_LSB 4u
#define PMIC_I2C_INT_CTRL_RFU_WIDTH 1u
#define PMIC_I2C_INT_CTRL_RFU_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_RFU_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_RFU_RESET 0x0u
#define PMIC_I2C_INT_CTRL_RFU_FIELD_MASK 0x10u
#define PMIC_I2C_INT_CTRL_RFU_GET(x) (((x) & 0x10u) >> 4)
#define PMIC_I2C_INT_CTRL_RFU_SET(x) (((x) << 4) & 0x10u)
#define PMIC_I2C_INT_CTRL_RFU_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: pmic_i2c::int_ctrl.minion_droop                           */
#define PMIC_I2C_INT_CTRL_MINION_DROOP_MSB 3u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_LSB 3u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_WIDTH 1u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_RESET 0x0u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_FIELD_MASK 0x08u
#define PMIC_I2C_INT_CTRL_MINION_DROOP_GET(x) (((x) & 0x08u) >> 3)
#define PMIC_I2C_INT_CTRL_MINION_DROOP_SET(x) (((x) << 3) & 0x08u)
#define PMIC_I2C_INT_CTRL_MINION_DROOP_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: pmic_i2c::int_ctrl.pwr_fail                               */
#define PMIC_I2C_INT_CTRL_PWR_FAIL_MSB 2u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_LSB 2u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_WIDTH 1u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_RESET 0x0u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_FIELD_MASK 0x04u
#define PMIC_I2C_INT_CTRL_PWR_FAIL_GET(x) (((x) & 0x04u) >> 2)
#define PMIC_I2C_INT_CTRL_PWR_FAIL_SET(x) (((x) << 2) & 0x04u)
#define PMIC_I2C_INT_CTRL_PWR_FAIL_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: pmic_i2c::int_ctrl.ov_power                               */
#define PMIC_I2C_INT_CTRL_OV_POWER_MSB 1u
#define PMIC_I2C_INT_CTRL_OV_POWER_LSB 1u
#define PMIC_I2C_INT_CTRL_OV_POWER_WIDTH 1u
#define PMIC_I2C_INT_CTRL_OV_POWER_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_OV_POWER_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_OV_POWER_RESET 0x0u
#define PMIC_I2C_INT_CTRL_OV_POWER_FIELD_MASK 0x02u
#define PMIC_I2C_INT_CTRL_OV_POWER_GET(x) (((x) & 0x02u) >> 1)
#define PMIC_I2C_INT_CTRL_OV_POWER_SET(x) (((x) << 1) & 0x02u)
#define PMIC_I2C_INT_CTRL_OV_POWER_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: pmic_i2c::int_ctrl.ov_temp                                */
#define PMIC_I2C_INT_CTRL_OV_TEMP_MSB 0u
#define PMIC_I2C_INT_CTRL_OV_TEMP_LSB 0u
#define PMIC_I2C_INT_CTRL_OV_TEMP_WIDTH 1u
#define PMIC_I2C_INT_CTRL_OV_TEMP_READ_ACCESS 1u
#define PMIC_I2C_INT_CTRL_OV_TEMP_WRITE_ACCESS 1u
#define PMIC_I2C_INT_CTRL_OV_TEMP_RESET 0x0u
#define PMIC_I2C_INT_CTRL_OV_TEMP_FIELD_MASK 0x01u
#define PMIC_I2C_INT_CTRL_OV_TEMP_GET(x) ((x) & 0x01u)
#define PMIC_I2C_INT_CTRL_OV_TEMP_SET(x) ((x) & 0x01u)
#define PMIC_I2C_INT_CTRL_OV_TEMP_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: pmic_i2c::int_cause                                      */
/* Register template: pmic_i2c::int_cause                                  */
/* Field member: pmic_i2c::int_cause.rsvd                                  */
#define PMIC_I2C_INT_CAUSE_RSVD_MSB 7u
#define PMIC_I2C_INT_CAUSE_RSVD_LSB 7u
#define PMIC_I2C_INT_CAUSE_RSVD_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_RSVD_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_RSVD_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_RSVD_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_RSVD_FIELD_MASK 0x80u
#define PMIC_I2C_INT_CAUSE_RSVD_GET(x) (((x) & 0x80u) >> 7)
#define PMIC_I2C_INT_CAUSE_RSVD_SET(x) (((x) << 7) & 0x80u)
#define PMIC_I2C_INT_CAUSE_RSVD_MODIFY(r, x) \
   ((((x) << 7) & 0x80u) | ((r) & 0x7fu))
/* Field member: pmic_i2c::int_cause.reg_com_fail                          */
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_MSB 6u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_LSB 6u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_FIELD_MASK 0x40u
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_GET(x) (((x) & 0x40u) >> 6)
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_SET(x) (((x) << 6) & 0x40u)
#define PMIC_I2C_INT_CAUSE_REG_COM_FAIL_MODIFY(r, x) \
   ((((x) << 6) & 0x40u) | ((r) & 0xbfu))
/* Field member: pmic_i2c::int_cause.message_error                         */
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_MSB 5u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_LSB 5u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_FIELD_MASK 0x20u
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_GET(x) (((x) & 0x20u) >> 5)
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_SET(x) (((x) << 5) & 0x20u)
#define PMIC_I2C_INT_CAUSE_MESSAGE_ERROR_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: pmic_i2c::int_cause.rfu                                   */
#define PMIC_I2C_INT_CAUSE_RFU_MSB 4u
#define PMIC_I2C_INT_CAUSE_RFU_LSB 4u
#define PMIC_I2C_INT_CAUSE_RFU_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_RFU_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_RFU_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_RFU_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_RFU_FIELD_MASK 0x10u
#define PMIC_I2C_INT_CAUSE_RFU_GET(x) (((x) & 0x10u) >> 4)
#define PMIC_I2C_INT_CAUSE_RFU_SET(x) (((x) << 4) & 0x10u)
#define PMIC_I2C_INT_CAUSE_RFU_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: pmic_i2c::int_cause.minion_droop                          */
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_MSB 3u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_LSB 3u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_FIELD_MASK 0x08u
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_GET(x) (((x) & 0x08u) >> 3)
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_SET(x) (((x) << 3) & 0x08u)
#define PMIC_I2C_INT_CAUSE_MINION_DROOP_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: pmic_i2c::int_cause.pwr_fail                              */
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_MSB 2u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_LSB 2u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_FIELD_MASK 0x04u
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_GET(x) (((x) & 0x04u) >> 2)
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_SET(x) (((x) << 2) & 0x04u)
#define PMIC_I2C_INT_CAUSE_PWR_FAIL_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: pmic_i2c::int_cause.ov_power                              */
#define PMIC_I2C_INT_CAUSE_OV_POWER_MSB 1u
#define PMIC_I2C_INT_CAUSE_OV_POWER_LSB 1u
#define PMIC_I2C_INT_CAUSE_OV_POWER_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_OV_POWER_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_OV_POWER_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_OV_POWER_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_OV_POWER_FIELD_MASK 0x02u
#define PMIC_I2C_INT_CAUSE_OV_POWER_GET(x) (((x) & 0x02u) >> 1)
#define PMIC_I2C_INT_CAUSE_OV_POWER_SET(x) (((x) << 1) & 0x02u)
#define PMIC_I2C_INT_CAUSE_OV_POWER_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: pmic_i2c::int_cause.ov_temp                               */
#define PMIC_I2C_INT_CAUSE_OV_TEMP_MSB 0u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_LSB 0u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_WIDTH 1u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_READ_ACCESS 1u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_WRITE_ACCESS 0u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_RESET 0x0u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_FIELD_MASK 0x01u
#define PMIC_I2C_INT_CAUSE_OV_TEMP_GET(x) ((x) & 0x01u)
#define PMIC_I2C_INT_CAUSE_OV_TEMP_SET(x) ((x) & 0x01u)
#define PMIC_I2C_INT_CAUSE_OV_TEMP_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: pmic_i2c::input_voltage                                  */
/* Register template: pmic_i2c::input_voltage                              */
/* Field member: pmic_i2c::input_voltage.input_voltage_code                */
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_MSB 7u
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_LSB 0u
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_WIDTH 8u
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_READ_ACCESS 1u
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_WRITE_ACCESS 0u
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_RESET 0x00u
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_FIELD_MASK 0xffu
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_INPUT_VOLTAGE_INPUT_VOLTAGE_CODE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::temp_alarm_conf                                */
/* Register template: pmic_i2c::temp_alarm_conf                            */
/* Field member: pmic_i2c::temp_alarm_conf.temp_alarm_code                 */
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_MSB 7u
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_LSB 0u
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_WIDTH 8u
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_READ_ACCESS 1u
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_WRITE_ACCESS 1u
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_RESET 0x41u
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_FIELD_MASK 0xffu
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_TEMP_ALARM_CONF_TEMP_ALARM_CODE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::system_temp                                    */
/* Register template: pmic_i2c::system_temp                                */
/* Field member: pmic_i2c::system_temp.system_temp_code                    */
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_MSB 7u
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_LSB 0u
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_WIDTH 8u
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_READ_ACCESS 1u
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_WRITE_ACCESS 0u
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_RESET 0x00u
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_FIELD_MASK 0xffu
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_SYSTEM_TEMP_SYSTEM_TEMP_CODE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::input_power                                    */
/* Register template: pmic_i2c::input_power                                */
/* Field member: pmic_i2c::input_power.pwr_whole                           */
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_MSB 7u
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_LSB 2u
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_WIDTH 6u
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_READ_ACCESS 1u
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_WRITE_ACCESS 0u
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_RESET 0x00u
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_FIELD_MASK 0xfcu
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_GET(x) (((x) & 0xfcu) >> 2)
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_SET(x) (((x) << 2) & 0xfcu)
#define PMIC_I2C_INPUT_POWER_PWR_WHOLE_MODIFY(r, x) \
   ((((x) << 2) & 0xfcu) | ((r) & 0x03u))
/* Field member: pmic_i2c::input_power.pwr_dec                             */
#define PMIC_I2C_INPUT_POWER_PWR_DEC_MSB 1u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_LSB 0u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_WIDTH 2u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_READ_ACCESS 1u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_WRITE_ACCESS 0u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_RESET 0x0u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_FIELD_MASK 0x03u
#define PMIC_I2C_INPUT_POWER_PWR_DEC_GET(x) ((x) & 0x03u)
#define PMIC_I2C_INPUT_POWER_PWR_DEC_SET(x) ((x) & 0x03u)
#define PMIC_I2C_INPUT_POWER_PWR_DEC_MODIFY(r, x) \
   (((x) & 0x03u) | ((r) & 0xfcu))

/* Register type: pmic_i2c::reset_ctrl                                     */
/* Register template: pmic_i2c::reset_ctrl                                 */
/* Field member: pmic_i2c::reset_ctrl.rsvd_b                               */
#define PMIC_I2C_RESET_CTRL_RSVD_B_MSB 7u
#define PMIC_I2C_RESET_CTRL_RSVD_B_LSB 6u
#define PMIC_I2C_RESET_CTRL_RSVD_B_WIDTH 2u
#define PMIC_I2C_RESET_CTRL_RSVD_B_READ_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_RSVD_B_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_RSVD_B_RESET 0x0u
#define PMIC_I2C_RESET_CTRL_RSVD_B_FIELD_MASK 0xc0u
#define PMIC_I2C_RESET_CTRL_RSVD_B_GET(x) (((x) & 0xc0u) >> 6)
#define PMIC_I2C_RESET_CTRL_RSVD_B_SET(x) (((x) << 6) & 0xc0u)
#define PMIC_I2C_RESET_CTRL_RSVD_B_MODIFY(r, x) \
   ((((x) << 6) & 0xc0u) | ((r) & 0x3fu))
/* Field member: pmic_i2c::reset_ctrl.perst_en                             */
#define PMIC_I2C_RESET_CTRL_PERST_EN_MSB 5u
#define PMIC_I2C_RESET_CTRL_PERST_EN_LSB 5u
#define PMIC_I2C_RESET_CTRL_PERST_EN_WIDTH 1u
#define PMIC_I2C_RESET_CTRL_PERST_EN_READ_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_PERST_EN_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_PERST_EN_RESET 0x0u
#define PMIC_I2C_RESET_CTRL_PERST_EN_FIELD_MASK 0x20u
#define PMIC_I2C_RESET_CTRL_PERST_EN_GET(x) (((x) & 0x20u) >> 5)
#define PMIC_I2C_RESET_CTRL_PERST_EN_SET(x) (((x) << 5) & 0x20u)
#define PMIC_I2C_RESET_CTRL_PERST_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: pmic_i2c::reset_ctrl.rsvd_a                               */
#define PMIC_I2C_RESET_CTRL_RSVD_A_MSB 4u
#define PMIC_I2C_RESET_CTRL_RSVD_A_LSB 0u
#define PMIC_I2C_RESET_CTRL_RSVD_A_WIDTH 5u
#define PMIC_I2C_RESET_CTRL_RSVD_A_READ_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_RSVD_A_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_CTRL_RSVD_A_RESET 0x00u
#define PMIC_I2C_RESET_CTRL_RSVD_A_FIELD_MASK 0x1fu
#define PMIC_I2C_RESET_CTRL_RSVD_A_GET(x) ((x) & 0x1fu)
#define PMIC_I2C_RESET_CTRL_RSVD_A_SET(x) ((x) & 0x1fu)
#define PMIC_I2C_RESET_CTRL_RSVD_A_MODIFY(r, x) \
   (((x) & 0x1fu) | ((r) & 0xe0u))

/* Register type: pmic_i2c::reset_cause                                    */
/* Register template: pmic_i2c::reset_cause                                */
/* Field member: pmic_i2c::reset_cause.rsvd_b                              */
#define PMIC_I2C_RESET_CAUSE_RSVD_B_MSB 7u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_LSB 5u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_WIDTH 3u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_RESET 0x0u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_FIELD_MASK 0xe0u
#define PMIC_I2C_RESET_CAUSE_RSVD_B_GET(x) (((x) & 0xe0u) >> 5)
#define PMIC_I2C_RESET_CAUSE_RSVD_B_SET(x) (((x) << 5) & 0xe0u)
#define PMIC_I2C_RESET_CAUSE_RSVD_B_MODIFY(r, x) \
   ((((x) << 5) & 0xe0u) | ((r) & 0x1fu))
/* Field member: pmic_i2c::reset_cause.mystery                             */
#define PMIC_I2C_RESET_CAUSE_MYSTERY_MSB 4u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_LSB 4u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_WIDTH 1u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_RESET 0x0u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_FIELD_MASK 0x10u
#define PMIC_I2C_RESET_CAUSE_MYSTERY_GET(x) (((x) & 0x10u) >> 4)
#define PMIC_I2C_RESET_CAUSE_MYSTERY_SET(x) (((x) << 4) & 0x10u)
#define PMIC_I2C_RESET_CAUSE_MYSTERY_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: pmic_i2c::reset_cause.wdt                                 */
#define PMIC_I2C_RESET_CAUSE_WDT_MSB 3u
#define PMIC_I2C_RESET_CAUSE_WDT_LSB 3u
#define PMIC_I2C_RESET_CAUSE_WDT_WIDTH 1u
#define PMIC_I2C_RESET_CAUSE_WDT_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_WDT_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_WDT_RESET 0x0u
#define PMIC_I2C_RESET_CAUSE_WDT_FIELD_MASK 0x08u
#define PMIC_I2C_RESET_CAUSE_WDT_GET(x) (((x) & 0x08u) >> 3)
#define PMIC_I2C_RESET_CAUSE_WDT_SET(x) (((x) << 3) & 0x08u)
#define PMIC_I2C_RESET_CAUSE_WDT_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: pmic_i2c::reset_cause.software                            */
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_MSB 2u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_LSB 2u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_WIDTH 1u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_RESET 0x0u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_FIELD_MASK 0x04u
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_GET(x) (((x) & 0x04u) >> 2)
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_SET(x) (((x) << 2) & 0x04u)
#define PMIC_I2C_RESET_CAUSE_SOFTWARE_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: pmic_i2c::reset_cause.rsvd_a                              */
#define PMIC_I2C_RESET_CAUSE_RSVD_A_MSB 1u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_LSB 1u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_WIDTH 1u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_RESET 0x0u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_FIELD_MASK 0x02u
#define PMIC_I2C_RESET_CAUSE_RSVD_A_GET(x) (((x) & 0x02u) >> 1)
#define PMIC_I2C_RESET_CAUSE_RSVD_A_SET(x) (((x) << 1) & 0x02u)
#define PMIC_I2C_RESET_CAUSE_RSVD_A_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: pmic_i2c::reset_cause.pwr_on                              */
#define PMIC_I2C_RESET_CAUSE_PWR_ON_MSB 0u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_LSB 0u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_WIDTH 1u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_READ_ACCESS 1u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_WRITE_ACCESS 0u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_RESET 0x0u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_FIELD_MASK 0x01u
#define PMIC_I2C_RESET_CAUSE_PWR_ON_GET(x) ((x) & 0x01u)
#define PMIC_I2C_RESET_CAUSE_PWR_ON_SET(x) ((x) & 0x01u)
#define PMIC_I2C_RESET_CAUSE_PWR_ON_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: pmic_i2c::ddr_voltage                                    */
/* Register template: pmic_i2c::ddr_voltage                                */
/* Field member: pmic_i2c::ddr_voltage.voltage                             */
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_RESET 0x78u
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_DDR_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::l2_voltage                                     */
/* Register template: pmic_i2c::l2_voltage                                 */
/* Field member: pmic_i2c::l2_voltage.voltage                              */
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_RESET 0x50u
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_L2_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::maxion_voltage                                 */
/* Register template: pmic_i2c::maxion_voltage                             */
/* Field member: pmic_i2c::maxion_voltage.voltage                          */
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_RESET 0x78u
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MAXION_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_all_voltage                             */
/* Register template: pmic_i2c::minion_all_voltage                         */
/* Field member: pmic_i2c::minion_all_voltage.voltage                      */
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_ALL_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g1_voltage                              */
/* Register template: pmic_i2c::minion_g1_voltage                          */
/* Field member: pmic_i2c::minion_g1_voltage.voltage                       */
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G1_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g2_voltage                              */
/* Register template: pmic_i2c::minion_g2_voltage                          */
/* Field member: pmic_i2c::minion_g2_voltage.voltage                       */
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G2_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g3_voltage                              */
/* Register template: pmic_i2c::minion_g3_voltage                          */
/* Field member: pmic_i2c::minion_g3_voltage.voltage                       */
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G3_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g4_voltage                              */
/* Register template: pmic_i2c::minion_g4_voltage                          */
/* Field member: pmic_i2c::minion_g4_voltage.voltage                       */
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G4_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g5_voltage                              */
/* Register template: pmic_i2c::minion_g5_voltage                          */
/* Field member: pmic_i2c::minion_g5_voltage.voltage                       */
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G5_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g6_voltage                              */
/* Register template: pmic_i2c::minion_g6_voltage                          */
/* Field member: pmic_i2c::minion_g6_voltage.voltage                       */
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G6_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g7_voltage                              */
/* Register template: pmic_i2c::minion_g7_voltage                          */
/* Field member: pmic_i2c::minion_g7_voltage.voltage                       */
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G7_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g8_voltage                              */
/* Register template: pmic_i2c::minion_g8_voltage                          */
/* Field member: pmic_i2c::minion_g8_voltage.voltage                       */
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G8_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g9_voltage                              */
/* Register template: pmic_i2c::minion_g9_voltage                          */
/* Field member: pmic_i2c::minion_g9_voltage.voltage                       */
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G9_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g10_voltage                             */
/* Register template: pmic_i2c::minion_g10_voltage                         */
/* Field member: pmic_i2c::minion_g10_voltage.voltage                      */
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G10_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g11_voltage                             */
/* Register template: pmic_i2c::minion_g11_voltage                         */
/* Field member: pmic_i2c::minion_g11_voltage.voltage                      */
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G11_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g12_voltage                             */
/* Register template: pmic_i2c::minion_g12_voltage                         */
/* Field member: pmic_i2c::minion_g12_voltage.voltage                      */
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G12_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g13_voltage                             */
/* Register template: pmic_i2c::minion_g13_voltage                         */
/* Field member: pmic_i2c::minion_g13_voltage.voltage                      */
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G13_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g14_voltage                             */
/* Register template: pmic_i2c::minion_g14_voltage                         */
/* Field member: pmic_i2c::minion_g14_voltage.voltage                      */
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G14_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g15_voltage                             */
/* Register template: pmic_i2c::minion_g15_voltage                         */
/* Field member: pmic_i2c::minion_g15_voltage.voltage                      */
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G15_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g16_voltage                             */
/* Register template: pmic_i2c::minion_g16_voltage                         */
/* Field member: pmic_i2c::minion_g16_voltage.voltage                      */
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G16_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::minion_g17_voltage                             */
/* Register template: pmic_i2c::minion_g17_voltage                         */
/* Field member: pmic_i2c::minion_g17_voltage.voltage                      */
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_MINION_G17_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::noc_voltage                                    */
/* Register template: pmic_i2c::noc_voltage                                */
/* Field member: pmic_i2c::noc_voltage.voltage                             */
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_RESET 0x1eu
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_NOC_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::pcie_voltage                                   */
/* Register template: pmic_i2c::pcie_voltage                               */
/* Field member: pmic_i2c::pcie_voltage.voltage                            */
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_RESET 0x48u
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_PCIE_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::wdog_timer_config                              */
/* Register template: pmic_i2c::wdog_timer_config                          */
/* Field member: pmic_i2c::wdog_timer_config.rsvd                          */
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_MSB 7u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_LSB 6u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_WIDTH 2u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_RESET 0x0u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_FIELD_MASK 0xc0u
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_GET(x) (((x) & 0xc0u) >> 6)
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_SET(x) (((x) << 6) & 0xc0u)
#define PMIC_I2C_WDOG_TIMER_CONFIG_RSVD_MODIFY(r, x) \
   ((((x) << 6) & 0xc0u) | ((r) & 0x3fu))
/* Field member: pmic_i2c::wdog_timer_config.wdt_enable                    */
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_MSB 5u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_LSB 5u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_WIDTH 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_RESET 0x0u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_FIELD_MASK 0x20u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_GET(x) (((x) & 0x20u) >> 5)
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_SET(x) (((x) << 5) & 0x20u)
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x20u) | ((r) & 0xdfu))
/* Field member: pmic_i2c::wdog_timer_config.wtd_assert                    */
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_MSB 4u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_LSB 4u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_WIDTH 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_RESET 0x1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_FIELD_MASK 0x10u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_GET(x) (((x) & 0x10u) >> 4)
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_SET(x) (((x) << 4) & 0x10u)
#define PMIC_I2C_WDOG_TIMER_CONFIG_WTD_ASSERT_MODIFY(r, x) \
   ((((x) << 4) & 0x10u) | ((r) & 0xefu))
/* Field member: pmic_i2c::wdog_timer_config.wdt_time                      */
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_MSB 3u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_LSB 0u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_WIDTH 4u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_RESET 0xfu
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_FIELD_MASK 0x0fu
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_GET(x) ((x) & 0x0fu)
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_SET(x) ((x) & 0x0fu)
#define PMIC_I2C_WDOG_TIMER_CONFIG_WDT_TIME_MODIFY(r, x) \
   (((x) & 0x0fu) | ((r) & 0xf0u))

/* Register type: pmic_i2c::pwr_alarm_config                               */
/* Register template: pmic_i2c::pwr_alarm_config                           */
/* Field member: pmic_i2c::pwr_alarm_config.pwr_whole                      */
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_MSB 7u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_LSB 2u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_WIDTH 6u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_READ_ACCESS 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_WRITE_ACCESS 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_RESET 0x14u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_FIELD_MASK 0xfcu
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_GET(x) (((x) & 0xfcu) >> 2)
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_SET(x) (((x) << 2) & 0xfcu)
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_WHOLE_MODIFY(r, x) \
   ((((x) << 2) & 0xfcu) | ((r) & 0x03u))
/* Field member: pmic_i2c::pwr_alarm_config.pwr_dec                        */
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_MSB 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_LSB 0u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_WIDTH 2u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_READ_ACCESS 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_WRITE_ACCESS 1u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_RESET 0x0u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_FIELD_MASK 0x03u
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_GET(x) ((x) & 0x03u)
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_SET(x) ((x) & 0x03u)
#define PMIC_I2C_PWR_ALARM_CONFIG_PWR_DEC_MODIFY(r, x) \
   (((x) & 0x03u) | ((r) & 0xfcu))

/* Register type: pmic_i2c::reset_commands                                 */
/* Register template: pmic_i2c::reset_commands                             */
/* Field member: pmic_i2c::reset_commands.rsvd                             */
#define PMIC_I2C_RESET_COMMANDS_RSVD_MSB 7u
#define PMIC_I2C_RESET_COMMANDS_RSVD_LSB 4u
#define PMIC_I2C_RESET_COMMANDS_RSVD_WIDTH 4u
#define PMIC_I2C_RESET_COMMANDS_RSVD_READ_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_RSVD_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_RSVD_RESET 0x0u
#define PMIC_I2C_RESET_COMMANDS_RSVD_FIELD_MASK 0xf0u
#define PMIC_I2C_RESET_COMMANDS_RSVD_GET(x) (((x) & 0xf0u) >> 4)
#define PMIC_I2C_RESET_COMMANDS_RSVD_SET(x) (((x) << 4) & 0xf0u)
#define PMIC_I2C_RESET_COMMANDS_RSVD_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: pmic_i2c::reset_commands.shutdown                         */
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_MSB 3u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_LSB 3u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_WIDTH 1u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_READ_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_RESET 0x0u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_FIELD_MASK 0x08u
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_GET(x) (((x) & 0x08u) >> 3)
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_SET(x) (((x) << 3) & 0x08u)
#define PMIC_I2C_RESET_COMMANDS_SHUTDOWN_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: pmic_i2c::reset_commands.pwr_cycle                        */
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_MSB 2u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_LSB 2u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_WIDTH 1u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_READ_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_RESET 0x0u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_FIELD_MASK 0x04u
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_GET(x) (((x) & 0x04u) >> 2)
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_SET(x) (((x) << 2) & 0x04u)
#define PMIC_I2C_RESET_COMMANDS_PWR_CYCLE_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: pmic_i2c::reset_commands.reset                            */
#define PMIC_I2C_RESET_COMMANDS_RESET_MSB 1u
#define PMIC_I2C_RESET_COMMANDS_RESET_LSB 1u
#define PMIC_I2C_RESET_COMMANDS_RESET_WIDTH 1u
#define PMIC_I2C_RESET_COMMANDS_RESET_READ_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_RESET_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_RESET_RESET 0x0u
#define PMIC_I2C_RESET_COMMANDS_RESET_FIELD_MASK 0x02u
#define PMIC_I2C_RESET_COMMANDS_RESET_GET(x) (((x) & 0x02u) >> 1)
#define PMIC_I2C_RESET_COMMANDS_RESET_SET(x) (((x) << 1) & 0x02u)
#define PMIC_I2C_RESET_COMMANDS_RESET_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: pmic_i2c::reset_commands.perst                            */
#define PMIC_I2C_RESET_COMMANDS_PERST_MSB 0u
#define PMIC_I2C_RESET_COMMANDS_PERST_LSB 0u
#define PMIC_I2C_RESET_COMMANDS_PERST_WIDTH 1u
#define PMIC_I2C_RESET_COMMANDS_PERST_READ_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_PERST_WRITE_ACCESS 1u
#define PMIC_I2C_RESET_COMMANDS_PERST_RESET 0x0u
#define PMIC_I2C_RESET_COMMANDS_PERST_FIELD_MASK 0x01u
#define PMIC_I2C_RESET_COMMANDS_PERST_GET(x) ((x) & 0x01u)
#define PMIC_I2C_RESET_COMMANDS_PERST_SET(x) ((x) & 0x01u)
#define PMIC_I2C_RESET_COMMANDS_PERST_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: pmic_i2c::wdog_timer_reset                               */
/* Register template: pmic_i2c::wdog_timer_reset                           */
/* Field member: pmic_i2c::wdog_timer_reset.rsvd                           */
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_MSB 7u
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_LSB 1u
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_WIDTH 7u
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_RESET 0x00u
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_FIELD_MASK 0xfeu
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_GET(x) (((x) & 0xfeu) >> 1)
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_SET(x) (((x) << 1) & 0xfeu)
#define PMIC_I2C_WDOG_TIMER_RESET_RSVD_MODIFY(r, x) \
   ((((x) << 1) & 0xfeu) | ((r) & 0x01u))
/* Field member: pmic_i2c::wdog_timer_reset.wdt_poke                       */
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_MSB 0u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_LSB 0u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_WIDTH 1u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_READ_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_WRITE_ACCESS 1u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_RESET 0x0u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_FIELD_MASK 0x01u
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_GET(x) ((x) & 0x01u)
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_SET(x) ((x) & 0x01u)
#define PMIC_I2C_WDOG_TIMER_RESET_WDT_POKE_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: pmic_i2c::vddqlp_voltage                                 */
/* Register template: pmic_i2c::vddqlp_voltage                             */
/* Field member: pmic_i2c::vddqlp_voltage.voltage                          */
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_RESET 0x23u
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_VDDQLP_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::pcie_logic_voltage                             */
/* Register template: pmic_i2c::pcie_logic_voltage                         */
/* Field member: pmic_i2c::pcie_logic_voltage.voltage                      */
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_RESET 0x18u
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_PCIE_LOGIC_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::vddq_voltage                                   */
/* Register template: pmic_i2c::vddq_voltage                               */
/* Field member: pmic_i2c::vddq_voltage.voltage                            */
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_MSB 7u
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_LSB 0u
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_WIDTH 8u
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_READ_ACCESS 1u
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_WRITE_ACCESS 1u
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_RESET 0x55u
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_FIELD_MASK 0xffu
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_GET(x) ((x) & 0xffu)
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_SET(x) ((x) & 0xffu)
#define PMIC_I2C_VDDQ_VOLTAGE_VOLTAGE_MODIFY(r, x) ((x) & 0xffu)

/* Register type: pmic_i2c::average_pwr                                    */
/* Register template: pmic_i2c::average_pwr                                */
/* Field member: pmic_i2c::average_pwr.pwr_whole                           */
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_MSB 7u
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_LSB 2u
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_WIDTH 6u
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_READ_ACCESS 1u
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_WRITE_ACCESS 0u
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_RESET 0x00u
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_FIELD_MASK 0xfcu
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_GET(x) (((x) & 0xfcu) >> 2)
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_SET(x) (((x) << 2) & 0xfcu)
#define PMIC_I2C_AVERAGE_PWR_PWR_WHOLE_MODIFY(r, x) \
   ((((x) << 2) & 0xfcu) | ((r) & 0x03u))
/* Field member: pmic_i2c::average_pwr.pwr_dec                             */
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_MSB 1u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_LSB 0u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_WIDTH 2u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_READ_ACCESS 1u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_WRITE_ACCESS 0u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_RESET 0x0u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_FIELD_MASK 0x03u
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_GET(x) ((x) & 0x03u)
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_SET(x) ((x) & 0x03u)
#define PMIC_I2C_AVERAGE_PWR_PWR_DEC_MODIFY(r, x) \
   (((x) & 0x03u) | ((r) & 0xfcu))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: pmic_i2c                                        */
typedef struct {
   uint8_t _pad0;
   volatile uint8_t firmware_version; /**< Offset 0x1 (R) */
   volatile uint8_t gpo_ctrl; /**< Offset 0x2 (R/W) */
   volatile uint8_t int_ctrl; /**< Offset 0x3 (R/W) */
   volatile uint8_t int_cause; /**< Offset 0x4 (R) */
   volatile uint8_t input_voltage; /**< Offset 0x5 (R) */
   volatile uint8_t temp_alarm_conf; /**< Offset 0x6 (R/W) */
   volatile uint8_t system_temp; /**< Offset 0x7 (R) */
   volatile uint8_t input_power; /**< Offset 0x8 (R) */
   volatile uint8_t reset_ctrl; /**< Offset 0x9 (R/W) */
   volatile uint8_t reset_cause; /**< Offset 0xa (R) */
   volatile uint8_t ddr_voltage; /**< Offset 0xb (R/W) */
   volatile uint8_t l2_voltage; /**< Offset 0xc (R/W) */
   volatile uint8_t maxion_voltage; /**< Offset 0xd (R/W) */
   volatile uint8_t minion_all_voltage; /**< Offset 0xe (R/W) */
   volatile uint8_t minion_g1_voltage; /**< Offset 0xf (R/W) */
   volatile uint8_t minion_g2_voltage; /**< Offset 0x10 (R/W) */
   volatile uint8_t minion_g3_voltage; /**< Offset 0x11 (R/W) */
   volatile uint8_t minion_g4_voltage; /**< Offset 0x12 (R/W) */
   volatile uint8_t minion_g5_voltage; /**< Offset 0x13 (R/W) */
   volatile uint8_t minion_g6_voltage; /**< Offset 0x14 (R/W) */
   volatile uint8_t minion_g7_voltage; /**< Offset 0x15 (R/W) */
   volatile uint8_t minion_g8_voltage; /**< Offset 0x16 (R/W) */
   volatile uint8_t minion_g9_voltage; /**< Offset 0x17 (R/W) */
   volatile uint8_t minion_g10_voltage; /**< Offset 0x18 (R/W) */
   volatile uint8_t minion_g11_voltage; /**< Offset 0x19 (R/W) */
   volatile uint8_t minion_g12_voltage; /**< Offset 0x1a (R/W) */
   volatile uint8_t minion_g13_voltage; /**< Offset 0x1b (R/W) */
   volatile uint8_t minion_g14_voltage; /**< Offset 0x1c (R/W) */
   volatile uint8_t minion_g15_voltage; /**< Offset 0x1d (R/W) */
   volatile uint8_t minion_g16_voltage; /**< Offset 0x1e (R/W) */
   volatile uint8_t minion_g17_voltage; /**< Offset 0x1f (R/W) */
   volatile uint8_t noc_voltage; /**< Offset 0x20 (R/W) */
   volatile uint8_t pcie_voltage; /**< Offset 0x21 (R/W) */
   volatile uint8_t wdog_timer_config; /**< Offset 0x22 (R/W) */
   volatile uint8_t pwr_alarm_config; /**< Offset 0x23 (R/W) */
   volatile uint8_t reset_commands; /**< Offset 0x24 (R/W) */
   volatile uint8_t wdog_timer_reset; /**< Offset 0x25 (R/W) */
   volatile uint8_t vddqlp_voltage; /**< Offset 0x26 (R/W) */
   volatile uint8_t pcie_logic_voltage; /**< Offset 0x27 (R/W) */
   volatile uint8_t vddq_voltage; /**< Offset 0x28 (R/W) */
   volatile uint8_t average_pwr; /**< Offset 0x29 (R) */
} Pmic_i2c, *PTR_Pmic_i2c;

#endif
