\hypertarget{struct_f_s_m_c___bank1_e___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank1_e___type_def}\index{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank1\-E.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___bank1_e___type_def_af48b21e4fa1f975f235bbb3a66a3d38e}{B\-W\-T\-R} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank1\-E. 

Definition at line 938 of file stm32f10x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___bank1_e___type_def_af48b21e4fa1f975f235bbb3a66a3d38e}{\index{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def}!B\-W\-T\-R@{B\-W\-T\-R}}
\index{B\-W\-T\-R@{B\-W\-T\-R}!FSMC_Bank1E_TypeDef@{F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def}}
\subsubsection[{B\-W\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-Bank1\-E\-\_\-\-Type\-Def\-::\-B\-W\-T\-R}}\label{struct_f_s_m_c___bank1_e___type_def_af48b21e4fa1f975f235bbb3a66a3d38e}
N\-O\-R/\-P\-S\-R\-A\-M write timing registers, Address offset\-: 0x104-\/0x11\-C 

Definition at line 940 of file stm32f10x.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-C\-M\-S\-I\-S/\-Core/\-C\-M3/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
