-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed May 19 22:43:58 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v24
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                     610  606345     606350            0  0        ? 
    Design Total:                            610  606345     606350            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rwport(4,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(5,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(6,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(7,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,7,0,10)                                   10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,9,0,10)                                   10.000     0.000     10.000            9.000   1.035          6           0 
    mgc_add(11,0,8,0,11)                                   11.000     0.000     11.000           10.000   1.050          1           1 
    mgc_add(12,0,10,0,13)                                  12.000     0.000     12.000           11.000   1.065          4           0 
    mgc_add(12,0,9,0,12)                                   12.000     0.000     12.000           11.000   1.065          2           2 
    mgc_add(13,0,10,0,13)                                  13.000     0.000     13.000           12.000   1.080          4           0 
    mgc_add(3,0,3,0,3)                                      3.000     0.000      3.000            2.000   0.930          1           0 
    mgc_add(4,0,2,1,4)                                      4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,1,1,65)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845         20           2 
    mgc_add(65,0,2,1,65)                                   65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(65,0,64,1,65)                                  65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(7,0,2,1,8)                                      7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(8,0,2,1,8)                                      8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(8,0,7,0,8)                                      8.000     0.000      8.000            7.000   1.005          1           2 
    mgc_add(9,0,2,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,8,0,9)                                      9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0         238 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          40 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          26 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_and(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           3 
    mgc_and(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           6 
    mgc_and(1,9)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(12,2)                                          12.000     0.000     12.000            0.000   0.550          0           1 
    mgc_and(2,2)                                            2.000     0.000      2.000            0.000   0.550          0           2 
    mgc_and(7,2)                                            7.000     0.000      7.000            0.000   0.550          0           1 
    mgc_div(65,11,1)                                     1665.200     0.000   1665.200            0.000  89.429          1           1 
    mgc_mul(64,0,64,0,64)                                6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0         708 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000   0.080          0           1 
    mgc_mux(11,1,2)                                        11.000     0.000     11.000            0.000   0.080          0           1 
    mgc_mux(2,1,2)                                          2.000     0.000      2.000            0.000   0.080          0           2 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(63,1,2)                                        63.000     0.000     63.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080         12           2 
    mgc_mux(65,1,2)                                        65.000     0.000     65.000            0.000   0.080          0           1 
    mgc_mux(7,1,2)                                          7.000     0.000      7.000            0.000   0.080          0           3 
    mgc_mux1hot(1,3)                                        1.446     0.000      1.446            0.000   0.550          0           7 
    mgc_mux1hot(1,4)                                        1.830     0.000      1.830            0.000   1.500          0           9 
    mgc_mux1hot(1,5)                                        2.214     0.000      2.214            0.000   1.500          0           1 
    mgc_mux1hot(1,7)                                        2.982     0.000      2.982            0.000   1.500          0           1 
    mgc_mux1hot(10,5)                                      22.144     0.000     22.144            0.000   1.500          0           1 
    mgc_mux1hot(10,7)                                      29.824     0.000     29.824            0.000   1.500          0           1 
    mgc_mux1hot(12,3)                                      17.356     0.000     17.356            0.000   0.550          0           1 
    mgc_mux1hot(2,3)                                        2.893     0.000      2.893            0.000   0.550          0           1 
    mgc_mux1hot(2,4)                                        3.661     0.000      3.661            0.000   1.500          0           1 
    mgc_mux1hot(3,3)                                        4.339     0.000      4.339            0.000   0.550          0           1 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          1           3 
    mgc_mux1hot(64,4)                                     117.142     0.000    117.142            0.000   1.500          8           2 
    mgc_mux1hot(64,5)                                     141.720     0.000    141.720            0.000   1.500          0           4 
    mgc_mux1hot(65,3)                                      94.011     0.000     94.011            0.000   0.550          0           1 
    mgc_mux1hot(9,3)                                       13.017     0.000     13.017            0.000   0.550          0           1 
    mgc_mux1hot(9,8)                                       30.298     0.000     30.298            0.000   1.500          0           1 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          34 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_nand(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           7 
    mgc_nand(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_nand(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nor(1,11)                                           2.000     0.000      2.000            0.000   1.500          0          52 
    mgc_nor(1,12)                                           3.000     0.000      3.000            0.000   1.500          0          52 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          94 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          46 
    mgc_nor(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          23 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          26 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0          24 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0          11 
    mgc_nor(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nor(1,9)                                            2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0         898 
    mgc_not(2)                                              0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                             0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(7)                                              0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(9)                                              0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0         137 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0          86 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0          50 
    mgc_or(1,5)                                             1.000     0.000      1.000            0.000   0.550          0          41 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000   0.550          0          41 
    mgc_or(1,7)                                             2.000     0.000      2.000            0.000   1.500          0          14 
    mgc_or(1,8)                                             2.000     0.000      2.000            0.000   1.500          0          12 
    mgc_or(2,2)                                             2.000     0.000      2.000            0.000   0.550          0           2 
    mgc_or(64,2)                                           64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(10,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(11,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(12,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(64,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(65,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(7,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,1)                                     8104.865     0.000   8104.865            0.000 226.321          1           1 
    mgc_shift_l(1,0,4,10)                                   8.738     0.000      8.738            0.000   0.550          1           1 
    mgc_xnor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      19872.998    10.000  13793.000          262.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   19383.5          38458.0          19891.0        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           19383.5 (100%)   38440.0 (100%)   19873.0 (100%) 
      MUX:               1797.7   (9%)    2760.2   (7%)    2342.2  (12%) 
      FUNC:             17585.8  (91%)   34813.8  (91%)   16131.8  (81%) 
      LOGIC:                0.0            866.0   (2%)    1399.0   (7%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0             18.0   (0%)      18.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0             18.0 (100%)      18.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                          Size(bits) Gated Register CG Opt Done Variables                                                                          
    ------------------------------------------------- ---------- -------------- ----------- ----------------------------------------------------------------------------------
    operator_<66,true>:div:cmp.a                              65                            operator_<66,true>:div:cmp.a                                                       
    VEC_LOOP-1:COMP_LOOP-1:acc#8.itm                          64         Y           Y      VEC_LOOP-1:COMP_LOOP-1:acc#8.itm                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-2:acc#8.itm                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-3:acc#8.itm                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-4:acc#8.itm                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-1:acc#8.itm                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-2:acc#8.itm                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-3:acc#8.itm                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-4:acc#8.itm                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-1:modExp#1:while:mul.itm                                      
                                                                                            VEC_LOOP-1:COMP_LOOP-2:modExp#1:while:mul.mut                                      
                                                                                            VEC_LOOP-1:COMP_LOOP-3:modExp#1:while:mul.mut                                      
                                                                                            VEC_LOOP-1:COMP_LOOP-4:modExp#1:while:mul.mut                                      
                                                                                            VEC_LOOP-2:COMP_LOOP-1:modExp#1:while:mul.itm                                      
                                                                                            VEC_LOOP-2:COMP_LOOP-2:modExp#1:while:mul.mut                                      
                                                                                            VEC_LOOP-2:COMP_LOOP-3:modExp#1:while:mul.mut                                      
                                                                                            VEC_LOOP-2:COMP_LOOP-4:modExp#1:while:mul.mut                                      
                                                                                            modExp:while:mul.itm                                                               
    modExp:base#1.sva                                         64         Y           Y      modExp:base#1.sva                                                                  
                                                                                            modExp:base#3.sva                                                                  
                                                                                            modExp:base#4.sva                                                                  
                                                                                            modExp:base#5.sva                                                                  
                                                                                            modExp:base#7.sva                                                                  
                                                                                            modExp:base#8.sva                                                                  
                                                                                            modExp:base#2.sva                                                                  
                                                                                            modExp:base#6.sva                                                                  
                                                                                            modExp:base.sva                                                                    
                                                                                            modulo#3:mux#1.itm                                                                 
                                                                                            modulo#3:mux#2.itm                                                                 
                                                                                            modulo#3:mux#3.itm                                                                 
                                                                                            modulo#3:mux#5.itm                                                                 
                                                                                            modulo#3:mux#6.itm                                                                 
                                                                                            modulo#3:mux#7.itm                                                                 
    modExp:result.sva                                         64         Y           Y      modExp:result.sva                                                                  
    modulo:result:rem:cmp.a                                   64                            modulo:result:rem:cmp.a                                                            
    modulo:result:rem:cmp.b                                   64                            modulo:result:rem:cmp.b                                                            
    operator-<64,false>:acc.mut(63:0)                         64         Y           Y      operator-<64,false>:acc.mut                                                        
                                                                                            operator>><64,false>:slc(modExp:exp)(63-1).itm                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-1:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-2:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-3:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-4:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-1:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-2:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-3:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-4:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                            modExp:while:if:mul.mut                                                            
                                                                                            VEC_LOOP-1:COMP_LOOP-1:mul.mut                                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-2:mul.mut                                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-3:mul.mut                                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-4:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-1:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-2:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-3:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-4:mul.mut                                                     
                                                                                            modExp#1:result#1.sva                                                              
                                                                                            modExp#1:result.sva                                                                
                                                                                            modExp#1:result#5.sva                                                              
                                                                                            modExp#1:result#6.sva                                                              
                                                                                            modExp#1:result#7.sva                                                              
                                                                                            modExp#1:result#2.sva                                                              
                                                                                            modExp#1:result#3.sva                                                              
                                                                                            modExp#1:result#4.sva                                                              
                                                                                            modExp#1:result#6.sva.dfm                                                          
                                                                                            modExp#1:result#7.sva.dfm                                                          
                                                                                            modExp#1:result.sva.dfm                                                            
                                                                                            modExp#1:result#2.sva.dfm                                                          
                                                                                            modExp#1:result#3.sva.dfm                                                          
                                                                                            modExp#1:result#4.sva.dfm                                                          
    p.sva                                                     64         Y           Y      p.sva                                                                              
    r.sva                                                     64         Y           Y      r.sva                                                                              
    tmp#10.lpi#4.dfm                                          64         Y           Y      tmp#10.lpi#4.dfm                                                                   
                                                                                            tmp#12.lpi#4.dfm                                                                   
                                                                                            tmp#14.lpi#4.dfm                                                                   
                                                                                            tmp#2.lpi#4.dfm                                                                    
                                                                                            tmp#4.lpi#4.dfm                                                                    
                                                                                            tmp#6.lpi#4.dfm                                                                    
                                                                                            tmp#8.lpi#4.dfm                                                                    
                                                                                            tmp.lpi#4.dfm                                                                      
                                                                                            modExp:exp.sva                                                                     
    COMP_LOOP:acc#1.cse#2.sva                                 12         Y           Y      COMP_LOOP:acc#1.cse#2.sva                                                          
                                                                                            COMP_LOOP:acc#1.cse#4.sva                                                          
    COMP_LOOP:acc#1.cse#5.sva                                 12         Y           Y      COMP_LOOP:acc#1.cse#5.sva                                                          
                                                                                            COMP_LOOP:acc#1.cse.sva                                                            
    COMP_LOOP:acc#10.cse(12:1)#1.sva                          12         Y           Y      COMP_LOOP:acc#10.cse(12:1)#1.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1)#2.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1)#3.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1)#4.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1)#5.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1)#6.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1)#7.sva                                                   
                                                                                            COMP_LOOP:acc#10.cse(12:1).sva                                                     
    VEC_LOOP:j#1(12:0).sva(11:0)                              12         Y           Y      VEC_LOOP:j#1(12:0).sva(11:0)                                                       
    reg(VEC_LOOP-1:acc#1.psp).ftd#1                           12         Y           Y      reg(VEC_LOOP-1:acc#1.psp).ftd#1                                                    
    COMP_LOOP:acc#11.psp#1.sva                                11         Y           Y      COMP_LOOP:acc#11.psp#1.sva                                                         
                                                                                            COMP_LOOP:acc#11.psp.sva                                                           
    COMP_LOOP:acc.psp#1.sva                                   10         Y           Y      COMP_LOOP:acc.psp#1.sva                                                            
                                                                                            COMP_LOOP:acc.psp.sva                                                              
    STAGE_LOOP:lshift.psp.sva                                 10         Y           Y      STAGE_LOOP:lshift.psp.sva                                                          
    operator_<66,true>:div:cmp.b(9:0)                         10                            operator_<66,true>:div:cmp.b(9:0)                                                  
    COMP_LOOP:k(9:2)#1.sva(6:0)                                7         Y           Y      COMP_LOOP:k(9:2)#1.sva(6:0)                                                        
                                                                                            COMP_LOOP:k(9:2).sva(6:0)                                                          
    STAGE_LOOP:i(3:0).sva                                      4         Y           Y      STAGE_LOOP:i(3:0).sva                                                              
    VEC_LOOP-1:COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm           1         Y           Y      VEC_LOOP-1:COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                            VEC_LOOP-1:operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm 
                                                                                            VEC_LOOP-1:operator><64,false>#1:slc(COMP_LOOP-3:operator><64,false>#1:acc)(8).itm 
                                                                                            VEC_LOOP-1:operator><64,false>#1:slc(COMP_LOOP-4:operator><64,false>#1:acc)(8).itm 
                                                                                            VEC_LOOP-2:operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm 
                                                                                            VEC_LOOP-2:operator><64,false>#1:slc(COMP_LOOP-3:operator><64,false>#1:acc)(8).itm 
                                                                                            VEC_LOOP-2:operator><64,false>#1:slc(COMP_LOOP-4:operator><64,false>#1:acc)(8).itm 
    VEC_LOOP-1:COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm          1                            VEC_LOOP-1:COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm                                  
                                                                                            VEC_LOOP-2:COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm                                  
                                                                                            modExp:exp#1(0)#1.sva                                                              
                                                                                            modExp:exp#1(0)#2.sva                                                              
                                                                                            modExp:exp#1(0)#3.sva                                                              
                                                                                            modExp:exp#1(0)#4.sva                                                              
                                                                                            modExp:exp#1(0)#5.sva                                                              
                                                                                            modExp:exp#1(0)#6.sva                                                              
                                                                                            modExp:exp#1(0)#7.sva                                                              
                                                                                            modExp:exp#1(0).sva                                                                
                                                                                            operator%<64,false>:slc(modExp:exp)(0)#1.itm                                       
                                                                                            operator><64,false>#1:slc(operator><64,false>#1:acc#1)(7).itm                      
                                                                                            operator><64,false>#1:slc(operator><64,false>#1:acc)(7).itm                        
    exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while.sva             1         Y           Y      exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while.sva                                     
                                                                                            exit:VEC_LOOP-2:COMP_LOOP-1:modExp#1:while.sva                                     
                                                                                            exit:modExp:while.sva                                                              
                                                                                            exit:VEC_LOOP-1:COMP_LOOP.sva                                                      
                                                                                            exit:VEC_LOOP-2:COMP_LOOP.sva                                                      
    modExp:exp#1(0)#1.sva#1                                    1                            modExp:exp#1(0)#1.sva#1                                                            
                                                                                            modExp:exp#1(0)#5.sva#1                                                            
                                                                                            modExp:exp#1(1)#2.sva                                                              
                                                                                            modExp:exp#1(1)#3.sva                                                              
                                                                                            modExp:exp#1(1)#4.sva                                                              
                                                                                            modExp:exp#1(1)#6.sva                                                              
                                                                                            modExp:exp#1(1)#7.sva                                                              
                                                                                            modExp:exp#1(1).sva                                                                
    modExp:exp#1(1)#1.sva                                      1                            modExp:exp#1(1)#1.sva                                                              
                                                                                            modExp:exp#1(1)#5.sva                                                              
                                                                                            modExp:exp#1(2)#2.sva                                                              
                                                                                            modExp:exp#1(2)#3.sva                                                              
                                                                                            modExp:exp#1(2)#4.sva                                                              
                                                                                            modExp:exp#1(2)#6.sva                                                              
                                                                                            modExp:exp#1(2)#7.sva                                                              
                                                                                            modExp:exp#1(2).sva                                                                
                                                                                            modExp:exp#1(8)#1.sva                                                              
                                                                                            modExp:exp#1(8)#5.sva                                                              
    modExp:exp#1(2)#1.sva                                      1         Y           Y      modExp:exp#1(2)#1.sva                                                              
                                                                                            modExp:exp#1(2)#5.sva                                                              
                                                                                            modExp:exp#1(3)#2.sva                                                              
                                                                                            modExp:exp#1(3)#3.sva                                                              
                                                                                            modExp:exp#1(3)#4.sva                                                              
                                                                                            modExp:exp#1(3)#6.sva                                                              
                                                                                            modExp:exp#1(3)#7.sva                                                              
                                                                                            modExp:exp#1(3).sva                                                                
    modExp:exp#1(3)#1.sva                                      1         Y           Y      modExp:exp#1(3)#1.sva                                                              
                                                                                            modExp:exp#1(3)#5.sva                                                              
                                                                                            modExp:exp#1(4)#2.sva                                                              
                                                                                            modExp:exp#1(4)#3.sva                                                              
                                                                                            modExp:exp#1(4)#4.sva                                                              
                                                                                            modExp:exp#1(4)#6.sva                                                              
                                                                                            modExp:exp#1(4)#7.sva                                                              
                                                                                            modExp:exp#1(4).sva                                                                
    modExp:exp#1(4)#1.sva                                      1         Y           Y      modExp:exp#1(4)#1.sva                                                              
                                                                                            modExp:exp#1(4)#5.sva                                                              
                                                                                            modExp:exp#1(5)#2.sva                                                              
                                                                                            modExp:exp#1(5)#3.sva                                                              
                                                                                            modExp:exp#1(5)#4.sva                                                              
                                                                                            modExp:exp#1(5)#6.sva                                                              
                                                                                            modExp:exp#1(5)#7.sva                                                              
                                                                                            modExp:exp#1(5).sva                                                                
    modExp:exp#1(5)#1.sva                                      1         Y           Y      modExp:exp#1(5)#1.sva                                                              
                                                                                            modExp:exp#1(5)#5.sva                                                              
                                                                                            modExp:exp#1(6)#2.sva                                                              
                                                                                            modExp:exp#1(6)#3.sva                                                              
                                                                                            modExp:exp#1(6)#4.sva                                                              
                                                                                            modExp:exp#1(6)#6.sva                                                              
                                                                                            modExp:exp#1(6)#7.sva                                                              
                                                                                            modExp:exp#1(6).sva                                                                
    modExp:exp#1(6)#1.sva                                      1         Y           Y      modExp:exp#1(6)#1.sva                                                              
                                                                                            modExp:exp#1(6)#5.sva                                                              
                                                                                            modExp:exp#1(7)#2.sva                                                              
                                                                                            modExp:exp#1(7)#3.sva                                                              
                                                                                            modExp:exp#1(7)#4.sva                                                              
                                                                                            modExp:exp#1(7)#6.sva                                                              
                                                                                            modExp:exp#1(7)#7.sva                                                              
                                                                                            modExp:exp#1(7).sva                                                                
    modExp:exp#1(7)#1.sva                                      1                            modExp:exp#1(7)#1.sva                                                              
                                                                                            modExp:exp#1(7)#5.sva                                                              
                                                                                            modExp:exp#1(8)#2.sva                                                              
                                                                                            modExp:exp#1(8)#3.sva                                                              
                                                                                            modExp:exp#1(8)#4.sva                                                              
                                                                                            modExp:exp#1(8)#6.sva                                                              
                                                                                            modExp:exp#1(8)#7.sva                                                              
                                                                                            modExp:exp#1(8).sva                                                                
    operator-<64,false>:acc.mut(64)                            1         Y           Y      operator-<64,false>:acc.mut                                                        
                                                                                            operator>><64,false>:slc(modExp:exp)(63-1).itm                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-1:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-2:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-3:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-4:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-1:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-2:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-3:acc#5.mut                                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-4:acc#5.mut                                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-1:COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                            VEC_LOOP-2:COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                            modExp:while:if:mul.mut                                                            
                                                                                            VEC_LOOP-1:COMP_LOOP-1:mul.mut                                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-2:mul.mut                                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-3:mul.mut                                                     
                                                                                            VEC_LOOP-1:COMP_LOOP-4:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-1:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-2:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-3:mul.mut                                                     
                                                                                            VEC_LOOP-2:COMP_LOOP-4:mul.mut                                                     
                                                                                            modExp#1:result#1.sva                                                              
                                                                                            modExp#1:result.sva                                                                
                                                                                            modExp#1:result#5.sva                                                              
                                                                                            modExp#1:result#6.sva                                                              
                                                                                            modExp#1:result#7.sva                                                              
                                                                                            modExp#1:result#2.sva                                                              
                                                                                            modExp#1:result#3.sva                                                              
                                                                                            modExp#1:result#4.sva                                                              
                                                                                            modExp#1:result#6.sva.dfm                                                          
                                                                                            modExp#1:result#7.sva.dfm                                                          
                                                                                            modExp#1:result.sva.dfm                                                            
                                                                                            modExp#1:result#2.sva.dfm                                                          
                                                                                            modExp#1:result#3.sva.dfm                                                          
                                                                                            modExp#1:result#4.sva.dfm                                                          
    reg(vec:rsc.triosy(0)(3):obj.ld).cse                       1                            reg(vec:rsc.triosy(0)(3):obj.ld).cse                                               
                                                                                                                                                                               
    Total:                                                   766            558         558 (Total Gating Ratio: 0.73, CG Opt Gating Ratio: 0.73)                              
    
  Timing Report
    Critical Path
      Max Delay:  15.945867000000002
      Slack:      4.054132999999998
      
      Path                                                                      Startpoint                                       Endpoint                                                            Delay   Slack   
      ------------------------------------------------------------------------- ------------------------------------------------ ------------------------------------------------------------------- ------- -------
      1                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1              15.9459 4.0541  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1                                                                                                                                           0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1.itm                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/mux1h                                               mgc_mux1hot_64_5                                                                                                     1.5000  15.3959 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                 0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                             0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                         mgc_mux1hot_65_3                                                                                                     0.5500  15.9459 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                          0.0000  15.9459 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0)                                                                                                                               0.0000  15.9459 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm                                                                                                                           0.0000  15.9459 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                  mgc_reg_pos_64_0_0_0_0_1_1                                                                                           0.0000  15.9459 
                                                                                                                                                                                                                     
      2                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                15.9459 4.0541  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1                                                                                                                                           0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1.itm                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/mux1h                                               mgc_mux1hot_64_5                                                                                                     1.5000  15.3959 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                 0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                             0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                         mgc_mux1hot_65_3                                                                                                     0.5500  15.9459 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                          0.0000  15.9459 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                                 0.0000  15.9459 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                             0.0000  15.9459 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                    mgc_reg_pos_1_0_0_0_0_1_1                                                                                            0.0000  15.9459 
                                                                                                                                                                                                                     
      3                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                15.9459 4.0541  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1                                                                                                                                           0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1.itm                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/mux1h                                               mgc_mux1hot_64_5                                                                                                     1.5000  15.3959 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                 0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                             0.0000  15.3959 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                         mgc_mux1hot_65_3                                                                                                     0.5500  15.9459 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                          0.0000  15.9459 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                                 0.0000  15.9459 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                             0.0000  15.9459 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                    mgc_reg_pos_1_0_0_0_0_1_1                                                                                            0.0000  15.9459 
                                                                                                                                                                                                                     
      4                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                15.6259 4.3741  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/modulo:result:mux                                   mgc_mux_64_1_2                                                                                                       0.0800  10.6159 
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                    0.0000  10.6159 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#78                                  mgc_mux1hot_64_3                                                                                                     0.5500  11.1659 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#78.itm                                                                                                                                                   0.0000  11.1659 
        inPlaceNTT_DIT:core/COMP_LOOP:or#30                                     mgc_or_64_2                                                                                                          0.5500  11.7159 
        inPlaceNTT_DIT:core/COMP_LOOP:or#30.itm                                                                                                                                                      0.0000  11.7159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.5759 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.5759 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1                                                                                                                                           0.0000  13.5759 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1.itm                                                                                                                                       0.0000  13.5759 
        inPlaceNTT_DIT:core/mux1h                                               mgc_mux1hot_64_5                                                                                                     1.5000  15.0759 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                0.0000  15.0759 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                 0.0000  15.0759 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                             0.0000  15.0759 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                         mgc_mux1hot_65_3                                                                                                     0.5500  15.6259 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                          0.0000  15.6259 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                                 0.0000  15.6259 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                             0.0000  15.6259 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                    mgc_reg_pos_1_0_0_0_0_1_1                                                                                            0.0000  15.6259 
                                                                                                                                                                                                                     
      5                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                15.6259 4.3741  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/modulo:result:mux                                   mgc_mux_64_1_2                                                                                                       0.0800  10.6159 
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                    0.0000  10.6159 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#78                                  mgc_mux1hot_64_3                                                                                                     0.5500  11.1659 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#78.itm                                                                                                                                                   0.0000  11.1659 
        inPlaceNTT_DIT:core/COMP_LOOP:or#30                                     mgc_or_64_2                                                                                                          0.5500  11.7159 
        inPlaceNTT_DIT:core/COMP_LOOP:or#30.itm                                                                                                                                                      0.0000  11.7159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.5759 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.5759 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1                                                                                                                                           0.0000  13.5759 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#1.itm                                                                                                                                       0.0000  13.5759 
        inPlaceNTT_DIT:core/mux1h                                               mgc_mux1hot_64_5                                                                                                     1.5000  15.0759 
        inPlaceNTT_DIT:core/mux1h.itm                                                                                                                                                                0.0000  15.0759 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                                 0.0000  15.0759 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                             0.0000  15.0759 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                         mgc_mux1hot_65_3                                                                                                     0.5500  15.6259 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                                          0.0000  15.6259 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                                 0.0000  15.6259 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                             0.0000  15.6259 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                    mgc_reg_pos_1_0_0_0_0_1_1                                                                                            0.0000  15.6259 
                                                                                                                                                                                                                     
      6                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while) 15.4809 4.5191  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(7-0)                                                                                                                                              0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(7-0).itm                                                                                                                                          0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#143                                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#143.itm                                                                                                                                                   0.0000  13.8959 
        inPlaceNTT_DIT:core/VEC_LOOP-1:COMP_LOOP-1:acc#11                       mgc_addc_10_0_10_0_10                                                                                                1.0350  14.9309 
        inPlaceNTT_DIT:core/VEC_LOOP-1:COMP_LOOP-1:acc#11.itm                                                                                                                                        0.0000  14.9309 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(VEC_LOOP-1:COMP_LOOP-1:acc#11)(9)                                                                                                                          0.0000  14.9309 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(VEC_LOOP-1:COMP_LOOP-1:acc#11)(9).itm                                                                                                                      0.0000  14.9309 
        inPlaceNTT_DIT:core/VEC_LOOP-2:COMP_LOOP-1:not                          mgc_not_1                                                                                                            0.0000  14.9309 
        inPlaceNTT_DIT:core/VEC_LOOP-2:COMP_LOOP-1:not.itm                                                                                                                                           0.0000  14.9309 
        inPlaceNTT_DIT:core/modExp:while:mux1h                                  mgc_mux1hot_1_3                                                                                                      0.5500  15.4809 
        inPlaceNTT_DIT:core/modExp:while:mux1h.itm                                                                                                                                                   0.0000  15.4809 
        inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while)     mgc_reg_pos_1_0_0_1_1_1_1                                                                                            0.0000  15.4809 
                                                                                                                                                                                                                     
      7                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while) 15.4809 4.5191  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(7-0)                                                                                                                                              0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(7-0).itm                                                                                                                                          0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#143                                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#143.itm                                                                                                                                                   0.0000  13.8959 
        inPlaceNTT_DIT:core/VEC_LOOP-1:COMP_LOOP-1:acc#11                       mgc_addc_10_0_10_0_10                                                                                                1.0350  14.9309 
        inPlaceNTT_DIT:core/VEC_LOOP-1:COMP_LOOP-1:acc#11.itm                                                                                                                                        0.0000  14.9309 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(VEC_LOOP-1:COMP_LOOP-1:acc#11)(9)                                                                                                                          0.0000  14.9309 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(VEC_LOOP-1:COMP_LOOP-1:acc#11)(9).itm                                                                                                                      0.0000  14.9309 
        inPlaceNTT_DIT:core/VEC_LOOP-2:COMP_LOOP-1:not                          mgc_not_1                                                                                                            0.0000  14.9309 
        inPlaceNTT_DIT:core/VEC_LOOP-2:COMP_LOOP-1:not.itm                                                                                                                                           0.0000  14.9309 
        inPlaceNTT_DIT:core/modExp:while:mux1h                                  mgc_mux1hot_1_3                                                                                                      0.5500  15.4809 
        inPlaceNTT_DIT:core/modExp:while:mux1h.itm                                                                                                                                                   0.0000  15.4809 
        inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while)     mgc_reg_pos_1_0_0_1_1_1_1                                                                                            0.0000  15.4809 
                                                                                                                                                                                                                     
      8                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                       15.3959 4.6041  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#2                                                                                                                                           0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#2.itm                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                               mgc_mux1hot_64_4                                                                                                     1.5000  15.3959 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                0.0000  15.3959 
                                                                                                                                                                                                                     
      9                                                                         inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b) inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                       15.3959 4.6041  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.b                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1                                                                                                                                           0.0000  10.5359 
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(z.out#6)(3-0)#1.itm                                                                                                                                       0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/conc#13.itm                                                                                                                                                              0.0000  10.5359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77                                  mgc_mux1hot_64_5                                                                                                     1.5000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#77.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150                                                                                                                                                       0.0000  12.0359 
        inPlaceNTT_DIT:core/COMP_LOOP:conc#150.itm                                                                                                                                                   0.0000  12.0359 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.8959 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#2                                                                                                                                           0.0000  13.8959 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#2.itm                                                                                                                                       0.0000  13.8959 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                               mgc_mux1hot_64_4                                                                                                     1.5000  15.3959 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                0.0000  15.3959 
                                                                                                                                                                                                                     
      10                                                                        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a) inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                       15.0759 4.9241  
                                                                                                                                                                                                                     
        Instance                                                                Component                                                                                                            Delta   Delay   
        --------                                                                ---------                                                                                                            -----   -----   
        inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                        mgc_reg_pos_64_0_0_0_0_0_0                                                                                           0.3200  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.a                                                                                                                                                  0.0000  0.3200  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp                               mgc_rem_64_64_1                                                                                                      6.3209  6.6409  
        inPlaceNTT_DIT:core/modulo:result:rem:cmp.z                                                                                                                                                  0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10)                                                                                                                           0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:slc(modulo:result:rem:cmp.z)(11-10).itm                                                                                                                       0.0000  6.6409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2                                  mgc_mux1hot_2_4                                                                                                      1.5000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:mux1h#2.itm                                                                                                                                                   0.0000  8.1409  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1                                    mgc_and_2_2                                                                                                          0.5500  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:and#1.itm                                                                                                                                                     0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc                                                                                                                                                          0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:conc.itm                                                                                                                                                      0.0000  8.6909  
        inPlaceNTT_DIT:core/STAGE_LOOP:acc#1:rg                                 mgc_addc_64_0_64_0_64                                                                                                1.8450  10.5359 
        inPlaceNTT_DIT:core/z.out#6                                                                                                                                                                  0.0000  10.5359 
        inPlaceNTT_DIT:core/modulo:result:mux                                   mgc_mux_64_1_2                                                                                                       0.0800  10.6159 
        inPlaceNTT_DIT:core/modExp:base#1.sva:mx1                                                                                                                                                    0.0000  10.6159 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#78                                  mgc_mux1hot_64_3                                                                                                     0.5500  11.1659 
        inPlaceNTT_DIT:core/COMP_LOOP:mux1h#78.itm                                                                                                                                                   0.0000  11.1659 
        inPlaceNTT_DIT:core/COMP_LOOP:or#30                                     mgc_or_64_2                                                                                                          0.5500  11.7159 
        inPlaceNTT_DIT:core/COMP_LOOP:or#30.itm                                                                                                                                                      0.0000  11.7159 
        inPlaceNTT_DIT:core/STAGE_LOOP:acc:rg                                   mgc_addc_65_0_64_1_65                                                                                                1.8600  13.5759 
        inPlaceNTT_DIT:core/z.out#5                                                                                                                                                                  0.0000  13.5759 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#2                                                                                                                                           0.0000  13.5759 
        inPlaceNTT_DIT:core/COMP_LOOP:slc(z.out#5)(63-0)#2.itm                                                                                                                                       0.0000  13.5759 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2                               mgc_mux1hot_64_4                                                                                                     1.5000  15.0759 
        inPlaceNTT_DIT:core/modulo:result:mux1h#2.itm                                                                                                                                                0.0000  15.0759 
                                                                                                                                                                                                                     
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                               Port                                             Slack (Delay) Messages 
      ---------------------------------------------------------------------- ---------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT:core/reg(p)                                             p:rsci.idat                                    20.0000  0.0000          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                             STAGE_LOOP:i:STAGE_LOOP:i:mux.itm               9.3841 10.6159          
      inPlaceNTT_DIT:core/reg(r)                                             r:rsci.idat                                    20.0000  0.0000          
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(3):obj.ld)                   and#106.itm                                     5.0041 14.9959          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                       modulo:result:mux1h#2.itm                       4.6041 15.3959          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                       p.sva                                          10.9250  9.0750          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)                  operator-<64,false>:mux.itm                     6.0241 13.9759          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))             STAGE_LOOP:mux.itm                             18.8200  1.1800          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)                         STAGE_LOOP:lshift.psp.sva:mx0w0                19.0500  0.9500          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                   slc(operator-<64,false>:mux1h#2.rgt)(64).itm    4.0541 15.9459          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                 slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm  4.0541 15.9459          
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j#1(12:0).sva(11:0))                  VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm        8.9141 11.0859          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:2)#1.sva(6:0))                   COMP_LOOP:k:COMP_LOOP:k:and.itm                 5.5541 14.4459          
      inPlaceNTT_DIT:core/reg(modExp:result)                                 modExp:result:mux1h#1.itm                       8.9141 11.0859          
      inPlaceNTT_DIT:core/reg(modExp:base#1)                                 r:mux1h#1.itm                                   7.9641 12.0359          
      inPlaceNTT_DIT:core/reg(tmp#10.lpi#4.dfm)                              COMP_LOOP:mux1h#10.itm                          8.6711 11.3289          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:COMP_LOOP:slc(COMP_LOOP:acc#12)(7)) COMP_LOOP:or#4.itm                              8.2011 11.7989          
      inPlaceNTT_DIT:core/reg(exit:VEC_LOOP-1:COMP_LOOP-1:modExp#1:while)    modExp:while:mux1h.itm                          4.5191 15.4809          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:COMP_LOOP-1:acc#8)                  modExp:while:modExp:while:mux.itm               7.4591 12.5409          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc.psp#1)                           z.out#1                                        14.0750  5.9250          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                               z.out#2                                        16.0250  3.9750          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#11.psp#1)                        z.out#4                                        17.7700  2.2300          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)#1                             z.out#3                                         7.3500 12.6500          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)                             COMP_LOOP:or#5.itm                             17.5600  2.4400          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(1)#1)                             COMP_LOOP:and#9.itm                            15.5100  4.4900          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(2)#1)                             COMP_LOOP:mux1h#30.itm                         17.0100  2.9900          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(3)#1)                             COMP_LOOP:mux1h#33.itm                         17.0100  2.9900          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(4)#1)                             COMP_LOOP:mux1h#36.itm                         17.0100  2.9900          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5)#1)                             COMP_LOOP:mux1h#39.itm                         17.0100  2.9900          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(6)#1)                             COMP_LOOP:mux1h#42.itm                         17.0100  2.9900          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(7)#1)                             COMP_LOOP:and#8.itm                            15.5100  4.4900          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:COMP_LOOP-2:slc(COMP_LOOP:acc)(9))  COMP_LOOP:COMP_LOOP:mux#1.itm                  15.4950  4.5050          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(12:1)#1)                  STAGE_LOOP:slc(z.out#6)(12-0)#26.itm            9.4641 10.5359          
      inPlaceNTT_DIT:core/reg(VEC_LOOP-1:acc#1.psp)#1                        STAGE_LOOP:slc(z.out#6)(12-0)#8.itm             9.4641 10.5359          
      inPlaceNTT_DIT                                                         vec:rsc(0)(0).adra                              7.4641 12.5359          
      inPlaceNTT_DIT                                                         vec:rsc(0)(0).da                                8.8841 11.1159          
      inPlaceNTT_DIT                                                         vec:rsc(0)(0).wea                              16.6600  3.3400          
      inPlaceNTT_DIT                                                         vec:rsc.triosy(0)(0).lz                        19.6800  0.3200          
      inPlaceNTT_DIT                                                         vec:rsc(0)(1).adra                              7.4641 12.5359          
      inPlaceNTT_DIT                                                         vec:rsc(0)(1).da                                8.8841 11.1159          
      inPlaceNTT_DIT                                                         vec:rsc(0)(1).wea                              16.6600  3.3400          
      inPlaceNTT_DIT                                                         vec:rsc.triosy(0)(1).lz                        19.6800  0.3200          
      inPlaceNTT_DIT                                                         vec:rsc(0)(2).adra                              7.4641 12.5359          
      inPlaceNTT_DIT                                                         vec:rsc(0)(2).da                                8.8841 11.1159          
      inPlaceNTT_DIT                                                         vec:rsc(0)(2).wea                              16.6600  3.3400          
      inPlaceNTT_DIT                                                         vec:rsc.triosy(0)(2).lz                        19.6800  0.3200          
      inPlaceNTT_DIT                                                         vec:rsc(0)(3).adra                              7.4641 12.5359          
      inPlaceNTT_DIT                                                         vec:rsc(0)(3).da                                8.8841 11.1159          
      inPlaceNTT_DIT                                                         vec:rsc(0)(3).wea                              16.6600  3.3400          
      inPlaceNTT_DIT                                                         vec:rsc.triosy(0)(3).lz                        19.6800  0.3200          
      inPlaceNTT_DIT                                                         p:rsc.triosy.lz                                19.6800  0.3200          
      inPlaceNTT_DIT                                                         r:rsc.triosy.lz                                19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     1 
    -                   8     2 
    -                  65     1 
    -                  64     2 
    -                  12     2 
    -                  11     1 
    -                  10     2 
    and                         
    -                   7     1 
    -                   2     2 
    -                  12     1 
    -                   1   322 
    div                         
    -                  65     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    mux                         
    -                   7     3 
    -                  65     1 
    -                  64     2 
    -                  63     1 
    -                   4     1 
    -                   2     2 
    -                  11     1 
    -                  10     1 
    -                   1   708 
    mux1h                       
    -                   9     2 
    -                  65     1 
    -                  64     9 
    -                   3     1 
    -                   2     2 
    -                  12     1 
    -                  10     2 
    -                   1    18 
    nand                        
    -                   1    58 
    nor                         
    -                   1   334 
    not                         
    -                   9     3 
    -                   7     2 
    -                  64     2 
    -                   2     1 
    -                   1   898 
    or                          
    -                  64     1 
    -                   2     2 
    -                   1   381 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0     6 
    reg                         
    -                   7     1 
    -                  65     1 
    -                  64     9 
    -                   4     1 
    -                  12     5 
    -                  11     1 
    -                  10     3 
    -                   1    13 
    rem                         
    -                  64     1 
    xnor                        
    -                   1     1 
    
  End of Report
