   10.336474] RTW: txrx_state : 0
[   10.336481] RTW: curr_tx_rate : CCK_1M (L)
[   10.336486] RTW: curr_tx_bw : 20MHz
[   10.336491] RTW: curr_retry_ratio : 0
[   10.336497] RTW: ra_mask : 0x00000000000fffff
[   10.336497] 
[   10.338804] RTW: recv eapol packet 1/4
[   10.340093] RTW: send eapol packet 2/4
[   10.346141] RTW: recv eapol packet 3/4
[   10.346497] RTW: send eapol packet 4/4
[   10.347677] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.347974] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.685708] codec_codec_ctl: set repaly channel...
[   13.685746] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.685753] codec_codec_ctl: set sample rate...
[   13.685838] codec_codec_ctl: set device...
[   13.919156] codec_set_device: set device: speaker...
[   64.254576] ISP Register Monitor v1.3 initializing
[   64.254714] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   64.282148] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   64.283714] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   64.283851] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   65.981386] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   65.983520] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   65.983538] *** PROBE: ISP device allocated successfully: 80514000 ***
[   65.983554] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   65.983559] *** PROBE: ISP device mutex and spinlock initialized ***
[   65.983566] *** PROBE: Event callback structure initialized at 0x80557680 (offset 0xc from isp_dev) ***
[   65.983576] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   65.983584] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   65.983590] *** PROBE: Platform data: c06b5df0 ***
[   65.983595] *** PROBE: Platform data validation passed ***
[   65.983600] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   65.983606] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   65.983612] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   65.983617] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   65.983623] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   66.004783] All ISP subdev platform drivers registered successfully
[   66.009212] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   66.009227] *** Registering platform device 0 from platform data ***
[   66.013852] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   66.013868] *** tx_isp_subdev_init: pdev=c06b5ad0, sd=8521b800, ops=c06b60f0 ***
[   66.013874] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   66.013881] *** tx_isp_subdev_init: ops=c06b60f0, ops->core=c06b6124 ***
[   66.013887] *** tx_isp_subdev_init: ops->core->init=c066c288 ***
[   66.013894] *** tx_isp_subdev_init: Set sd->dev=c06b5ae0, sd->pdev=c06b5ad0 ***
[   66.013900] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   66.013906] tx_isp_module_init: Module initialized for isp-w00
[   66.013912] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.013918] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   66.013926] tx_isp_subdev_init: platform_get_resource returned c06b5bc8 for device isp-w00
[   66.013934] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   66.013943] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   66.013949] isp_subdev_init_clks: Using platform data clock arrays: c06b5bb8
[   66.013955] isp_subdev_init_clks: Using platform data clock configs
[   66.013962] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.013974] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.013981] Clock cgu_isp enabled successfully
[   66.013988] Platform data clock[1]: name=isp, rate=65535
[   66.013995] Clock isp enabled successfully
[   66.017366] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   66.017380] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   66.017390] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   66.017399] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   66.017411] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   66.017420] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   66.017430] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   66.017439] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   66.017452] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   66.017461] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   66.017470] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   66.017480] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   66.017489] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   66.017498] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   66.017508] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   66.017517] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   66.017526] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   66.017535] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   66.017544] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   66.017554] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   66.017563] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   66.017572] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   66.017582] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   66.017591] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   66.017600] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   66.017610] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   66.017619] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   66.017635] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   66.017644] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   66.017654] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   66.020885] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   66.020900] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   66.020908] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.020918] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   66.020928] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.020937] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   66.020950] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.020960] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.020968] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   66.020978] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   66.020988] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   66.020998] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   66.021007] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   66.021016] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   66.021026] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   66.021035] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   66.021044] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   66.021054] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   66.021063] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   66.021074] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   66.021083] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   66.022902] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   66.022915] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   66.022926] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   66.022934] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.022944] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.022953] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   66.022962] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   66.022972] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   66.022998] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   66.023007] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   66.023018] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   66.023027] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.023038] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.023048] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.023057] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   66.023066] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.023076] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.023084] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   66.023096] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.023105] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.023358] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   66.023367] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.023376] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.023386] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.023395] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   66.023405] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.023414] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.023424] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.023433] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   66.023442] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   66.023452] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   66.023460] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   66.023470] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   66.023479] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   66.023489] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   66.023498] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   66.023509] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   66.023518] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   66.023528] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   66.023537] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   66.023546] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   66.038996] CPM clock gates configured
[   66.039009] isp_subdev_init_clks: Successfully initialized 2 clocks
[   66.039019] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5ad0, sd=8521b800, ourISPdev=80514000 ***
[   66.039028] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   66.039034] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   66.039038] *** DEBUG: About to check device name matches ***
[   66.039045] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   66.039052] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[   66.039058] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[   66.039065] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[   66.039071] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   66.039077] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.039098] *** Platform device 0 (isp-w00) registered successfully ***
[   66.039105] *** Registering platform device 1 from platform data ***
[   66.044196] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   66.044211] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   66.044218] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   66.044224] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   66.044230] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   66.044236] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   66.044242] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   66.044248] *** VIC will operate in FULL mode with complete buffer operations ***
[   66.044253] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   66.044260] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   66.044266] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   66.044272] *** VIC PROBE: Stored vic_dev pointer 80498000 in subdev dev_priv ***
[   66.044278] *** VIC PROBE: Set host_priv to vic_dev 80498000 for Binary Ninja compatibility ***
[   66.044284] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   66.044292] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   66.044299] *** tx_isp_subdev_init: pdev=c06b5be8, sd=80498000, ops=c06b6070 ***
[   66.044305] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   66.044312] *** tx_isp_subdev_init: ops=c06b6070, ops->core=c06b608c ***
[   66.044318] *** tx_isp_subdev_init: ops->core->init=c0681dac ***
[   66.044325] *** tx_isp_subdev_init: Set sd->dev=c06b5bf8, sd->pdev=c06b5be8 ***
[   66.044331] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   66.044337] tx_isp_module_init: Module initialized for isp-w02
[   66.044343] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.044351] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   66.044358] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   66.044368] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674928, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   66.044376] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674928, thread=c0667584 ***
[   66.046645] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.046656] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   66.046663] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   66.046672] tx_isp_subdev_init: platform_get_resource returned c06b5ce0 for device isp-w02
[   66.046680] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   66.046690] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   66.046697] isp_subdev_init_clks: Using platform data clock arrays: c06b5cd0
[   66.046704] isp_subdev_init_clks: Using platform data clock configs
[   66.046712] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.046728] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.046734] Clock cgu_isp enabled successfully
[   66.046740] Platform data clock[1]: name=isp, rate=65535
[   66.046748] Clock isp enabled successfully
[   66.068984] CPM clock gates configured
[   66.068998] isp_subdev_init_clks: Successfully initialized 2 clocks
[   66.069008] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5be8, sd=80498000, ourISPdev=80514000 ***
[   66.069016] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   66.069022] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   66.069027] *** DEBUG: About to check device name matches ***
[   66.069033] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   66.069039] *** DEBUG: Retrieved vic_dev from subdev data: 80498000 ***
[   66.069045] *** DEBUG: About to set ourISPdev->vic_dev = 80498000 ***
[   66.069051] *** DEBUG: ourISPdev before linking: 80514000 ***
[   66.069056] *** DEBUG: ourISPdev->vic_dev set to: 80498000 ***
[   66.069062] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   66.069068] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   66.069074] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   66.069081] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.069087] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   66.069092] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   66.069098] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   66.069122] *** Platform device 1 (isp-w02) registered successfully ***
[   66.069128] *** Registering platform device 2 from platform data ***
[   66.074516] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   66.074532] *** tx_isp_subdev_init: pdev=c06b59f8, sd=8540ac00, ops=c06b6f54 ***
[   66.074538] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   66.074544] *** tx_isp_subdev_init: ops=c06b6f54, ops->core=c06b6f74 ***
[   66.074550] *** tx_isp_subdev_init: ops->core->init=c068e100 ***
[   66.074557] *** tx_isp_subdev_init: Set sd->dev=c06b5a08, sd->pdev=c06b59f8 ***
[   66.074564] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6f54 ***
[   66.074570] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b60f0 ***
[   66.074576] tx_isp_module_init: Module initialized for isp-w01
[   66.074582] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.074590] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b59f8, sd=8540ac00, ourISPdev=80514000 ***
[   66.074598] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   66.074604] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   66.074608] *** DEBUG: About to check device name matches ***
[   66.074614] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   66.074620] *** LINKED VIN device: 8540ac00 ***
[   66.074627] *** VIN SUBDEV OPS CONFIGURED: core=c06b6f74, video=c06b6f68, s_stream=c068e2f8 ***
[   66.074634] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   66.074640] *** VIN PROBE: Set dev_priv to vin_dev 8540ac00 AFTER subdev_init ***
[   66.074646] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.074665] *** Platform device 2 (isp-w01) registered successfully ***
[   66.074672] *** Registering platform device 3 from platform data ***
[   66.077136] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   66.077152] *** tx_isp_subdev_init: pdev=c06b58b8, sd=8540a800, ops=c06b61a4 ***
[   66.077158] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   66.077165] *** tx_isp_subdev_init: ops=c06b61a4, ops->core=c06bd02c ***
[   66.077171] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   66.077178] *** tx_isp_subdev_init: Set sd->dev=c06b58c8, sd->pdev=c06b58b8 ***
[   66.077184] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b61a4 ***
[   66.077191] *** tx_isp_subdev_init: ops->sensor=c06bd020, csi_subdev_ops=c06b60f0 ***
[   66.077197] tx_isp_module_init: Module initialized for isp-fs
[   66.077202] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.077209] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   66.077216] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   66.077222] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   66.077229] *** FS PROBE: Set dev_priv to fs_dev 8540a800 AFTER subdev_init ***
[   66.077236] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   66.077254] *** Platform device 3 (isp-fs) registered successfully ***
[   66.077261] *** Registering platform device 4 from platform data ***
[   66.079198] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   66.079212] *** tx_isp_create_core_device: Creating ISP core device ***
[   66.079221] *** tx_isp_create_core_device: Core device created successfully: 80498400 ***
[   66.079228] *** CORE PROBE: Set dev_priv to core_dev 80498400 ***
[   66.079234] *** CORE PROBE: Set host_priv to core_dev 80498400 - PREVENTS BadVA CRASH ***
[   66.079240] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   66.079248] *** tx_isp_subdev_init: pdev=c06b5780, sd=80498400, ops=c06b5ea8 ***
[   66.079254] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   66.079261] *** tx_isp_subdev_init: ops=c06b5ea8, ops->core=c06b5ed4 ***
[   66.079267] *** tx_isp_subdev_init: ops->core->init=c067e8fc ***
[   66.079274] *** tx_isp_subdev_init: Set sd->dev=c06b5790, sd->pdev=c06b5780 ***
[   66.079280] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   66.079286] tx_isp_module_init: Module initialized for isp-m0
[   66.079292] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.079300] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   66.079307] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   66.079317] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674928, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   66.079326] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674928, thread=c0667584 ***
[   66.084458] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.084471] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   66.084478] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   66.084487] tx_isp_subdev_init: platform_get_resource returned c06b5880 for device isp-m0
[   66.084495] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   66.084505] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   66.084512] isp_subdev_init_clks: Using platform data clock arrays: c06b5868
[   66.084518] isp_subdev_init_clks: Using platform data clock configs
[   66.084526] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.084535] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.084541] Clock cgu_isp enabled successfully
[   66.084548] Platform data clock[1]: name=isp, rate=65535
[   66.084554] Clock isp enabled successfully
[   66.084561] Platform data clock[2]: name=csi, rate=65535
[   66.084568] Clock csi enabled successfully
[   66.091391] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   66.091405] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.091415] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.108989] CPM clock gates configured
[   66.109003] isp_subdev_init_clks: Successfully initialized 3 clocks
[   66.109012] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5780, sd=80498400, ourISPdev=80514000 ***
[   66.109022] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   66.109028] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   66.109032] *** DEBUG: About to check device name matches ***
[   66.109039] *** DEBUG: CORE device name matched! Setting up Core device ***
[   66.109045] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   66.109053] *** tx_isp_link_core_device: Linking core device 80498400 to ISP device 80514000 ***
[   66.109058] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.109065] *** Core subdev already registered at slot 3: 80498400 ***
[   66.109071] *** LINKED CORE device: 80498400 ***
[   66.109076] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   66.109082] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   66.109088] *** tx_isp_core_device_init: Initializing core device: 80498400 ***
[   66.109100] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   66.109106] *** tx_isp_core_device_init: Core device initialized successfully ***
[   66.109111] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   66.109118] *** tx_isp_link_core_device: Linking core device 80498400 to ISP device 80514000 ***
[   66.109124] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.109130] *** Core subdev already registered at slot 3: 80498400 ***
[   66.109144] *** tx_isp_core_probe: Assigned frame_channels=80498800 to core_dev ***
[   66.109150] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   66.109156] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   66.109161] *** tx_isp_core_probe: Calling sensor_early_init ***
[   66.109166] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   66.109172] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   66.109178] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   66.109184] ispcore_slake_module: VIC device=80498000, state=1ispcore_slake_module: Processing subdevices
[   66.109193] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   66.109202] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   66.109208] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   66.109214] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   66.109220] ispcore_slake_module: CSI slake success
[   66.109224] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   66.109230] *** tx_isp_vic_slake_subdev: ENTRY - sd=80498000 ***
[   66.109237] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80498000, current state=1 ***
[   66.109244] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   66.109249] ispcore_slake_module: VIC slake success
[   66.109254] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   66.109259] ispcore_slake_module: Managing ISP clocks
[   66.109263] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   66.109270] ispcore_slake_module: Complete, result=0<6>[   66.109276] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   66.109282] *** tx_isp_core_probe: Core device setup complete ***
[   66.109287] ***   - Core device: 80498400 ***
[   66.109292] ***   - Channel count: 6 ***
[   66.109298] ***   - Linked to ISP device: 80514000 ***
[   66.109303] *** tx_isp_core_probe: Initializing core tuning system ***
[   66.109308] isp_core_tuning_init: Initializing tuning data structure
[   66.109320] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   66.109326] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   66.109332] *** SAFE: mode_flag properly initialized using struct member access ***
[   66.109337] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   66.109342] *** tx_isp_core_probe: Set platform driver data ***
[   66.109347] *** tx_isp_core_probe: Set global core device reference ***
[   66.109352] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   66.109358] ***   - Core device: 80498400 ***
[   66.109364] ***   - Tuning device: 84bf6000 ***
[   66.109368] *** tx_isp_core_probe: Creating frame channel devices ***
[   66.109374] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   66.114941] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   66.117460] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   66.125064] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   66.127585] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   66.127596] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   66.127602] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   66.127608] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   66.127614] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   66.127622] tisp_code_create_tuning_node: Allocated dynamic major 251
[   66.133524] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   66.133536] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   66.133541] *** tx_isp_core_probe: Core probe completed successfully ***
[   66.133562] *** Platform device 4 (isp-m0) registered successfully ***
[   66.133568] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   66.133592] *** Created /proc/jz/isp directory ***
[   66.133600] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   66.133609] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   66.133615] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   66.133622] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683b40 ***
[   66.133630] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 80498000 for isp-w02 ***
[   66.133638] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   66.133645] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   66.133654] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   66.133663] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   66.133672] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   66.133678] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   66.133683] *** Misc device registration handled via main tx-isp device ***
[   66.133688] *** Misc device registration handled via main tx-isp device ***
[   66.133694] *** Misc device registration handled via main tx-isp device ***
[   66.133699] *** Misc device registration handled via main tx-isp device ***
[   66.133704] *** Misc device registration handled via main tx-isp device ***
[   66.133710] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   66.133719] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   66.133726] *** Frame channel 1 initialized: 640x360, state=2 ***
[   66.133732] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   66.133739] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80498000 ***
[   66.133744] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   66.133749] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   66.133755] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   66.133761] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   66.133767] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   66.133772] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   66.133778] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   66.133783] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   66.133788] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   66.133794] *** PROBE: Binary Ninja reference implementation complete ***
[   66.140436] *** tx_isp_init: Platform device and driver registered successfully ***
[   66.166139] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   66.169578] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   66.171436] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   66.171478] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   66.171488] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   67.016052] === gc2053 SENSOR MODULE INIT ===
[   67.021284] gc2053 I2C driver registered, waiting for device creation by ISP
[   69.207689] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   69.207702] === ISP Subdevice Array Status ===
[   69.207711]   [0]: isp-w00 (sd=8521b800)
[   69.207718]   [1]: isp-w02 (sd=80498000)
[   69.207725]   [2]: isp-w01 (sd=8540ac00)
[   69.207731]   [3]: isp-m0 (sd=80498400)
[   69.207737]   [4]: (empty)
[   69.207741]   [5]: (empty)
[   69.207747]   [6]: (empty)
[   69.207751]   [7]: (empty)
[   69.207757]   [8]: (empty)
[   69.207761]   [9]: (empty)
[   69.207767]   [10]: (empty)
[   69.207772]   [11]: (empty)
[   69.207777]   [12]: (empty)
[   69.207782]   [13]: (empty)
[   69.207787]   [14]: (empty)
[   69.207792]   [15]: (empty)
[   69.207797] === End Subdevice Array ===
[   69.207803] *** tx_isp_open: Found core subdev 80498400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   69.207810] *** DEBUG: core_sd->dev_priv=80498400, core_sd->host_priv=80498400 ***
[   69.207817] *** DEBUG: core_sd->pdev=c06b5780, core_sd->ops=c06b5ea8 ***
[   69.207824] *** ispcore_core_ops_init: ENTRY - sd=80498400, on=1 ***
[   69.207831] *** ispcore_core_ops_init: sd->dev_priv=80498400, sd->host_priv=80498400 ***
[   69.207838] *** ispcore_core_ops_init: sd->pdev=c06b5780, sd->ops=c06b5ea8 ***
[   69.207844] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   69.207850] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   69.207858] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.207864] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   69.207869] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   69.207875] *** ispcore_core_ops_init: s0 (core_dev) = 80498400 from sd->host_priv ***
[   69.207882] ispcore_core_ops_init: core_dev=80498400, vic_dev=80498000, vic_state=1
[   69.207887] ispcore_core_ops_init: Complete, result=0<6>[   69.207892] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   69.207898] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   69.208244] ISP IOCTL: cmd=0x805056c1 arg=0x7721bd60
[   69.208259] subdev_sensor_ops_ioctl: cmd=0x2000000
[   69.208265] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   69.208270] *** Creating I2C sensor device on adapter 0 ***
[   69.208279] *** Creating I2C device: gc2053 at 0x37 ***
[   69.208284] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   69.208292] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   69.208297] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   69.219964] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   69.220277] === GC2053 SENSOR PROBE START ===
[   69.220294] sensor_probe: client=854e1c00, addr=0x37, adapter=84074c10 (i2c0)
[   69.220299] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   69.220305] Requesting reset GPIO 18
[   69.220313] GPIO reset sequence: HIGH -> LOW -> HIGH
[   69.448950] GPIO reset sequence completed successfully
[   69.448963] === GPIO INITIALIZATION COMPLETE ===
[   69.448973] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   69.448989] sensor_probe: data_interface=1, sensor_max_fps=30
[   69.448994] sensor_probe: MIPI 30fps
[   69.449001] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   69.449009] *** tx_isp_subdev_init: pdev=c06df168, sd=85c3a000, ops=c06df248 ***
[   69.449015] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   69.449022] *** tx_isp_subdev_init: ops=c06df248, ops->core=c06df274 ***
[   69.449028] *** tx_isp_subdev_init: ops->core->init=c06dc6bc ***
[   69.449035] *** tx_isp_subdev_init: Set sd->dev=c06df178, sd->pdev=c06df168 ***
[   69.449042] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06df248, ops->sensor=c06df25c ***
[   69.449047] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   69.449055] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85c3a000 ***
[   69.449061] *** tx_isp_subdev_init: SENSOR ops=c06df248, ops->sensor=c06df25c ***
[   69.449067] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   69.449073] tx_isp_module_init: Module initialized for (null)
[   69.449079] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   69.449087] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06df168, sd=85c3a000, ourISPdev=80514000 ***
[   69.449095] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   69.449101] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   69.449106] *** DEBUG: About to check device name matches ***
[   69.449113] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   69.449119] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   69.449126] *** SENSOR subdev: 85c3a000, ops: c06df248 ***
[   69.449132] *** SENSOR ops->sensor: c06df25c ***
[   69.449137] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   69.449143] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   69.449217] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   69.449225] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   69.449231] sensor_probe: I2C client association complete
[   69.449239]   sd=85c3a000, client=854e1c00, addr=0x37, adapter=i2c0
[   69.449245] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   69.449253] sensor_read: reg=0xf0, client=854e1c00, adapter=i2c0, addr=0x37
[   69.449749] sensor_read: reg=0xf0 value=0x20 SUCCESS
d[   69.449759] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   69.449765] *** SUCCESS: I2C communication working after GPIO reset! ***
[   69.449773] sensor_read: reg=0xf1, client=854e1c00, adapter=i2c0, addr=0x37
[   69.450259] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   69.450267] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   69.450272] === I2C COMMUNICATION TEST COMPLETE ===
[   69.450279] Registering gc2053 with ISP framework (sd=85c3a000, sensor=85c3a000)
[   69.450285] gc2053 registered with ISP framework successfully
[   69.450307] *** MIPS-SAFE: I2C device created successfully at 0x854e1c00 ***
[   69.450314] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   69.450321] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   69.450327] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   69.450334] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   69.450369] ISP IOCTL: cmd=0xc050561a arg=0x7fa92168
[   69.450376] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   69.450383] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   69.450391] ISP IOCTL: cmd=0xc050561a arg=0x7fa92168
[   69.450397] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   69.450403] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   69.450410] ISP IOCTL: cmd=0xc0045627 arg=0x7fa921c0
[   69.450421] ISP IOCTL: cmd=0x800856d5 arg=0x7fa921b8
[   69.450426] TX_ISP_GET_BUF: IOCTL handler called
[   69.450433] TX_ISP_GET_BUF: core_dev=80498400, isp_dev=80514000
[   69.450439] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   69.450446] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   69.530123] ISP IOCTL: cmd=0x800856d4 arg=0x7fa921b8
[   69.530137] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   69.530365] ISP IOCTL: cmd=0x40045626 arg=0x7fa921d0
[   69.530378] subdev_sensor_ops_ioctl: cmd=0x2000003
[   69.530384] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   69.530391] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   69.530397] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   69.530405] ISP IOCTL: cmd=0x80045612 arg=0x0
[   69.530413] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   69.530418] === ISP Subdevice Array Status ===
[   69.530426]   [0]: isp-w00 (sd=8521b800)
[   69.530433]   [1]: isp-w02 (sd=80498000)
[   69.530505]   [2]: isp-w01 (sd=8540ac00)
[   69.530514]   [3]: isp-m0 (sd=80498400)
[   69.530521]   [4]: gc2053 (sd=85c3a000)
[   69.530527]   [5]: gc2053 (sd=85c3a000)
[   69.530532]   [6]: (empty)
[   69.530537]   [7]: (empty)
[   69.530543]   [8]: (empty)
[   69.530547]   [9]: (empty)
[   69.530553]   [10]: (empty)
[   69.530557]   [11]: (empty)
[   69.530563]   [12]: (empty)
[   69.530567]   [13]: (empty)
[   69.530573]   [14]: (empty)
[   69.530578]   [15]: (empty)
[   69.530583] === End Subdevice Array ===
[   69.530588] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   69.530593] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   69.530599] *** ispcore_activate_module: Fixed for our struct layouts ***
[   69.530605] *** VIC device in state 1, proceeding with activation ***
[   69.530611] *** CLOCK CONFIGURATION SECTION: clk_array=85478580, clk_count=2 ***
[   69.530619] Clock 0 set to 100000000 Hz
[   69.530625] Clock 0 enabled
[   69.530631] Clock 1 set to 100000000 Hz
[   69.530637] Clock 1 enabled
[   69.530641] *** SUBDEVICE VALIDATION SECTION ***
[   69.530646] VIC device state set to 2 (activated)
[   69.530651] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   69.530656] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   69.530661] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   69.530667] *** SUBDEVICE INITIALIZATION LOOP ***
[   69.530672] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
m[   69.530678] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   69.530686] *** SENSOR_INIT: gc2053 enable=1 ***
[   69.530694] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   69.530701] *** CALLING SENSOR_WRITE_ARRAY WITH c06dfe20 (should be 137 registers) ***
[   69.530711] sensor_write: reg=0xfe val=0x80, client=854e1c00, adapter=i2c0, addr=0x37
[   69.531029] sensor_write: reg=0xfe val=0x80 SUCCESS
[   69.531037] sensor_write_array: reg[1] 0xfe=0x80 OK
[   69.531046] sensor_write: reg=0xfe val=0x80, client=854e1c00, adapter=i2c0, addr=0x37
[   69.531365] sensor_write: reg=0xfe val=0x80 SUCCESS
[   69.531372] sensor_write_array: reg[2] 0xfe=0x80 OK
[   69.531380] sensor_write: reg=0xfe val=0x80, client=854e1c00, adapter=i2c0, addr=0x37
[   69.531694] sensor_write: reg=0xfe val=0x80 SUCCESS
[   69.531701] sensor_write_array: reg[3] 0xfe=0x80 OK
[   69.531709] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.532031] sensor_write: reg=0xfe val=0x00 SUCCESS
[   69.532038] sensor_write_array: reg[4] 0xfe=0x00 OK
[   69.532046] sensor_write: reg=0xf2 val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.532359] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   69.532367] sensor_write_array: reg[5] 0xf2=0x00 OK
[   69.532375] sensor_write: reg=0xf3 val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.532688] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   69.532695] sensor_write_array: reg[6] 0xf3=0x00 OK
[   69.532703] sensor_write: reg=0xf4 val=0x36, client=854e1c00, adapter=i2c0, addr=0x37
[   69.533017] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   69.533023] sensor_write_array: reg[7] 0xf4=0x36 OK
[   69.533032] sensor_write: reg=0xf5 val=0xc0, client=854e1c00, adapter=i2c0, addr=0x37
[   69.533345] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   69.533352] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   69.533361] sensor_write: reg=0xf6 val=0x44, client=854e1c00, adapter=i2c0, addr=0x37
[   69.538964] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   69.538976] sensor_write_array: reg[9] 0xf6=0x44 OK
[   69.538986] sensor_write: reg=0xf7 val=0x01, client=854e1c00, adapter=i2c0, addr=0x37
[   69.539303] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   69.539311] sensor_write_array: reg[10] 0xf7=0x01 OK
[   69.539320] sensor_write: reg=0xf8 val=0x68, client=854e1c00, adapter=i2c0, addr=0x37
[   69.539638] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   69.539648] sensor_write: reg=0xf9 val=0x40, client=854e1c00, adapter=i2c0, addr=0x37
[   69.539962] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   69.539971] sensor_write: reg=0xfc val=0x8e, client=854e1c00, adapter=i2c0, addr=0x37
[   69.540284] sensor_write: reg=0xfc val=0x8e SUCCESS
[   69.540293] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.540661] sensor_write: reg=0xfe val=0x00 SUCCESS
[   69.540671] sensor_write: reg=0x87 val=0x18, client=854e1c00, adapter=i2c0, addr=0x37
[   69.540987] sensor_write: reg=0x87 val=0x18 SUCCESS
[   69.540995] sensor_write: reg=0xee val=0x30, client=854e1c00, adapter=i2c0, addr=0x37
[   69.541307] sensor_write: reg=0xee val=0x30 SUCCESS
[   69.541315] sensor_write: reg=0xd0 val=0xb7, client=854e1c00, adapter=i2c0, addr=0x37
[   69.541629] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   69.541637] sensor_write: reg=0x03 val=0x04, client=854e1c00, adapter=i2c0, addr=0x37
[   69.541951] sensor_write: reg=0x03 val=0x04 SUCCESS
[   69.541959] sensor_write: reg=0x04 val=0x60, client=854e1c00, adapter=i2c0, addr=0x37
[   69.542272] sensor_write: reg=0x04 val=0x60 SUCCESS
[   69.542281] sensor_write: reg=0x05 val=0x04, client=854e1c00, adapter=i2c0, addr=0x37
[   69.542593] sensor_write: reg=0x05 val=0x04 SUCCESS
[   69.542602] sensor_write: reg=0x06 val=0x4c, client=854e1c00, adapter=i2c0, addr=0x37
[   69.542915] sensor_write: reg=0x06 val=0x4c SUCCESS
[   69.542923] sensor_write: reg=0x07 val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.543236] sensor_write: reg=0x07 val=0x00 SUCCESS
[   69.543245] sensor_write: reg=0x08 val=0x11, client=854e1c00, adapter=i2c0, addr=0x37
[   69.543557] sensor_write: reg=0x08 val=0x11 SUCCESS
[   69.543565] sensor_write: reg=0x09 val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.543879] sensor_write: reg=0x09 val=0x00 SUCCESS
[   69.543887] sensor_write: reg=0x0a val=0x02, client=854e1c00, adapter=i2c0, addr=0x37
[   69.546779] sensor_write: reg=0x0a val=0x02 SUCCESS
[   69.546791] sensor_write: reg=0x0b val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   69.547108] sensor_write: reg=0x0b val=0x00 SUCCESS
[   69.547117] sensor_write: reg=0x0c val=0x02, client=854e1c00, adapter=i2c0, addr=0x37
[   69.547438] sensor_write: reg=0x0c val=0x02 SUCCESS
[   69.547448] sensor_write: reg=0x0d val=0x04, client=854e1c00, adapter=i2c0, addr=0x37
[   69.547762] sensor_write: reg=0x0d val=0x04 SUCCESS
[   69.547771] sensor_write: reg=0x0e val=0x40, client=854e1c00, adapter=i2c0, addr=0x37
[   69.548085] sensor_write: reg=0x0e val=0x40 SUCCESS
[   69.548093] sensor_write: reg=0x12 val=0xe2, client=854e1c00, adapter=i2c0, addr=0x37
[   69.548407] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   69.548415] sensor_write: reg=0x13 val=0x16, client=854e1c00, adapter=i2c0, addr=0x37
[   69.548728] sensor_write: reg=0x13 val=0x16 SUCCESS
[   69.548737] sensor_write: reg=0x19 val=0x0a, client=854e1c00, adapter=i2c0, addr=0x37
[   69.549099] sensor_write: reg=0x19 val=0x0a SUCCESS
[   69.549111] sensor_write: reg=0x21 val=0x1c, client=854e1c00, adapter=i2c0, addr=0x37
[   69.549424] sensor_write: reg=0x21 val=0x1c SUCCESS
[   69.549433] sensor_write: reg=0x28 val=0x0a, client=854e1c00, adapter=i2c0, addr=0x37
[   69.558976] sensor_write: reg=0x28 val=0x0a SUCCESS
[   69.558993] sensor_write: reg=0x29 val=0x24, client=854e1c00, adapter=i2c0, addr=0x37
[   69.559311] sensor_write: reg=0x29 val=0x24 SUCCESS
[   69.559319] sensor_write: reg=0x2b val=0x04, client=854e1c00, adapter=i2c0, addr=0x37
[   69.559637] sensor_write: reg=0x2b val=0x04 SUCCESS
[   69.559645] sensor_write: reg=0x32 val=0xf8, client=854e1c00, adapter=i2c0, addr=0x37
[   69.560857] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   69.560874] sensor_write: reg=0x37 val=0x03, client=854e1c00, adapter=i2c0, addr=0x37
[   69.561191] sensor_write: reg=0x37 val=0x03 SUCCESS
[   69.561199] sensor_write: reg=0x39 val=0x15, client=854e1c00, adapter=i2c0, addr=0x37
[   69.561516] sensor_write: reg=0x39 val=0x15 SUCCESS
[   69.561525] sensor_write: reg=0x43 val=0x07, client=854e1c00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[   69.644248] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   69.644254] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   69.644259] *** This should eliminate green frames by enabling proper color processing ***
[   69.644266] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   69.644272] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   69.644279] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   69.644286] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   69.644292] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   69.644299] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   69.644306] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   69.644312] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   69.644318] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   69.644324] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   69.644330] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   69.644335] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   69.644340] *** tisp_init: Standard tuning parameters loaded successfully ***
[   69.644346] *** tisp_init: Custom tuning parameters loaded successfully ***
[   69.644352] tisp_set_csc_version: Setting CSC version 0
[   69.644358] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   69.644365] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   69.644371] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   69.644377] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   69.644384] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   69.644390] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   69.644395] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   69.644402] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   69.644408] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   69.644413] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   69.644420] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   69.644426] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   69.644432] *** tisp_init: ISP processing pipeline fully enabled ***
[   69.644438] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   69.644444] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   69.644450] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   69.644457] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   69.644464] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   69.644469] tisp_init: ISP memory buffers configured
[   69.644474] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   69.644481] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   69.644490] tiziano_ae_params_refresh: Refreshing AE parameters
[   69.644500] tiziano_ae_params_refresh: AE parameters refreshed
[   69.644506] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   69.644512] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   69.644518] tiziano_ae_para_addr: Setting up AE parameter addresses
[   69.644523] tiziano_ae_para_addr: AE parameter addresses configured
[   69.644530] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   69.644536] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   69.644544] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   69.644550] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   69.644557] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   69.644564] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   69.644571] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   69.644578] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6eb814 (Binary Ninja EXACT) ***
[   69.644585] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   69.644592] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   69.644598] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   69.644605] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   69.644611] tiziano_ae_set_hardware_param: Parameters written to AE0
[   69.644617] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   69.644624] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   69.644630] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   69.644636] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   69.644643] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   69.644650] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   69.644656] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   69.644663] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   69.644670] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   69.644676] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   69.644682] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   69.644689] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   69.644695] tiziano_ae_set_hardware_param: Parameters written to AE1
[   69.644700] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   69.644708] *** system_irq_func_set: Registered handler c0685958 at index 10 ***
[   69.658944] *** system_irq_func_set: Registered handler c0685a70 at index 27 ***
[   69.679458] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   69.679472] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   69.679482] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   69.679490] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   69.679511] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 3660.000 ms)
[   69.681956] *** system_irq_func_set: Registered handler c0685958 at index 26 ***
[   69.691306] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   69.699796] *** system_irq_func_set: Registered handler c0685b58 at index 29 ***
[   69.707426] *** system_irq_func_set: Registered handler c0685ae4 at index 28 ***
[   69.728942] *** system_irq_func_set: Registered handler c0685bcc at index 30 ***
[   69.746759] *** system_irq_func_set: Registered handler c0685c20 at index 20 ***
[   69.766941] *** system_irq_func_set: Registered handler c0685c74 at index 18 ***
[   69.774610] *** system_irq_func_set: Registered handler c0685cc8 at index 31 ***
[   69.792395] *** system_irq_func_set: Registered handler c0685d1c at index 11 ***
[   69.808838] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   69.808860] tiziano_deflicker_expt: Generated 119 LUT entries
[   69.808866] tisp_event_set_cb: Setting callback for event 1
[   69.808874] tisp_event_set_cb: Event 1 callback set to c0685558
[   69.808880] tisp_event_set_cb: Setting callback for event 6
[   69.808886] tisp_event_set_cb: Event 6 callback set to c0684ab8
[   69.808892] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   69.808933] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   69.808941] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   69.808949] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   69.808956] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   69.808961] tiziano_awb_init: AWB hardware blocks enabled
[   69.808966] tiziano_gamma_init: Initializing Gamma processing
[   69.808972] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   69.809032] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   69.809037] tiziano_gib_init: Initializing GIB processing
[   69.809042] tiziano_lsc_init: Initializing LSC processing
[   69.809048] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   69.809054] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   69.809061] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   69.809068] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   69.809073] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   69.809131] tiziano_ccm_init: Initializing Color Correction Matrix
[   69.809137] tiziano_ccm_init: Using linear CCM parameters
[   69.809142] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   69.809149] jz_isp_ccm: EV=64, CT=9984
[   69.809155] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   69.809161] cm_control: saturation=128
[   69.809166] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   69.809173] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   69.809178] tiziano_ccm_init: CCM initialized successfully
[   69.809183] tiziano_dmsc_init: Initializing DMSC processing
[   69.809188] tiziano_sharpen_init: Initializing Sharpening
[   69.809194] tiziano_sharpen_init: Using linear sharpening parameters
[   69.809199] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   69.809206] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   69.809212] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   69.809238] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   69.809245] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   69.809251] tiziano_sharpen_init: Sharpening initialized successfully
[   69.809256] tiziano_sdns_init: Initializing SDNS processing
[   69.809264] tiziano_sdns_init: Using linear SDNS parameters
[   69.809270] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   69.809277] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   69.809282] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   69.809315] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   69.809322] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   69.809327] tiziano_sdns_init: SDNS processing initialized successfully
[   69.809334] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   69.809338] tiziano_mdns_init: Using linear MDNS parameters
[   69.809349] tiziano_mdns_init: MDNS processing initialized successfully
[   69.809354] tiziano_clm_init: Initializing CLM processing
[   69.809359] tiziano_dpc_init: Initializing DPC processing
[   69.809364] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   69.809370] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   69.809377] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   69.809382] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   69.809398] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   69.809404] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   69.809410] tiziano_hldc_init: Initializing HLDC processing
[   69.809416] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   69.809422] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   69.809429] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   69.809436] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   69.809443] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   69.809450] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   69.809456] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   69.809464] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   69.809470] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   69.809477] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   69.809484] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   69.809491] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   69.809498] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   69.809503] tiziano_adr_params_refresh: Refreshing ADR parameters
[   69.809509] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   69.809514] tiziano_adr_params_init: Initializing ADR parameter arrays
[   69.809521] tisp_adr_set_params: Writing ADR parameters to registers
[   69.809554] tisp_adr_set_params: ADR parameters written to hardware
[   69.809560] tisp_event_set_cb: Setting callback for event 18
[   69.809566] tisp_event_set_cb: Event 18 callback set to c0685c74
[   69.809572] tisp_event_set_cb: Setting callback for event 2
[   69.809578] tisp_event_set_cb: Event 2 callback set to c0684754
[   69.809584] tiziano_adr_init: ADR processing initialized successfully
[   69.809590] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   69.809595] tiziano_bcsh_init: Initializing BCSH processing
[   69.809600] tiziano_ydns_init: Initializing YDNS processing
[   69.809605] tiziano_rdns_init: Initializing RDNS processing
[   69.809610] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   69.809624] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1188000 (Binary Ninja EXACT) ***
[   69.809632] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1189000 (Binary Ninja EXACT) ***
[   69.809638] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x118a000 (Binary Ninja EXACT) ***
[   69.809646] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x118b000 (Binary Ninja EXACT) ***
[   69.809652] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x118c000 (Binary Ninja EXACT) ***
[   69.809659] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x118c800 (Binary Ninja EXACT) ***
[   69.809666] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x118d000 (Binary Ninja EXACT) ***
[   69.809673] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x118d800 (Binary Ninja EXACT) ***
[   69.809680] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   69.809686] *** tisp_init: AE0 buffer allocated at 0x01188000 ***
[   69.809692] *** CRITICAL FIX: data_b2f3c initialized to 0x81188000 (prevents stack corruption) ***
[   69.809700] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[   69.809708] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[   69.809714] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[   69.809722] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[   69.809728] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[   69.809735] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[   69.809742] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[   69.809749] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[   69.809756] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   69.809762] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[   69.809767] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   69.809774] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   69.809780] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   69.809786] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   69.809792] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   69.809798] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   69.809805] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   69.809814] tiziano_ae_params_refresh: Refreshing AE parameters
[   69.809824] tiziano_ae_params_refresh: AE parameters refreshed
[   69.809830] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   69.809836] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   69.809841] tiziano_ae_para_addr: Setting up AE parameter addresses
[   69.809846] tiziano_ae_para_addr: AE parameter addresses configured
[   69.809853] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   69.809860] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   69.809866] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   69.809874] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   69.809880] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   69.809887] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   69.809894] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   69.809901] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6eb814 (Binary Ninja EXACT) ***
[   69.809908] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   69.809914] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   69.809921] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   69.809928] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   69.809934] tiziano_ae_set_hardware_param: Parameters written to AE0
[   69.809940] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   69.809946] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   69.809953] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   69.809960] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   69.809966] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   69.809973] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   69.809979] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   69.809986] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   69.809992] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   69.809999] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   69.810006] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   69.810012] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   69.810018] tiziano_ae_set_hardware_param: Parameters written to AE1
[   69.810024] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   69.810030] *** system_irq_func_set: Registered handler c0685958 at index 10 ***
[   69.827842] *** system_irq_func_set: Registered handler c0685a70 at index 27 ***
[   69.848037] *** system_irq_func_set: Registered handler c0685958 at index 26 ***
[   69.855706] *** system_irq_func_set: Registered handler c0685b58 at index 29 ***
[   69.873479] *** system_irq_func_set: Registered handler c0685ae4 at index 28 ***
[   69.888940] *** system_irq_func_set: Registered handler c0685bcc at index 30 ***
[   69.905947] *** system_irq_func_set: Registered handler c0685c20 at index 20 ***
[   69.920357] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 3890.000 ms)
[   69.920372] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 3890.000 ms)
[   69.922070] *** system_irq_func_set: Registered handler c0685c74 at index 18 ***
[   69.938954] *** system_irq_func_set: Registered handler c0685cc8 at index 31 ***
[   69.956767] *** system_irq_func_set: Registered handler c0685d1c at index 11 ***
[   69.966848] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   69.966868] tiziano_deflicker_expt: Generated 119 LUT entries
[   69.966874] tisp_event_set_cb: Setting callback for event 1
[   69.966881] tisp_event_set_cb: Event 1 callback set to c0685558
[   69.966887] tisp_event_set_cb: Setting callback for event 6
[   69.966894] tisp_event_set_cb: Event 6 callback set to c0684ab8
[   69.966899] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   69.966905] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   69.966912] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   69.966920] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   69.966927] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   69.966932] tiziano_awb_init: AWB hardware blocks enabled
[   69.966938] tiziano_gamma_init: Initializing Gamma processing
[   69.966943] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   69.967002] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   69.967008] tiziano_gib_init: Initializing GIB processing
[   69.967014] tiziano_lsc_init: Initializing LSC processing
[   69.967019] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   69.967026] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   69.967032] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   69.967039] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   69.967044] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   69.967102] tiziano_ccm_init: Initializing Color Correction Matrix
[   69.967108] tiziano_ccm_init: Using linear CCM parameters
[   69.967114] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   69.967120] jz_isp_ccm: EV=64, CT=9984
[   69.967127] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   69.967133] cm_control: saturation=128
[   69.967138] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   69.967144] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   69.967150] tiziano_ccm_init: CCM initialized successfully
[   69.967155] tiziano_dmsc_init: Initializing DMSC processing
[   69.967160] tiziano_sharpen_init: Initializing Sharpening
[   69.967166] tiziano_sharpen_init: Using linear sharpening parameters
[   69.967171] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   69.967178] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   69.967184] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   69.967210] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   69.967217] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   69.967223] tiziano_sharpen_init: Sharpening initialized successfully
[   69.967228] tiziano_sdns_init: Initializing SDNS processing
[   69.967236] tiziano_sdns_init: Using linear SDNS parameters
[   69.967242] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   69.967248] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   69.967254] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   69.967287] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   69.967294] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   69.967300] tiziano_sdns_init: SDNS processing initialized successfully
[   69.967306] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   69.967311] tiziano_mdns_init: Using linear MDNS parameters
[   69.967321] tiziano_mdns_init: MDNS processing initialized successfully
[   69.967327] tiziano_clm_init: Initializing CLM processing
[   69.967332] tiziano_dpc_init: Initializing DPC processing
[   69.967337] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   69.967343] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   69.967350] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   69.967356] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   69.967370] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   69.967377] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   69.967382] tiziano_hldc_init: Initializing HLDC processing
[   69.967389] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   69.967396] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   69.967402] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   69.967409] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   69.967416] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   69.967423] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   69.967430] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   69.967436] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   69.967444] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   69.967450] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   69.967457] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   69.967464] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   69.967471] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   69.967476] tiziano_adr_params_refresh: Refreshing ADR parameters
[   69.967482] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   69.967488] tiziano_adr_params_init: Initializing ADR parameter arrays
[   69.967494] tisp_adr_set_params: Writing ADR parameters to registers
[   69.967527] tisp_adr_set_params: ADR parameters written to hardware
[   69.967533] tisp_event_set_cb: Setting callback for event 18
[   69.967540] tisp_event_set_cb: Event 18 callback set to c0685c74
[   69.967545] tisp_event_set_cb: Setting callback for event 2
[   69.967552] tisp_event_set_cb: Event 2 callback set to c0684754
[   69.967557] tiziano_adr_init: ADR processing initialized successfully
[   69.967563] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   69.967568] tiziano_bcsh_init: Initializing BCSH processing
[   69.967574] tiziano_ydns_init: Initializing YDNS processing
[   69.967579] tiziano_rdns_init: Initializing RDNS processing
[   69.967584] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   69.967589] tisp_event_init: Initializing ISP event system
[   69.967596] tisp_event_init: SAFE event system initialized with 20 nodes
[   69.967602] tisp_event_set_cb: Setting callback for event 4
[   69.967609] tisp_event_set_cb: Event 4 callback set to c0684780
[   69.967614] tisp_event_set_cb: Setting callback for event 5
[   69.967621] tisp_event_set_cb: Event 5 callback set to c0684c48
[   69.967626] tisp_event_set_cb: Setting callback for event 7
[   69.967632] tisp_event_set_cb: Event 7 callback set to c0684814
[   69.967638] tisp_event_set_cb: Setting callback for event 9
[   69.967644] tisp_event_set_cb: Event 9 callback set to c068489c
[   69.967650] tisp_event_set_cb: Setting callback for event 8
[   69.967656] tisp_event_set_cb: Event 8 callback set to c0684960
[   69.967662] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   69.967668] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   69.967674] tisp_param_operate_init: Initializing parameter operations
[   69.967682] tisp_netlink_init: Initializing netlink communication
[   69.967687] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   69.967718] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   69.967730] tisp_netlink_init: Netlink socket created successfully
[   69.967736] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   69.967742] tisp_code_create_tuning_node: Device already created, skipping
[   69.967748] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   69.967754] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   69.967760] *** ispcore_core_ops_init: Second tisp_init completed ***
[   69.967766] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   69.967774] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   69.967782] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   69.967788] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   69.967793] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   69.967799] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   69.967804] ispcore_core_ops_init: Complete, result=0<6>[   69.967812] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   69.967818] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   69.967824] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.967834] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   69.967840] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   69.967846] VIN: tx_isp_vin_init: a0 (sensor) = 85c3a000
[   69.967853] VIN: tx_isp_vin_init: using VIN device from global ISP: 8540ac00
[   69.967859] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   69.967867] *** SENSOR_INIT: gc2053 enable=1 ***
[   69.967874] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   69.967880] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   69.967886] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   69.967892] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   69.967897] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   69.967903] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   69.967910] *** vic_core_ops_init: ENTRY - sd=80498000, enable=1 ***
[   69.967916] *** vic_core_ops_init: vic_dev=80498000, current state check ***
[   69.967923] *** vic_core_ops_init: current_state=3, enable=1 ***
[   69.967929] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   69.967937] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   69.967943] *** VIC device final state set to 2 (fully activated) ***
[   69.967948] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   69.967955] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   69.967960] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   69.967967] *** vic_core_ops_init: ENTRY - sd=80498000, enable=1 ***
[   69.967973] *** vic_core_ops_init: vic_dev=80498000, current state check ***
[   69.967979] *** vic_core_ops_init: current_state=2, enable=1 ***
[   69.967984] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   69.967990] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   69.967996] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   69.968002] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   69.968008] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   69.968016] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   69.968021] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   69.968027] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   69.968033] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   69.968039] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   69.968045] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   69.968052] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   69.968059] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   69.968065] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   69.968070] *** tx_vic_enable_irq: completed successfully ***
[   69.968076] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   69.968082] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   69.968088] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   69.968096] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   69.968104] csi_core_ops_init: sd=8521b800, csi_dev=8521b800, enable=1
[   69.968109] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   69.968114] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   69.968121] *** vic_core_ops_init: ENTRY - sd=80498000, enable=1 ***
[   69.968127] *** vic_core_ops_init: vic_dev=80498000, current state check ***
[   69.968134] *** vic_core_ops_init: current_state=3, enable=1 ***
[   69.968138] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   69.968144] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   69.968151] *** ispcore_core_ops_init: ENTRY - sd=80498400, on=1 ***
[   69.968158] *** ispcore_core_ops_init: sd->dev_priv=80498400, sd->host_priv=80498400 ***
[   69.968165] *** ispcore_core_ops_init: sd->pdev=c06b5780, sd->ops=c06b5ea8 ***
[   69.968171] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   69.968176] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   69.968184] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.968192] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   69.968198] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   69.968204] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   69.968208] *** ispcore_core_ops_init: s0 (core_dev) = 80498400 from sd->host_priv ***
[   69.968216] ispcore_core_ops_init: core_dev=80498400, vic_dev=80498000, vic_state=3
[   69.968220] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   69.968230] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   69.968238] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.968245] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   69.968251] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   69.968256] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   69.968261] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   69.968266] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   69.968274] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   69.968280] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   69.968286] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   69.968291] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   69.968296] tisp_event_init: Initializing ISP event system
[   69.968303] tisp_event_init: SAFE event system initialized with 20 nodes
[   69.968309] tisp_event_set_cb: Setting callback for event 4
[   69.968316] tisp_event_set_cb: Event 4 callback set to c0684780
[   69.968322] tisp_event_set_cb: Setting callback for event 5
[   69.968328] tisp_event_set_cb: Event 5 callback set to c0684c48
[   69.968334] tisp_event_set_cb: Setting callback for event 7
[   69.968340] tisp_event_set_cb: Event 7 callback set to c0684814
[   69.968345] tisp_event_set_cb: Setting callback for event 9
[   69.968352] tisp_event_set_cb: Event 9 callback set to c068489c
[   69.968357] tisp_event_set_cb: Setting callback for event 8
[   69.968364] tisp_event_set_cb: Event 8 callback set to c0684960
[   69.968370] *** system_irq_func_set: Registered handler c067d558 at index 13 ***
[   69.987060] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   69.987076] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   69.987084] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   69.987091] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   69.987098] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   69.987104] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   69.987112] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   69.987118] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   69.987125] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   69.987132] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   69.987139] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   69.987146] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   69.987152] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   69.987160] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   69.987166] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   69.987173] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   69.987180] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   69.987185] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   69.987192] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   69.987198] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   69.987205] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   69.987212] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   69.987218] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   69.987223] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   69.987230] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   69.987236] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   69.987244] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   69.987250] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   69.987256] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   69.987264] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   69.987270] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   69.987277] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   69.987283] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   69.987290] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   69.987296] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   69.987303] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   69.987310] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   69.987316] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   69.987323] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   69.987330] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   69.987336] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   69.987343] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   69.987350] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   69.987356] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   69.987364] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   69.987371] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   69.987377] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   69.987384] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   69.987390] *** tisp_init: ISP control register set to enable processing pipeline ***
[   69.987396] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   69.987402] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   69.987409] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   69.987414] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   69.987421] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   69.987427] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   69.987438] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   69.994892] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   69.994898] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   70.002617] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[   70.010069] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   70.017784] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   70.025319] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   70.031510] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   70.039592] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685958 ***
[   70.047846] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   70.057089] ae0_interrupt_static: Processing AE0 static interrupt
[   70.057096] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   70.057101] ae0_interrupt_static: AE0 static interrupt processed
[   70.057108] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   70.065272] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   70.101100] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4080.000 ms)
[   70.101114] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4080.000 ms)
[   70.101130] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   70.103436] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 190.000 ms)
[   70.103450] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 190.000 ms)
[   70.168069] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   70.168084] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   70.168091] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   70.168097] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   70.168104] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   70.168111] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   70.168118] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   70.168124] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   70.168131] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   70.168138] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   70.168144] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   70.168150] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   70.168157] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   70.168163] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   70.168170] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   70.168176] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   70.168183] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   70.168190] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   70.168198] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   70.168206] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   70.168213] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   70.168220] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   70.168226] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   70.168232] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   70.168238] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   70.168244] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   70.168249] *** This should eliminate green frames by enabling proper color processing ***
[   70.168256] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   70.168262] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   70.168269] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   70.168276] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   70.168282] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   70.168289] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   70.168296] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   70.168302] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   70.168309] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   70.168314] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   70.168320] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   70.168325] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   70.168330] *** tisp_init: Standard tuning parameters loaded successfully ***
[   70.168336] *** tisp_init: Custom tuning parameters loaded successfully ***
[   70.168342] tisp_set_csc_version: Setting CSC version 0
[   70.168349] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   70.168356] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   70.168361] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   70.168368] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   70.168374] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   70.168380] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   70.168386] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   70.168392] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   70.168398] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   70.168404] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   70.168410] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   70.168417] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   70.168422] *** tisp_init: ISP processing pipeline fully enabled ***
[   70.168428] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   70.168435] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   70.168441] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   70.168448] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
d[   70.168454] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   70.168460] tisp_init: ISP memory buffers configured
[   70.168465] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   70.168472] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   70.168480] tiziano_ae_params_refresh: Refreshing AE parameters
[   70.168491] tiziano_ae_params_refresh: AE parameters refreshed
[   70.168497] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   70.168503] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   70.168508] tiziano_ae_para_addr: Setting up AE parameter addresses
[   70.168514] tiziano_ae_para_addr: AE parameter addresses configured
[   70.168520] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   70.168527] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   70.168534] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   70.168540] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   70.168548] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   70.168554] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   70.168561] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   70.168568] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6eb814 (Binary Ninja EXACT) ***
[   70.168575] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   70.168582] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   70.168588] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   70.168595] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   70.168601] tiziano_ae_set_hardware_param: Parameters written to AE0
[   70.168608] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   70.168614] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   70.168620] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   70.168627] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   70.168634] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   70.168640] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   70.168646] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   70.168653] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   70.168660] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   70.168666] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   70.168673] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   70.168680] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   70.168685] tiziano_ae_set_hardware_param: Parameters written to AE1
[   70.168691] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   70.168698] *** system_irq_func_set: Registered handler c0685958 at index 10 ***
[   70.186542] *** system_irq_func_set: Registered handler c0685a70 at index 27 ***
[   70.206740] *** system_irq_func_set: Registered handler c0685958 at index 26 ***
[   70.214486] *** system_irq_func_set: Registered handler c0685b58 at index 29 ***
[   70.228970] *** system_irq_func_set: Registered handler c0685ae4 at index 28 ***
[   70.246848] *** system_irq_func_set: Registered handler c0685bcc at index 30 ***
[   70.264800] *** system_irq_func_set: Registered handler c0685c20 at index 20 ***
[   70.276244] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 170.000 ms)
[   70.276258] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 170.000 ms)
[   70.276409] *** system_irq_func_set: Registered handler c0685c74 at index 18 ***
[   70.294245] *** system_irq_func_set: Registered handler c0685cc8 at index 31 ***
m[   70.308938] *** system_irq_func_set: Registered handler c0685d1c at index 11 ***
[   70.326735] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   70.326756] tiziano_deflicker_expt: Generated 119 LUT entries
[   70.326763] tisp_event_set_cb: Setting callback for event 1
[   70.326770] tisp_event_set_cb: Event 1 callback set to c0685558
[   70.326775] tisp_event_set_cb: Setting callback for event 6
[   70.326782] tisp_event_set_cb: Event 6 callback set to c0684ab8
[   70.326788] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   70.326793] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   70.326801] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   70.326808] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   70.326815] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   70.326820] tiziano_awb_init: AWB hardware blocks enabled
[   70.326825] tiziano_gamma_init: Initializing Gamma processing
[   70.326831] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   70.326891] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   70.326897] tiziano_gib_init: Initializing GIB processing
[   70.326902] tiziano_lsc_init: Initializing LSC processing
[   70.326907] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   70.326913] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   70.326920] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   70.326927] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   70.326933] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   70.326990] tiziano_ccm_init: Initializing Color Correction Matrix
[   70.326996] tiziano_ccm_init: Using linear CCM parameters
[   70.327001] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   70.327008] jz_isp_ccm: EV=64, CT=9984
[   70.327015] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   70.327020] cm_control: saturation=128
[   70.327025] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   70.327032] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   70.327037] tiziano_ccm_init: CCM initialized successfully
[   70.327043] tiziano_dmsc_init: Initializing DMSC processing
[   70.327048] tiziano_sharpen_init: Initializing Sharpening
[   70.327053] tiziano_sharpen_init: Using linear sharpening parameters
[   70.327059] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   70.327065] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   70.327071] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   70.327098] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   70.327105] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   70.327110] tiziano_sharpen_init: Sharpening initialized successfully
[   70.327115] tiziano_sdns_init: Initializing SDNS processing
[   70.327123] tiziano_sdns_init: Using linear SDNS parameters
[   70.327129] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   70.327136] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   70.327141] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   70.327174] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   70.327181] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   70.327186] tiziano_sdns_init: SDNS processing initialized successfully
[   70.327192] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   70.327197] tiziano_mdns_init: Using linear MDNS parameters
[   70.327208] tiziano_mdns_init: MDNS processing initialized successfully
[   70.327213] tiziano_clm_init: Initializing CLM processing
[   70.327218] tiziano_dpc_init: Initializing DPC processing
[   70.327223] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   70.327229] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   70.327237] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   70.327242] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   70.327257] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   70.327263] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   70.327269] tiziano_hldc_init: Initializing HLDC processing
[   70.327275] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   70.327282] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   70.327288] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   70.327295] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   70.327302] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   70.327309] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   70.327316] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   70.327323] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   70.327329] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   70.327337] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   70.327343] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   70.327350] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   70.327357] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   70.327362] tiziano_adr_params_refresh: Refreshing ADR parameters
[   70.327368] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   70.327373] tiziano_adr_params_init: Initializing ADR parameter arrays
[   70.327380] tisp_adr_set_params: Writing ADR parameters to registers
[   70.327413] tisp_adr_set_params: ADR parameters written to hardware
[   70.327418] tisp_event_set_cb: Setting callback for event 18
[   70.327425] tisp_event_set_cb: Event 18 callback set to c0685c74
[   70.327431] tisp_event_set_cb: Setting callback for event 2
[   70.327437] tisp_event_set_cb: Event 2 callback set to c0684754
[   70.327442] tiziano_adr_init: ADR processing initialized successfully
[   70.327449] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   70.327453] tiziano_bcsh_init: Initializing BCSH processing
[   70.327459] tiziano_ydns_init: Initializing YDNS processing
[   70.327464] tiziano_rdns_init: Initializing RDNS processing
[   70.327469] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   70.327482] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1180000 (Binary Ninja EXACT) ***
[   70.327489] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1181000 (Binary Ninja EXACT) ***
[   70.327497] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1182000 (Binary Ninja EXACT) ***
[   70.327503] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1183000 (Binary Ninja EXACT) ***
[   70.327510] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1184000 (Binary Ninja EXACT) ***
[   70.327517] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1184800 (Binary Ninja EXACT) ***
[   70.327524] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1185000 (Binary Ninja EXACT) ***
[   70.327531] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1185800 (Binary Ninja EXACT) ***
[   70.327537] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   70.327543] *** tisp_init: AE0 buffer allocated at 0x01180000 ***
[   70.327550] *** CRITICAL FIX: data_b2f3c initialized to 0x81180000 (prevents stack corruption) ***
[   70.327558] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[   70.327565] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[   70.327572] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[   70.327579] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[   70.327586] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
	[   70.327593] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[   70.327599] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[   70.327607] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[   70.327613] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   70.327619] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[   70.327625] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   70.327631] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   70.327637] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   70.327643] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   70.327650] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   70.327655] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   70.327662] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   70.327670] tiziano_ae_params_refresh: Refreshing AE parameters
[   70.327681] tiziano_ae_params_refresh: AE parameters refreshed
[   70.327687] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   70.327692] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   70.327698] tiziano_ae_para_addr: Setting up AE parameter addresses
[   70.327703] tiziano_ae_para_addr: AE parameter addresses configured
[   70.327709] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   70.327717] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   70.327723] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   70.327730] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   70.327737] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   70.327744] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   70.327751] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   70.327757] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6eb814 (Binary Ninja EXACT) ***
[   70.327765] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   70.327771] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   70.327778] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   70.327785] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   70.327791] tiziano_ae_set_hardware_param: Parameters written to AE0
[   70.327797] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   70.327803] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   70.327810] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   70.327816] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   70.327823] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   70.327829] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   70.327836] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   70.327843] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   70.327849] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   70.327855] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   70.327862] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   70.327869] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   70.327875] tiziano_ae_set_hardware_param: Parameters written to AE1
[   70.327880] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   70.327887] *** system_irq_func_set: Registered handler c0685958 at index 10 ***
[   70.346951] *** system_irq_func_set: Registered handler c0685a70 at index 27 ***
[   70.357059] *** system_irq_func_set: Registered handler c0685958 at index 26 ***
[   70.377254] *** system_irq_func_set: Registered handler c0685b58 at index 29 ***
[   70.389093] *** system_irq_func_set: Registered handler c0685ae4 at index 28 ***
[   70.396725] *** system_irq_func_set: Registered handler c0685bcc at index 30 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   70.327836] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   70.327843] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   70.327849] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   70.327855] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   70.327862] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   70.327869] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   70.327875] tiziano_ae_set_hardware_param: Parameters written to AE1
[   70.327880] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   70.327887] *** system_irq_func_set: Registered handler c0685958 at index 10 ***
[   70.346951] *** system_irq_func_set: Registered handler c0685a70 at index 27 ***
[   70.357059] *** system_irq_func_set: Registered handler c0685958 at index 26 ***
[   70.377254] *** system_irq_func_set: Registered handler c0685b58 at index 29 ***
[   70.389093] *** system_irq_func_set: Registered handler c0685ae4 at index 28 ***
[   70.396725] *** system_irq_func_set: Registered handler c0685bcc at index 30 ***
[   70.411929] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   70.411944] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   70.428937] *** system_irq_func_set: Registered handler c0685c20 at index 20 ***
[   70.446813] *** system_irq_func_set: Registered handler c0685c74 at index 18 ***
[   70.467025] *** system_irq_func_set: Registered handler c0685cc8 at index 31 ***
[   70.474689] *** system_irq_func_set: Registered handler c0685d1c at index 11 ***
[   70.492459] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   70.492480] tiziano_deflicker_expt: Generated 119 LUT entries
[   70.492487] tisp_event_set_cb: Setting callback for event 1
[   70.492494] tisp_event_set_cb: Event 1 callback set to c0685558
[   70.492500] tisp_event_set_cb: Setting callback for event 6
[   70.492507] tisp_event_set_cb: Event 6 callback set to c0684ab8
[   70.492513] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   70.492518] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   70.492525] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   70.492533] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   70.492539] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   70.492545] tiziano_awb_init: AWB hardware blocks enabled
[   70.492550] tiziano_gamma_init: Initializing Gamma processing
[   70.492556] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   70.492615] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   70.492621] tiziano_gib_init: Initializing GIB processing
[   70.492626] tiziano_lsc_init: Initializing LSC processing
[   70.492631] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   70.492638] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   70.492645] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   70.492651] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   70.492657] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   70.492715] tiziano_ccm_init: Initializing Color Correction Matrix
[   70.492721] tiziano_ccm_init: Using linear CCM parameters
[   70.492726] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   70.492733] jz_isp_ccm: EV=64, CT=9984
[   70.492739] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   70.492745] cm_control: saturation=128
[   70.492750] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   70.492757] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   70.492762] tiziano_ccm_init: CCM initialized successfully
[   70.492767] tiziano_dmsc_init: Initializing DMSC processing
[   70.492773] tiziano_sharpen_init: Initializing Sharpening
[   70.492778] tiziano_sharpen_init: Using linear sharpening parameters
[   70.492783] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   70.492790] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   70.492796] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   70.492823] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   70.492829] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   70.492835] tiziano_sharpen_init: Sharpening initialized successfully
[   70.492840] tiziano_sdns_init: Initializing SDNS processing
[   70.492848] tiziano_sdns_init: Using linear SDNS parameters
[   70.492853] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   70.492861] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   70.492866] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   70.492899] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   70.492905] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   70.492911] tiziano_sdns_init: SDNS processing initialized successfully
[   70.492917] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   70.492923] tiziano_mdns_init: Using linear MDNS parameters
[   70.492933] tiziano_mdns_init: MDNS processing initialized successfully
[   70.492939] tiziano_clm_init: Initializing CLM processing
[   70.492943] tiziano_dpc_init: Initializing DPC processing
[   70.492949] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   70.492955] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   70.492961] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   70.492967] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   70.492981] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   70.492988] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   70.492994] tiziano_hldc_init: Initializing HLDC processing
[   70.493000] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   70.493007] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   70.493013] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   70.493020] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   70.493027] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   70.493034] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   70.493041] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   70.493047] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   70.493055] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   70.493061] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   70.493068] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   70.493075] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   70.493082] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   70.493087] tiziano_adr_params_refresh: Refreshing ADR parameters
[   70.493093] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   70.493099] tiziano_adr_params_init: Initializing ADR parameter arrays
[   70.493105] tisp_adr_set_params: Writing ADR parameters to registers
[   70.493137] tisp_adr_set_params: ADR parameters written to hardware
[   70.493143] tisp_event_set_cb: Setting callback for event 18
[   70.493149] tisp_event_set_cb: Event 18 callback set to c0685c74
[   70.493155] tisp_event_set_cb: Setting callback for event 2
[   70.493162] tisp_event_set_cb: Event 2 callback set to c0684754
[   70.493167] tiziano_adr_init: ADR processing initialized successfully
[   70.493173] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   70.493179] tiziano_bcsh_init: Initializing BCSH processing
[   70.493184] tiziano_ydns_init: Initializing YDNS processing
[   70.493189] tiziano_rdns_init: Initializing RDNS processing
[   70.493194] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   70.493199] tisp_event_init: Initializing ISP event system
[   70.493206] tisp_event_init: SAFE event system initialized with 20 nodes
[   70.493212] tisp_event_set_cb: Setting callback for event 4
[   70.493219] tisp_event_set_cb: Event 4 callback set to c0684780
[   70.493224] tisp_event_set_cb: Setting callback for event 5
[   70.493230] tisp_event_set_cb: Event 5 callback set to c0684c48
[   70.493236] tisp_event_set_cb: Setting callback for event 7
[   70.493242] tisp_event_set_cb: Event 7 callback set to c0684814
[   70.493248] tisp_event_set_cb: Setting callback for event 9
[   70.493254] tisp_event_set_cb: Event 9 callback set to c068489c
[   70.493260] tisp_event_set_cb: Setting callback for event 8
[   70.493266] tisp_event_set_cb: Event 8 callback set to c0684960
[   70.493272] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   70.493277] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   70.493283] tisp_param_operate_init: Initializing parameter operations
[   70.493291] tisp_netlink_init: Initializing netlink communication
[   70.493297] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   70.493327] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   70.493340] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   70.493352] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   70.493359] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   70.493365] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   70.493370] tisp_code_create_tuning_node: Device already created, skipping
[   70.493376] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   70.493382] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   70.493388] *** ispcore_core_ops_init: Second tisp_init completed ***
[   70.493393] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   70.493402] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   70.493410] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   70.493415] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   70.493421] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   70.493427] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   70.493432] ispcore_core_ops_init: Complete, result=0<6>[   70.493437] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   70.493443] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   70.493451] *** SENSOR_INIT: gc2053 enable=1 ***
[   70.493459] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   70.493465] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   70.493470] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   70.493475] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   70.493483] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   70.493489] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   70.493495] csi_video_s_stream: sd=8521b800, enable=1
[   70.493501] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.493509] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.493515] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.493521] csi_video_s_stream: Stream ON - CSI state set to 4
[   70.493527] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   70.493534] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   70.493541] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   70.493547] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   70.493553] *** vic_core_s_stream: STREAM ON ***
[   70.493558] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   70.493564] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   70.493570] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.493577] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.493583] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.493589] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   70.493595] *** STREAMING: Configuring CPM registers for VIC access ***
[   70.518957] STREAMING: CPM clocks configured for VIC access
[   70.518970] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   70.518977] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   70.518983] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   70.518989] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   70.518996] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   70.519002] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   70.519008] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   70.519013] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   70.519022] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   70.519029] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   70.519036] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   70.519042] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   70.519047] *** VIC unlock: Commands written, checking VIC status register ***
[   70.519054] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   70.519060] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   70.519066] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   70.519071] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   70.519077] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   70.519083] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   70.519159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   70.519166] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   70.519173] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   70.519181] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   70.519188] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   70.519194] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   70.519201] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   70.519207] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   70.519213] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   70.519219] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   70.519225] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   70.519231] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   70.519237] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   70.519243] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   70.519249] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   70.519255] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   70.519261] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   70.519267] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   70.519273] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   70.519280] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   70.519286] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   70.519294] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   70.519303] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   70.519309] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   70.519315] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   70.519323] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   70.519329] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   70.519335] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   70.519341] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   70.519346] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   70.519352] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   70.519357] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   70.519363] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   70.536549] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   70.548931] *** VIC IRQ: Got vic_dev=80498000 ***
[   70.553789] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   70.578930] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   70.585008] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   70.595111] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   70.608925] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   70.621305] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.621320] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4610.000 ms)
[   70.621330] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   70.621339] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4610.000 ms)
[   70.621353] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.621369] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4610.000 ms)
[   70.621379] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4610.000 ms)
[   70.621394] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624201] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624211] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   70.624220] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   70.624229] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   70.624238] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   70.624247] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624257] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   70.624265] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   70.624275] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   70.624284] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   70.624293] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   70.624302] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624311] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   70.624320] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   70.624329] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624339] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624348] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624357] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624366] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   70.624375] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   70.624385] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624393] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624403] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624412] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   70.624421] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   70.624430] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   70.624439] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   70.624449] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   70.624461] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624470] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624479] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624489] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624498] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624507] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624516] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   70.624525] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624535] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.624543] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624553] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624562] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624571] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.624581] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624589] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.624599] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624608] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.624617] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624626] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624635] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.624645] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.624654] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.624663] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.624672] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.624681] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624691] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624700] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624709] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624719] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624728] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624737] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624746] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.624755] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.624773] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624782] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624791] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.624810] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624819] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.624828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.624847] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624856] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624865] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.624874] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.624883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.624893] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.624902] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.624911] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624921] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624929] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624939] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624948] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624957] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624967] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624975] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.624985] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624994] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.625003] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625013] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625021] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.625031] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.625040] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.625049] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.625059] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625068] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.625077] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.625086] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625095] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.625105] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.625114] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.625123] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.625132] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.625141] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625151] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.625160] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.625169] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.625179] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.625188] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.625197] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625206] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.625215] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625225] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.625233] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625243] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625252] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.625261] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.625271] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.625280] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.625289] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625298] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.625307] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.625317] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625326] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.625335] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.625344] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.625353] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.625363] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.625372] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625529] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4530.000 ms)
[   70.625538] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625547] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4530.000 ms)
[   70.634453] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   70.648942] *** VIC IRQ: About to read reg 0x1e8 ***
[   70.658936] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   70.668932] *** VIC IRQ: About to read reg 0x1e0 ***
[   70.674059] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   70.687132] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   70.698943] *** VIC IRQ: Read v1_10 = 0x0 ***
[   70.708931] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   70.718926] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   70.735457] *** VIC IRQ: Register writes completed ***
[   70.745967] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   70.759625] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   70.772637] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   70.788931] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   70.807716] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   70.807727] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   70.807734] *** VIC FRAME DONE: Frame completion signaled ***
[   70.807741] *** VIC TEST 2: Manual frame done function returned -1066704692 ***
[   70.807747] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   70.807754] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   70.807760] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   70.807768] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   70.807775] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   70.807781] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   70.807787] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   70.807793] ispvic_frame_channel_s_stream: arg1=80498000, arg2=1
[   70.807799] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80498000
[   70.807806] ispvic_frame_channel_s_stream[2479]: streamon
[   70.807813] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   70.807819] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   70.807824] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
d[   70.807830] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   70.807837] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   70.807843] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   70.807850] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   70.807856] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   70.807862] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   70.807867] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   70.807873] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   70.807880] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   70.807887] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   70.807895] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   70.807903] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   70.807911] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   70.807918] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   70.807924] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   70.807929] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   70.807935] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   70.807943] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   70.807948] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   70.807954] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   70.807960] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   70.807965] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   70.807975] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   70.807984] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   70.807995] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   70.808001] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   70.808010] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   70.808017] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   70.808022] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   70.808029] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   70.808034] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   70.808045] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   70.808050] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   70.808056] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   70.808061] tx_vic_enable_irq: VIC interrupts already enabled
[   70.808067] *** tx_vic_enable_irq: completed successfully ***
[   70.808073] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   70.808079] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   70.808085] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   70.808092] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   70.808099] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   70.808106] vin_s_stream: VIN state = 3, enable = 1
[   70.808111] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.808120] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.808127] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.808133] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   70.808139] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   70.808144] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   70.808151] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   70.808158] gc2053: s_stream called with enable=1
[   70.808165] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.808171] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.808177] gc2053: About to write streaming registers for interface 1
[   70.808183] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.808193] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.808515] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.808522] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.808530] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.808850] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.808857] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.808864] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.808871] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.808877] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.808883] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.808889] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   70.808921] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   70.808929] gc2053: s_stream called with enable=1
[   70.808935] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.808941] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.808947] gc2053: About to write streaming registers for interface 1
[   70.808953] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.808963] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.809275] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.809281] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.809290] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.809605] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.809613] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.809619] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.809625] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.809631] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.809637] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.809643] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   70.809681] ISP IOCTL: cmd=0x800456d0 arg=0x7fa921d0
[   70.809689] TX_ISP_VIDEO_LINK_SETUP: config=0
[   70.809694] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   70.809701] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   70.809707] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   70.809713] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   70.809720] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   70.809727] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   70.809733] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   70.809739] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   70.809745] csi_video_s_stream: sd=8521b800, enable=1
[   70.809751] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.809758] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.809765] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.809770] csi_video_s_stream: Stream ON - CSI state set to 4
[   70.809777] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   70.809783] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   70.809788] *** vic_core_s_stream: STREAM ON ***
[   70.809793] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   70.809800] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   70.809806] vin_s_stream: VIN state = 4, enable = 1
[   70.809811] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.809819] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.809825] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
m[   70.809831] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   70.809836] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   70.809843] gc2053: s_stream called with enable=1
[   70.809849] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.809855] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.809861] gc2053: About to write streaming registers for interface 1
[   70.809867] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.809876] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810189] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.810196] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.810205] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810521] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.810528] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.810535] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.810541] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.810547] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.810553] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.810559] gc2053: s_stream called with enable=1
[   70.810566] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.810572] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.810578] gc2053: About to write streaming registers for interface 1
[   70.810584] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.810593] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810907] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.810914] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.810922] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.811236] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.811243] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.811249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.811256] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.811261] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.811267] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.009208] ISP M0 device open called from pid 2444
[   71.009241] *** REFERENCE DRIVER IMPLEMENTATION ***
[   71.009249] ISP M0 tuning buffer allocated: 811c8000 (size=0x500c, aligned)
[   71.009255] tisp_par_ioctl global variable set: 811c8000
[   71.009310] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   71.009318] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   71.009324] isp_core_tuning_init: Initializing tuning data structure
[   71.009344] isp_core_tuning_init: Tuning data structure initialized at 805a0000
[   71.009350] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   71.009356] *** SAFE: mode_flag properly initialized using struct member access ***
[   71.009362] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a0000
[   71.009368] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   71.009374] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   71.009380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.009388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   71.009394] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   71.009400] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   71.009405] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   71.009429] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   71.009436] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   71.009442] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   71.009450] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   71.009457] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   71.009464] CRITICAL: Cannot access saturation field at 805a0024 - PREVENTING BadVA CRASH
[   71.009817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009830] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   71.009837] Set control: cmd=0x980901 value=128
[   71.009898] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009906] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   71.009912] Set control: cmd=0x98091b value=128
[   71.009968] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009976] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   71.009982] Set control: cmd=0x980902 value=128
[   71.009988] tisp_bcsh_saturation: saturation=128
[   71.009994] tiziano_bcsh_update: Updating BCSH parameters
[   71.010001]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   71.010007] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   71.012201] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012214] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   71.012221] Set control: cmd=0x980900 value=128
[   71.012398] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012408] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   71.012415] Set control: cmd=0x980901 value=128
[   71.012537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012546] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   71.012554] Set control: cmd=0x98091b value=128
[   71.012670] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012680] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   71.012686] Set control: cmd=0x980902 value=128
[   71.012692] tisp_bcsh_saturation: saturation=128
[   71.012698] tiziano_bcsh_update: Updating BCSH parameters
[   71.012706]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   71.012711] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   71.012829] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012838] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   71.012845] Set control: cmd=0x980900 value=128
[   71.012971] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.012980] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.012986] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013114] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.013123] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.013129] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013246] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.013256] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   71.013262] Set control: cmd=0x980914 value=0
[   71.013376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.013384] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   71.013391] Set control: cmd=0x980915 value=0
[   71.013506] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.013515] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.013520] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013652] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   71.013662] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   71.013669] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   71.013676] csi_video_s_stream: sd=8521b800, enable=0
[   71.013682] *** tx_isp_get_sensor: Searching subdev array for sensors ***
	[   71.013691] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.013698] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.013704] csi_video_s_stream: Stream OFF - CSI state set to 3
[   71.013711] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=0 ***
[   71.013718] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   71.013722] *** vic_core_s_stream: STREAM OFF ***
[   71.013728] vic_core_s_stream: Stream OFF - state 4 -> 3
[   71.013735] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=0 ***
[   71.013742] vin_s_stream: VIN state = 4, enable = 0
[   71.013747] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.013754] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.013760] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.013766] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   71.013772] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   71.013780] gc2053: s_stream called with enable=0
[   71.013787] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.013793] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   71.013799] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   71.013808] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.014132] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.014140] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.014148] sensor_write: reg=0x3e val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.015292] sensor_write: reg=0x3e val=0x00 SUCCESS
[   71.015304] sensor_write_array: reg[2] 0x3e=0x00 OK
[   71.015311] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.015318] gc2053: Sensor hardware streaming stopped
[   71.015326] gc2053: s_stream called with enable=0
[   71.015333] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.015339] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   71.015345] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   71.015354] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.015670] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.015678] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.015686] sensor_write: reg=0x3e val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.017580] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.017593] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   71.017599] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   71.017605] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   71.017610] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   71.017737] sensor_write: reg=0x3e val=0x00 SUCCESS
[   71.017747] sensor_write_array: reg[2] 0x3e=0x00 OK
[   71.017754] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.017760] gc2053: Sensor hardware streaming stopped
[   71.017772] ISP IOCTL: cmd=0x800456d1 arg=0x7fa921d0
[   71.017779] tx_isp_video_link_destroy: Destroying links for config 0
[   71.017787] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   71.017795] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.017802] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   71.017809] Set control: cmd=0x8000164 value=1
[   71.017816] ISP IOCTL: cmd=0x800456d0 arg=0x7fa921d0
[   71.017822] TX_ISP_VIDEO_LINK_SETUP: config=0
[   71.017828] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   71.017834] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   71.017841] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   71.017847] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***

[   71.017853] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   71.017860] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   71.017866] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   71.017873] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   71.017880] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   71.017886] csi_video_s_stream: sd=8521b800, enable=1
[   71.017892] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.017900] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.017907] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.017913] csi_video_s_stream: Stream ON - CSI state set to 4
[   71.017920] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   71.017926] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   71.017932] *** vic_core_s_stream: STREAM ON ***
[   71.017937] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   71.017943] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   71.017949] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.017956] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.017962] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.017968] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   71.017974] *** STREAMING: Configuring CPM registers for VIC access ***
[   71.038956] STREAMING: CPM clocks configured for VIC access
[   71.038970] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   71.038977] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   71.038984] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   71.038990] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   71.038997] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   71.039002] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   71.039008] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   71.039014] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   71.039023] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   71.039030] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   71.039037] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089
[   71.039043] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   71.039048] *** VIC unlock: Commands written, checking VIC status register ***
[   71.039055] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   71.039061] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   71.039067] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   71.039072] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   71.039078] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   71.039084] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   71.039159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   71.039167] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   71.039174] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   71.039182] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   71.039188] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   71.039196] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   71.039202] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   71.039208] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   71.039213] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   71.039220] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   71.039226] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   71.039231] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   71.039237] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   71.039243] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   71.039250] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   71.039256] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   71.039261] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   71.039267] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   71.039274] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   71.039280] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   71.039288] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   71.039297] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   71.039304] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   71.039310] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   71.039317] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   71.039323] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   71.039328] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   71.039334] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   71.039340] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   71.039346] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   71.039351] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   71.039357] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   71.057634] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   71.069070] *** VIC IRQ: Got vic_dev=80498000 ***
[   71.073928] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   71.098926] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   71.105001] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   71.114515] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   70.493495] csi_video_s_stream: sd=8521b800, enable=1
[   70.493501] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.493509] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.493515] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.493521] csi_video_s_stream: Stream ON - CSI state set to 4
[   70.493527] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   70.493534] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   70.493541] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   70.493547] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   70.493553] *** vic_core_s_stream: STREAM ON ***
[   70.493558] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   70.493564] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   70.493570] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.493577] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.493583] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.493589] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   70.493595] *** STREAMING: Configuring CPM registers for VIC access ***
[   70.518957] STREAMING: CPM clocks configured for VIC access
[   70.518970] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   70.518977] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   70.518983] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   70.518989] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   70.518996] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   70.519002] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   70.519008] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   70.519013] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   70.519022] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   70.519029] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   70.519036] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   70.519042] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   70.519047] *** VIC unlock: Commands written, checking VIC status register ***
[   70.519054] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   70.519060] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   70.519066] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   70.519071] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   70.519077] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   70.519083] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   70.519159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   70.519166] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   70.519173] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   70.519181] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   70.519188] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   70.519194] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   70.519201] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   70.519207] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   70.519213] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   70.519219] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   70.519225] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   70.519231] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   70.519237] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   70.519243] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   70.519249] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   70.519255] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   70.519261] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   70.519267] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   70.519273] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   70.519280] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   70.519286] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   70.519294] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   70.519303] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   70.519309] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   70.519315] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   70.519323] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   70.519329] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   70.519335] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   70.519341] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   70.519346] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   70.519352] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   70.519357] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   70.519363] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   70.536549] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   70.548931] *** VIC IRQ: Got vic_dev=80498000 ***
[   70.553789] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   70.578930] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   70.585008] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   70.595111] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   70.608925] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   70.621305] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.621320] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4610.000 ms)
[   70.621330] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   70.621339] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4610.000 ms)
[   70.621353] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.621369] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4610.000 ms)
[   70.621379] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4610.000 ms)
[   70.621394] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624201] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624211] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   70.624220] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   70.624229] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   70.624238] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   70.624247] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624257] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   70.624265] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   70.624275] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   70.624284] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   70.624293] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   70.624302] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624311] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   70.624320] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   70.624329] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624339] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624348] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624357] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624366] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   70.624375] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   70.624385] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624393] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624403] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624412] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   70.624421] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   70.624430] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   70.624439] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   70.624449] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   70.624461] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624470] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624479] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624489] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624498] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624507] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624516] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   70.624525] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624535] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.624543] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624553] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624562] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624571] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.624581] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624589] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.624599] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
d[   70.624608] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.624617] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624626] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624635] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.624645] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.624654] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.624663] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.624672] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.624681] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624691] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624700] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624709] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624719] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624728] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624737] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624746] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.624755] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.624773] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624782] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624791] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.624810] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624819] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.624828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.624847] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624856] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624865] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.624874] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.624883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.624893] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.624902] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.624911] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624921] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624929] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624939] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624948] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624957] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624967] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624975] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.624985] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
m[   70.624994] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.625003] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625013] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625021] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.625031] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.625040] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.625049] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.625059] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625068] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.625077] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.625086] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625095] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.625105] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.625114] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.625123] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.625132] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.625141] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625151] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.625160] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.625169] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.625179] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.625188] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.625197] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625206] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.625215] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625225] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.625233] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625243] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625252] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.625261] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.625271] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.625280] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.625289] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625298] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.625307] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.625317] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625326] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.625335] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.625344] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.625353] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.625363] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.625372] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625529] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4530.000 ms)
[   70.625538] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625547] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4530.000 ms)
[   70.634453] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   70.648942] *** VIC IRQ: About to read reg 0x1e8 ***
[   70.658936] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   70.668932] *** VIC IRQ: About to read reg 0x1e0 ***
[   70.674059] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   70.687132] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   70.698943] *** VIC IRQ: Read v1_10 = 0x0 ***
[   70.708931] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   70.718926] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   70.735457] *** VIC IRQ: Register writes completed ***
[   70.745967] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   70.759625] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   70.772637] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   70.788931] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   70.807716] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   70.807727] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   70.807734] *** VIC FRAME DONE: Frame completion signaled ***
[   70.807741] *** VIC TEST 2: Manual frame done function returned -1066704692 ***
[   70.807747] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   70.807754] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   70.807760] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   70.807768] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   70.807775] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   70.807781] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   70.807787] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   70.807793] ispvic_frame_channel_s_stream: arg1=80498000, arg2=1
[   70.807799] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80498000
[   70.807806] ispvic_frame_channel_s_stream[2479]: streamon
[   70.807813] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   70.807819] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   70.807824] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   70.807830] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   70.807837] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   70.807843] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   70.807850] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   70.807856] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   70.807862] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   70.807867] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   70.807873] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   70.807880] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   70.807887] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   70.807895] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   70.807903] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   70.807911] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   70.807918] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   70.807924] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   70.807929] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   70.807935] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   70.807943] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   70.807948] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   70.807954] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   70.807960] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   70.807965] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   70.807975] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   70.807984] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   70.807995] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   70.808001] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   70.808010] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   70.808017] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   70.808022] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   70.808029] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   70.808034] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   70.808045] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   70.808050] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   70.808056] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   70.808061] tx_vic_enable_irq: VIC interrupts already enabled
[   70.808067] *** tx_vic_enable_irq: completed successfully ***
[   70.808073] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   70.808079] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   70.808085] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   70.808092] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   70.808099] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   70.808106] vin_s_stream: VIN state = 3, enable = 1
[   70.808111] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.808120] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.808127] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.808133] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   70.808139] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   70.808144] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   70.808151] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   70.808158] gc2053: s_stream called with enable=1
[   70.808165] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.808171] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.808177] gc2053: About to write streaming registers for interface 1
[   70.808183] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.808193] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.808515] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.808522] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.808530] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.808850] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.808857] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.808864] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.808871] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.808877] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.808883] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.808889] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   70.808921] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   70.808929] gc2053: s_stream called with enable=1
[   70.808935] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.808941] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.808947] gc2053: About to write streaming registers for interface 1
[   70.808953] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.808963] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.809275] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.809281] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.809290] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.809605] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.809613] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.809619] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.809625] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.809631] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.809637] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.809643] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   70.809681] ISP IOCTL: cmd=0x800456d0 arg=0x7fa921d0
[   70.809689] TX_ISP_VIDEO_LINK_SETUP: config=0
[   70.809694] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   70.809701] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   70.809707] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   70.809713] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   70.809720] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   70.809727] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   70.809733] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   70.809739] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   70.809745] csi_video_s_stream: sd=8521b800, enable=1
[   70.809751] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.809758] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.809765] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.809770] csi_video_s_stream: Stream ON - CSI state set to 4
[   70.809777] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   70.809783] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   70.809788] *** vic_core_s_stream: STREAM ON ***
[   70.809793] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   70.809800] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   70.809806] vin_s_stream: VIN state = 4, enable = 1
[   70.809811] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.809819] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.809825] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.809831] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   70.809836] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   70.809843] gc2053: s_stream called with enable=1
[   70.809849] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.809855] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.809861] gc2053: About to write streaming registers for interface 1
[   70.809867] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.809876] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810189] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.810196] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.810205] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810521] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.810528] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.810535] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.810541] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.810547] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.810553] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.810559] gc2053: s_stream called with enable=1
[   70.810566] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.810572] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.810578] gc2053: About to write streaming registers for interface 1
[   70.810584] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
	[   70.810593] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810907] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.810914] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.810922] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.811236] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.811243] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.811249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.811256] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.811261] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.811267] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.009208] ISP M0 device open called from pid 2444
[   71.009241] *** REFERENCE DRIVER IMPLEMENTATION ***
[   71.009249] ISP M0 tuning buffer allocated: 811c8000 (size=0x500c, aligned)
[   71.009255] tisp_par_ioctl global variable set: 811c8000
[   71.009310] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   71.009318] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   71.009324] isp_core_tuning_init: Initializing tuning data structure
[   71.009344] isp_core_tuning_init: Tuning data structure initialized at 805a0000
[   71.009350] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   71.009356] *** SAFE: mode_flag properly initialized using struct member access ***
[   71.009362] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a0000
[   71.009368] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   71.009374] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   71.009380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.009388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   71.009394] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   71.009400] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   71.009405] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   71.009429] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   71.009436] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   71.009442] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   71.009450] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   71.009457] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   71.009464] CRITICAL: Cannot access saturation field at 805a0024 - PREVENTING BadVA CRASH
[   71.009817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009830] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   71.009837] Set control: cmd=0x980901 value=128
[   71.009898] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009906] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   71.009912] Set control: cmd=0x98091b value=128
[   71.009968] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009976] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   71.009982] Set control: cmd=0x980902 value=128
[   71.009988] tisp_bcsh_saturation: saturation=128
[   71.009994] tiziano_bcsh_update: Updating BCSH parameters
[   71.010001]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   71.010007] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   71.012201] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012214] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   71.012221] Set control: cmd=0x980900 value=128
[   71.012398] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012408] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   71.012415] Set control: cmd=0x980901 value=128
[   71.012537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012546] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   71.012554] Set control: cmd=0x98091b value=128
[   71.012670] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012680] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   71.012686] Set control: cmd=0x980902 value=128
[   71.012692] tisp_bcsh_saturation: saturation=128
[   71.012698] tiziano_bcsh_update: Updating BCSH parameters
[   71.012706]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   71.012711] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   71.012829] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012838] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   71.012845] Set control: cmd=0x980900 value=128
[   71.012971] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.012980] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.012986] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013114] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.013123] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.013129] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013246] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.013256] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   71.013262] Set control: cmd=0x980914 value=0
[   71.013376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.013384] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   71.013391] Set control: cmd=0x980915 value=0
[   71.013506] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.013515] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.013520] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013652] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   71.013662] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   71.013669] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   71.013676] csi_video_s_stream: sd=8521b800, enable=0
[   71.013682] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.013691] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.013698] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.013704] csi_video_s_stream: Stream OFF - CSI state set to 3
[   71.013711] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=0 ***
[   71.013718] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   71.013722] *** vic_core_s_stream: STREAM OFF ***
[   71.013728] vic_core_s_stream: Stream OFF - state 4 -> 3
[   71.013735] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=0 ***
[   71.013742] vin_s_stream: VIN state = 4, enable = 0
[   71.013747] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.013754] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.013760] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.013766] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   71.013772] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   71.013780] gc2053: s_stream called with enable=0
[   71.013787] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.013793] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   71.013799] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   71.013808] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.014132] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.014140] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.014148] sensor_write: reg=0x3e val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.015292] sensor_write: reg=0x3e val=0x00 SUCCESS
[   71.015304] sensor_write_array: reg[2] 0x3e=0x00 OK
[   71.015311] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.015318] gc2053: Sensor hardware streaming stopped
[   71.015326] gc2053: s_stream called with enable=0
[   71.015333] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.015339] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   71.015345] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   71.015354] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.015670] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.015678] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.015686] sensor_write: reg=0x3e val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.017580] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.017593] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   71.017599] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   71.017605] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   71.017610] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   71.017737] sensor_write: reg=0x3e val=0x00 SUCCESS
[   71.017747] sensor_write_array: reg[2] 0x3e=0x00 OK
[   71.017754] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.017760] gc2053: Sensor hardware streaming stopped
[   71.017772] ISP IOCTL: cmd=0x800456d1 arg=0x7fa921d0
[   71.017779] tx_isp_video_link_destroy: Destroying links for config 0
[   71.017787] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   71.017795] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.017802] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   71.017809] Set control: cmd=0x8000164 value=1
[   71.017816] ISP IOCTL: cmd=0x800456d0 arg=0x7fa921d0
[   71.017822] TX_ISP_VIDEO_LINK_SETUP: config=0
[   71.017828] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   71.017834] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   71.017841] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   71.017847] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   71.017853] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   71.017860] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   71.017866] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   71.017873] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   71.017880] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   71.017886] csi_video_s_stream: sd=8521b800, enable=1
[   71.017892] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.017900] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.017907] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.017913] csi_video_s_stream: Stream ON - CSI state set to 4
[   71.017920] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   71.017926] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   71.017932] *** vic_core_s_stream: STREAM ON ***
[   71.017937] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   71.017943] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   71.017949] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.017956] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.017962] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.017968] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   71.017974] *** STREAMING: Configuring CPM registers for VIC access ***
[   71.038956] STREAMING: CPM clocks configured for VIC access
[   71.038970] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   71.038977] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   71.038984] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   71.038990] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   71.038997] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   71.039002] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   71.039008] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   71.039014] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   71.039023] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   71.039030] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   71.039037] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   71.039043] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   71.039048] *** VIC unlock: Commands written, checking VIC status register ***
[   71.039055] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   71.039061] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   71.039067] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   71.039072] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   71.039078] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   71.039084] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   71.039159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   71.039167] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   71.039174] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   71.039182] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   71.039188] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   71.039196] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   71.039202] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   71.039208] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   71.039213] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   71.039220] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   71.039226] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   71.039231] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   71.039237] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   71.039243] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***

[   71.039250] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   71.039256] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   71.039261] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   71.039267] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   71.039274] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   71.039280] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   71.039288] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   71.039297] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   71.039304] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   71.039310] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   71.039317] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   71.039323] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   71.039328] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   71.039334] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   71.039340] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   71.039346] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   71.039351] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   71.039357] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   71.057634] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   71.069070] *** VIC IRQ: Got vic_dev=80498000 ***
[   71.073928] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   71.098926] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   71.105001] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   71.114515] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   71.135778] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   71.154776] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   71.168924] *** VIC IRQ: About to read reg 0x1e8 ***
[   71.174054] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   71.188926] *** VIC IRQ: About to read reg 0x1e0 ***
[   71.198925] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   71.203784] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   71.218886] *** VIC IRQ: Read v1_10 = 0x0 ***
[   71.228970] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   71.235274] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   71.259676] *** VIC IRQ: Register writes completed ***
[   71.275455] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   71.285544] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   71.298922] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   71.305396] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   71.328924] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   71.328934] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   71.328942] *** VIC FRAME DONE: Frame completion signaled ***
[   71.328948] *** VIC TEST 2: Manual frame done function returned -1066704692 ***
[   71.328954] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   71.328961] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   71.328968] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   71.328976] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   71.328982] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   71.328988] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   71.328994] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   71.329001] ispvic_frame_channel_s_stream: arg1=80498000, arg2=1
[   71.329007] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80498000
[   71.329014] ispvic_frame_channel_s_stream[2479]: streamon
[   71.329020] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   71.329026] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   71.329032] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   71.329038] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   71.329045] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   71.329050] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   71.329058] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   71.329064] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   71.329070] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   71.329075] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   71.329081] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   71.329088] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   71.329096] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   71.329103] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   71.329111] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   71.329118] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   71.329126] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   71.329132] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   71.329138] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   71.329144] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   71.329150] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   71.329156] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   71.329162] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   71.329168] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   71.329174] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   71.329183] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   71.329192] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   71.329203] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   71.329210] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   71.329218] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   71.329225] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   71.329230] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   71.329237] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   71.329243] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   71.329253] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   71.329259] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   71.329264] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   71.329270] tx_vic_enable_irq: VIC interrupts already enabled
[   71.329276] *** tx_vic_enable_irq: completed successfully ***
[   71.329281] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   71.329287] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   71.329295] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   71.329302] vin_s_stream: VIN state = 3, enable = 1
[   71.329308] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.329316] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.329324] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.329330] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   71.329336] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   71.329343] gc2053: s_stream called with enable=1
[   71.329350] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.329356] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   71.329362] gc2053: About to write streaming registers for interface 1
[   71.329369] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   71.329378] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.329698] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.329706] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.329715] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330037] sensor_write: reg=0x3e val=0x91 SUCCESS
[   71.330044] sensor_write_array: reg[2] 0x3e=0x91 OK
[   71.330051] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.330057] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   71.330064] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   71.330070] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.330076] gc2053: s_stream called with enable=1
[   71.330083] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.330088] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   71.330095] gc2053: About to write streaming registers for interface 1
[   71.330101] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   71.330110] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330421] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.330428] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.330436] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330750] sensor_write: reg=0x3e val=0x91 SUCCESS
[   71.330757] sensor_write_array: reg[2] 0x3e=0x91 OK
[   71.330764] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.330770] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   71.330776] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   71.330782] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.331019] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.331030] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   71.331038] Set control: cmd=0x980918 value=2
[   71.331182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331192] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331198] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331331] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331346] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331476] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331482] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331595] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331604] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331610] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331767] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331773] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
warn: shm_init,53shm init already
[   71.331903] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331908] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.332030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.332038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.332044] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.332166] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.332174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.332180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.334467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.334480] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.334486] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.334644] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.334653] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.334658] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.868206] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   71.868217] codec_codec_ctl: set sample rate...
[   71.869667] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# dmesg 
[   70.493534] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   70.493541] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   70.493547] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   70.493553] *** vic_core_s_stream: STREAM ON ***
[   70.493558] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   70.493564] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   70.493570] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.493577] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.493583] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.493589] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   70.493595] *** STREAMING: Configuring CPM registers for VIC access ***
[   70.518957] STREAMING: CPM clocks configured for VIC access
[   70.518970] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   70.518977] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   70.518983] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   70.518989] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   70.518996] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   70.519002] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   70.519008] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   70.519013] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   70.519022] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   70.519029] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   70.519036] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   70.519042] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   70.519047] *** VIC unlock: Commands written, checking VIC status register ***
[   70.519054] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   70.519060] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   70.519066] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   70.519071] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   70.519077] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   70.519083] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   70.519159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   70.519166] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   70.519173] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   70.519181] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   70.519188] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   70.519194] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   70.519201] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   70.519207] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   70.519213] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   70.519219] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   70.519225] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   70.519231] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   70.519237] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   70.519243] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   70.519249] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   70.519255] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   70.519261] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   70.519267] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   70.519273] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   70.519280] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   70.519286] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   70.519294] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   70.519303] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   70.519309] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   70.519315] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   70.519323] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   70.519329] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   70.519335] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   70.519341] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   70.519346] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   70.519352] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   70.519357] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   70.519363] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   70.536549] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   70.548931] *** VIC IRQ: Got vic_dev=80498000 ***
[   70.553789] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   70.578930] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   70.585008] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   70.595111] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   70.608925] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   70.621305] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.621320] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4610.000 ms)
[   70.621330] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   70.621339] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 4610.000 ms)
[   70.621353] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.621369] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4610.000 ms)
[   70.621379] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4610.000 ms)
[   70.621394] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624201] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624211] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   70.624220] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   70.624229] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   70.624238] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   70.624247] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624257] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   70.624265] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   70.624275] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   70.624284] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   70.624293] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   70.624302] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624311] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   70.624320] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   70.624329] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624339] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624348] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624357] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624366] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   70.624375] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   70.624385] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624393] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624403] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   70.624412] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   70.624421] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   70.624430] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   70.624439] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   70.624449] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   70.624461] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624470] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624479] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624489] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624498] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624507] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624516] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   70.624525] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624535] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.624543] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624553] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624562] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624571] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.624581] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624589] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.624599] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624608] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.624617] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624626] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624635] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.624645] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.624654] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.624663] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.624672] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.624681] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624691] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624700] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624709] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624719] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624728] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624737] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624746] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.624755] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624764] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.624773] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624782] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624791] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.624801] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.624810] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.624819] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.624828] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624837] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
[   70.624847] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.624856] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.624865] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.624874] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.624883] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.624893] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.624902] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.624911] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624921] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.624929] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.624939] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.624948] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.624957] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.624967] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.624975] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.624985] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   70.624994] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.625003] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625013] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625021] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.625031] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.625040] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.625049] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.625059] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625068] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.625077] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.625086] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625095] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.625105] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.625114] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.625123] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.625132] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.625141] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625151] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   70.625160] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   70.625169] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   70.625179] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   70.625188] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   70.625197] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625206] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   70.625215] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625225] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   70.625233] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625243] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   70.625252] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   70.625261] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   70.625271] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   70.625280] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   70.625289] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625298] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   70.625307] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   70.625317] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625326] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   70.625335] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   70.625344] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   70.625353] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   70.625363] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   70.625372] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   70.625529] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4530.000 ms)
[   70.625538] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   70.625547] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4530.000 ms)
[   70.634453] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   70.648942] *** VIC IRQ: About to read reg 0x1e8 ***
[   70.658936] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   70.668932] *** VIC IRQ: About to read reg 0x1e0 ***
[   70.674059] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   70.687132] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   70.698943] *** VIC IRQ: Read v1_10 = 0x0 ***
[   70.708931] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   70.718926] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   70.735457] *** VIC IRQ: Register writes completed ***
[   70.745967] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   70.759625] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   70.772637] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   70.788931] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   70.807716] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   70.807727] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   70.807734] *** VIC FRAME DONE: Frame completion signaled ***
[   70.807741] *** VIC TEST 2: Manual frame done function returned -1066704692 ***
[   70.807747] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   70.807754] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   70.807760] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   70.807768] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   70.807775] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   70.807781] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   70.807787] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   70.807793] ispvic_frame_channel_s_stream: arg1=80498000, arg2=1
[   70.807799] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80498000
[   70.807806] ispvic_frame_channel_s_stream[2479]: streamon
[   70.807813] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   70.807819] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   70.807824] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   70.807830] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   70.807837] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   70.807843] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   70.807850] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   70.807856] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   70.807862] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   70.807867] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   70.807873] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   70.807880] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   70.807887] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   70.807895] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   70.807903] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   70.807911] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   70.807918] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   70.807924] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   70.807929] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   70.807935] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   70.807943] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   70.807948] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   70.807954] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   70.807960] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   70.807965] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   70.807975] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   70.807984] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   70.807995] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   70.808001] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   70.808010] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   70.808017] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   70.808022] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   70.808029] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   70.808034] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   70.808045] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   70.808050] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   70.808056] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   70.808061] tx_vic_enable_irq: VIC interrupts already enabled
[   70.808067] *** tx_vic_enable_irq: completed successfully ***
[   70.808073] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   70.808079] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   70.808085] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   70.808092] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   70.808099] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   70.808106] vin_s_stream: VIN state = 3, enable = 1
[   70.808111] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.808120] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.808127] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.808133] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   70.808139] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   70.808144] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   70.808151] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   70.808158] gc2053: s_stream called with enable=1
[   70.808165] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.808171] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.808177] gc2053: About to write streaming registers for interface 1
[   70.808183] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.808193] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.808515] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.808522] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.808530] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.808850] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.808857] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.808864] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.808871] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.808877] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.808883] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.808889] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   70.808921] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   70.808929] gc2053: s_stream called with enable=1
[   70.808935] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.808941] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.808947] gc2053: About to write streaming registers for interface 1
[   70.808953] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.808963] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.809275] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.809281] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.809290] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.809605] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.809613] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.809619] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.809625] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.809631] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.809637] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.809643] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   70.809681] ISP IOCTL: cmd=0x800456d0 arg=0x7fa921d0
[   70.809689] TX_ISP_VIDEO_LINK_SETUP: config=0
[   70.809694] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   70.809701] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   70.809707] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   70.809713] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   70.809720] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   70.809727] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   70.809733] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   70.809739] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   70.809745] csi_video_s_stream: sd=8521b800, enable=1
[   70.809751] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.809758] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.809765] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.809770] csi_video_s_stream: Stream ON - CSI state set to 4
[   70.809777] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   70.809783] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   70.809788] *** vic_core_s_stream: STREAM ON ***
[   70.809793] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   70.809800] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   70.809806] vin_s_stream: VIN state = 4, enable = 1
[   70.809811] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   70.809819] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   70.809825] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   70.809831] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   70.809836] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   70.809843] gc2053: s_stream called with enable=1
[   70.809849] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.809855] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.809861] gc2053: About to write streaming registers for interface 1
[   70.809867] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.809876] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810189] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.810196] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.810205] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810521] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.810528] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.810535] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.810541] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.810547] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.810553] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   70.810559] gc2053: s_stream called with enable=1
[   70.810566] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   70.810572] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   70.810578] gc2053: About to write streaming registers for interface 1
[   70.810584] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   70.810593] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   70.810907] sensor_write: reg=0xfe val=0x00 SUCCESS
[   70.810914] sensor_write_array: reg[1] 0xfe=0x00 OK
[   70.810922] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   70.811236] sensor_write: reg=0x3e val=0x91 SUCCESS
[   70.811243] sensor_write_array: reg[2] 0x3e=0x91 OK
[   70.811249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   70.811256] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   70.811261] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   70.811267] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.009208] ISP M0 device open called from pid 2444
[   71.009241] *** REFERENCE DRIVER IMPLEMENTATION ***
[   71.009249] ISP M0 tuning buffer allocated: 811c8000 (size=0x500c, aligned)
[   71.009255] tisp_par_ioctl global variable set: 811c8000
[   71.009310] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   71.009318] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   71.009324] isp_core_tuning_init: Initializing tuning data structure
[   71.009344] isp_core_tuning_init: Tuning data structure initialized at 805a0000
[   71.009350] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   71.009356] *** SAFE: mode_flag properly initialized using struct member access ***
[   71.009362] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a0000
[   71.009368] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   71.009374] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   71.009380] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.009388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   71.009394] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   71.009400] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   71.009405] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   71.009429] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   71.009436] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   71.009442] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   71.009450] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   71.009457] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   71.009464] CRITICAL: Cannot access saturation field at 805a0024 - PREVENTING BadVA CRASH
[   71.009817] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009830] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   71.009837] Set control: cmd=0x980901 value=128
[   71.009898] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009906] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   71.009912] Set control: cmd=0x98091b value=128
[   71.009968] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.009976] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   71.009982] Set control: cmd=0x980902 value=128
[   71.009988] tisp_bcsh_saturation: saturation=128
[   71.009994] tiziano_bcsh_update: Updating BCSH parameters
[   71.010001]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   71.010007] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   71.012201] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012214] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   71.012221] Set control: cmd=0x980900 value=128
[   71.012398] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012408] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   71.012415] Set control: cmd=0x980901 value=128
[   71.012537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012546] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   71.012554] Set control: cmd=0x98091b value=128
[   71.012670] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012680] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   71.012686] Set control: cmd=0x980902 value=128
[   71.012692] tisp_bcsh_saturation: saturation=128
[   71.012698] tiziano_bcsh_update: Updating BCSH parameters
[   71.012706]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   71.012711] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   71.012829] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.012838] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   71.012845] Set control: cmd=0x980900 value=128
[   71.012971] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.012980] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.012986] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013114] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.013123] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.013129] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013246] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.013256] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   71.013262] Set control: cmd=0x980914 value=0
[   71.013376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.013384] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   71.013391] Set control: cmd=0x980915 value=0
[   71.013506] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.013515] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.013520] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.013652] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   71.013662] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
set jpeg streamMngCtx suceess
[   71.013669] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   71.013676] csi_video_s_stream: sd=8521b800, enable=0
[   71.013682] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.013691] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.013698] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.013704] csi_video_s_stream: Stream OFF - CSI state set to 3
[   71.013711] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=0 ***
[   71.013718] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   71.013722] *** vic_core_s_stream: STREAM OFF ***
[   71.013728] vic_core_s_stream: Stream OFF - state 4 -> 3
[   71.013735] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=0 ***
[   71.013742] vin_s_stream: VIN state = 4, enable = 0
[   71.013747] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.013754] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.013760] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.013766] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   71.013772] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   71.013780] gc2053: s_stream called with enable=0
[   71.013787] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.013793] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   71.013799] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   71.013808] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.014132] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.014140] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.014148] sensor_write: reg=0x3e val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.015292] sensor_write: reg=0x3e val=0x00 SUCCESS
[   71.015304] sensor_write_array: reg[2] 0x3e=0x00 OK
[   71.015311] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.015318] gc2053: Sensor hardware streaming stopped
[   71.015326] gc2053: s_stream called with enable=0
[   71.015333] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.015339] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   71.015345] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   71.015354] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.015670] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.015678] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.015686] sensor_write: reg=0x3e val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.017580] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.017593] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   71.017599] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   71.017605] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   71.017610] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   71.017737] sensor_write: reg=0x3e val=0x00 SUCCESS
[   71.017747] sensor_write_array: reg[2] 0x3e=0x00 OK
[   71.017754] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.017760] gc2053: Sensor hardware streaming stopped
[   71.017772] ISP IOCTL: cmd=0x800456d1 arg=0x7fa921d0
[   71.017779] tx_isp_video_link_destroy: Destroying links for config 0
[   71.017787] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   71.017795] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.017802] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   71.017809] Set control: cmd=0x8000164 value=1
[   71.017816] ISP IOCTL: cmd=0x800456d0 arg=0x7fa921d0
[   71.017822] TX_ISP_VIDEO_LINK_SETUP: config=0
[   71.017828] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   71.017834] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   71.017841] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   71.017847] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   71.017853] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   71.017860] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   71.017866] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   71.017873] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   71.017880] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   71.017886] csi_video_s_stream: sd=8521b800, enable=1
[   71.017892] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.017900] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.017907] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.017913] csi_video_s_stream: Stream ON - CSI state set to 4
[   71.017920] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80498000, enable=1 ***
[   71.017926] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   71.017932] *** vic_core_s_stream: STREAM ON ***
[   71.017937] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   71.017943] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   71.017949] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.017956] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.017962] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.017968] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   71.017974] *** STREAMING: Configuring CPM registers for VIC access ***
[   71.038956] STREAMING: CPM clocks configured for VIC access
[   71.038970] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   71.038977] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   71.038984] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   71.038990] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   71.038997] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   71.039002] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   71.039008] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   71.039014] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   71.039023] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   71.039030] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   71.039037] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   71.039043] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   71.039048] *** VIC unlock: Commands written, checking VIC status register ***
[   71.039055] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   71.039061] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   71.039067] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   71.039072] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   71.039078] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   71.039084] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   71.039159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   71.039167] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   71.039174] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   71.039182] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   71.039188] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   71.039196] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   71.039202] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   71.039208] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   71.039213] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   71.039220] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   71.039226] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   71.039231] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   71.039237] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   71.039243] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   71.039250] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   71.039256] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   71.039261] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   71.039267] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   71.039274] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   71.039280] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   71.039288] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   71.039297] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   71.039304] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   71.039310] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   71.039317] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   71.039323] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   71.039328] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   71.039334] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   71.039340] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   71.039346] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   71.039351] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   71.039357] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   71.057634] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   71.069070] *** VIC IRQ: Got vic_dev=80498000 ***
[   71.073928] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   71.098926] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   71.105001] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   71.114515] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   71.135778] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   71.154776] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   71.168924] *** VIC IRQ: About to read reg 0x1e8 ***
[   71.174054] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   71.188926] *** VIC IRQ: About to read reg 0x1e0 ***
[   71.198925] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   71.203784] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   71.218886] *** VIC IRQ: Read v1_10 = 0x0 ***
[   71.228970] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   71.235274] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   71.259676] *** VIC IRQ: Register writes completed ***
[   71.275455] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   71.285544] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   71.298922] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   71.305396] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   71.328924] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   71.328934] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   71.328942] *** VIC FRAME DONE: Frame completion signaled ***
[   71.328948] *** VIC TEST 2: Manual frame done function returned -1066704692 ***
[   71.328954] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   71.328961] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   71.328968] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   71.328976] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   71.328982] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   71.328988] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   71.328994] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   71.329001] ispvic_frame_channel_s_stream: arg1=80498000, arg2=1
[   71.329007] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80498000
[   71.329014] ispvic_frame_channel_s_stream[2479]: streamon
[   71.329020] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   71.329026] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   71.329032] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   71.329038] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   71.329045] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   71.329050] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   71.329058] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   71.329064] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   71.329070] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   71.329075] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   71.329081] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   71.329088] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   71.329096] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   71.329103] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   71.329111] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   71.329118] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   71.329126] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   71.329132] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   71.329138] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   71.329144] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   71.329150] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   71.329156] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   71.329162] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   71.329168] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   71.329174] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   71.329183] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   71.329192] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   71.329203] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   71.329210] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   71.329218] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   71.329225] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   71.329230] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   71.329237] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   71.329243] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   71.329253] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   71.329259] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   71.329264] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   71.329270] tx_vic_enable_irq: VIC interrupts already enabled
[   71.329276] *** tx_vic_enable_irq: completed successfully ***
[   71.329281] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   71.329287] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   71.329295] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   71.329302] vin_s_stream: VIN state = 3, enable = 1
[   71.329308] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.329316] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.329324] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.329330] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   71.329336] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   71.329343] gc2053: s_stream called with enable=1
[   71.329350] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.329356] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   71.329362] gc2053: About to write streaming registers for interface 1
[   71.329369] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   71.329378] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.329698] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.329706] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.329715] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330037] sensor_write: reg=0x3e val=0x91 SUCCESS
[   71.330044] sensor_write_array: reg[2] 0x3e=0x91 OK
[   71.330051] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.330057] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   71.330064] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   71.330070] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.330076] gc2053: s_stream called with enable=1
[   71.330083] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.330088] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   71.330095] gc2053: About to write streaming registers for interface 1
[   71.330101] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   71.330110] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330421] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.330428] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.330436] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330750] sensor_write: reg=0x3e val=0x91 SUCCESS
[   71.330757] sensor_write_array: reg[2] 0x3e=0x91 OK
[   71.330764] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.330770] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   71.330776] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   71.330782] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.331019] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.331030] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
d[   71.331038] Set control: cmd=0x980918 value=2
[   71.331182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331192] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331198] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331331] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331346] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331476] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331482] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331595] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331604] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331610] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331767] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331773] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331903] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331908] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.332030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.332038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.332044] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.332166] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.332174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.332180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.334467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.334480] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.334486] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.334644] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.334653] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.334658] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.868206] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   71.868217] codec_codec_ctl: set sample rate...
[   71.869667] codec_codec_ctl: set device...
[   72.017857] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   72.017870] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   72.017877] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   72.017882] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   72.017887] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   72.328934] codec_set_device: set device: MIC...
root@ing-wyze-cam3-a000 ~# dmesg 
[   71.039084] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   71.039159] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   71.039167] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   71.039174] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   71.039182] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   71.039188] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   71.039196] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   71.039202] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   71.039208] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   71.039213] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   71.039220] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   71.039226] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   71.039231] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   71.039237] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   71.039243] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   71.039250] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   71.039256] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   71.039261] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   71.039267] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   71.039274] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   71.039280] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   71.039288] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   71.039297] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   71.039304] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   71.039310] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   71.039317] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   71.039323] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   71.039328] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   71.039334] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   71.039340] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   71.039346] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   71.039351] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   71.039357] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   71.057634] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   71.069070] *** VIC IRQ: Got vic_dev=80498000 ***
[   71.073928] *** VIC IRQ: Checking vic_dev validity: vic_dev=80498000 ***
[   71.098926] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   71.105001] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   71.114515] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   71.135778] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   71.154776] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   71.168924] *** VIC IRQ: About to read reg 0x1e8 ***
[   71.174054] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   71.188926] *** VIC IRQ: About to read reg 0x1e0 ***
[   71.198925] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   71.203784] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   71.218886] *** VIC IRQ: Read v1_10 = 0x0 ***
[   71.228970] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   71.235274] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   71.259676] *** VIC IRQ: Register writes completed ***
[   71.275455] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   71.285544] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   71.298922] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   71.305396] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   71.328924] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   71.328934] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   71.328942] *** VIC FRAME DONE: Frame completion signaled ***
[   71.328948] *** VIC TEST 2: Manual frame done function returned -1066704692 ***
[   71.328954] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   71.328961] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   71.328968] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   71.328976] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   71.328982] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   71.328988] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   71.328994] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   71.329001] ispvic_frame_channel_s_stream: arg1=80498000, arg2=1
[   71.329007] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80498000
[   71.329014] ispvic_frame_channel_s_stream[2479]: streamon
[   71.329020] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   71.329026] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   71.329032] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   71.329038] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   71.329045] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   71.329050] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   71.329058] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   71.329064] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   71.329070] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   71.329075] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   71.329081] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   71.329088] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   71.329096] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   71.329103] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   71.329111] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   71.329118] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   71.329126] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   71.329132] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   71.329138] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   71.329144] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   71.329150] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   71.329156] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   71.329162] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   71.329168] ispvic_frame_channel_qbuf: arg1=80498000, arg2=  (null)
[   71.329174] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   71.329183] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   71.329192] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   71.329203] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   71.329210] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   71.329218] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   71.329225] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   71.329230] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   71.329237] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   71.329243] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   71.329253] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   71.329259] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   71.329264] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   71.329270] tx_vic_enable_irq: VIC interrupts already enabled
[   71.329276] *** tx_vic_enable_irq: completed successfully ***
[   71.329281] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   71.329287] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   71.329295] *** vin_s_stream: SAFE implementation - sd=8540ac00, enable=1 ***
[   71.329302] vin_s_stream: VIN state = 3, enable = 1
[   71.329308] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   71.329316] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   71.329324] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   71.329330] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   71.329336] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   71.329343] gc2053: s_stream called with enable=1
[   71.329350] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.329356] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   71.329362] gc2053: About to write streaming registers for interface 1
[   71.329369] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   71.329378] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.329698] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.329706] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.329715] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330037] sensor_write: reg=0x3e val=0x91 SUCCESS
[   71.330044] sensor_write_array: reg[2] 0x3e=0x91 OK
[   71.330051] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.330057] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   71.330064] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   71.330070] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.330076] gc2053: s_stream called with enable=1
[   71.330083] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   71.330088] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   71.330095] gc2053: About to write streaming registers for interface 1
[   71.330101] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   71.330110] sensor_write: reg=0xfe val=0x00, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330421] sensor_write: reg=0xfe val=0x00 SUCCESS
[   71.330428] sensor_write_array: reg[1] 0xfe=0x00 OK
[   71.330436] sensor_write: reg=0x3e val=0x91, client=854e1c00, adapter=i2c0, addr=0x37
[   71.330750] sensor_write: reg=0x3e val=0x91 SUCCESS
[   71.330757] sensor_write_array: reg[2] 0x3e=0x91 OK
[   71.330764] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   71.330770] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   71.330776] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   71.330782] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   71.331019] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   71.331030] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   71.331038] Set control: cmd=0x980918 value=2
[   71.331182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331192] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331198] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331331] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331340] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331346] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331476] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331482] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331595] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331604] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331610] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331767] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331773] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.331894] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.331903] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.331908] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.332030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.332038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.332044] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.332166] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.332174] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.332180] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.334467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.334480] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.334486] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.334644] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   71.334653] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   71.334658] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   71.868206] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   71.868217] codec_codec_ctl: set sample rate...
[   71.869667] codec_codec_ctl: set device...
[   72.017857] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   72.017870] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   72.017877] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   72.017882] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   72.017887] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   72.328934] codec_set_device: set device: MIC...
[   72.629208] *** FRAME CHANNEL OPEN: minor=54 ***
[   72.629220] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   72.629226] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   72.629233] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   72.629239] *** SAFE: Frame channel device stored in file->private_data ***
[   72.629245] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   72.629253] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   72.629271] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   72.629278] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   72.629287] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   72.629882] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   72.629893] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   72.629900] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   72.629906] Channel 0: Request 4 buffers, type=1 memory=2
[   72.629912] Channel 0: USERPTR mode - client will provide buffers
[   72.629918] Channel 0: USERPTR mode - 4 user buffers expected
[   72.629928] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 80537b00 ***
[   72.629936] *** Channel 0: VIC active_buffer_count set to 4 ***
[   72.629941] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   72.629948] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   72.629972] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.629980] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.629986] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.629992] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   72.630000] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   72.630007] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   72.630014] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.630021] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   72.630027] *** Channel 0: QBUF - Queue buffer index=0 ***
[   72.630033] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   72.630041] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   72.630047] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   72.630054] *** Channel 0: QBUF EVENT - No VIC callback ***
[   72.630061] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   72.630069] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   72.630076] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   72.630084] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=1 ***
[   72.630091] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   72.630098] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   72.630104] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   72.630114] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.630121] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.630127] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.630133] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   72.630140] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   72.630148] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   72.630154] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.630162] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   72.630168] *** Channel 0: QBUF - Queue buffer index=1 ***
[   72.630174] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   72.630180] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   72.630186] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   72.630192] *** Channel 0: QBUF EVENT - No VIC callback ***
[   72.630199] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   72.630207] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   72.630215] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   72.630222] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=2 ***
[   72.630229] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   72.630236] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   72.630242] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   72.630250] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.630256] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.630262] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.630268] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   72.630276] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   72.630283] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   72.630290] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.630297] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   72.630303] *** Channel 0: QBUF - Queue buffer index=2 ***
[   72.630309] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   72.630316] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   72.630322] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   72.630328] *** Channel 0: QBUF EVENT - No VIC callback ***
[   72.630334] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   72.630342] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   72.630350] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   72.630358] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=3 ***
[   72.630364] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   72.630371] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   72.630378] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   72.630386] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.630392] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.630398] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.630404] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   72.630412] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   72.630419] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   72.630426] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.630432] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   72.630439] *** Channel 0: QBUF - Queue buffer index=3 ***
[   72.630445] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   72.630452] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   72.630458] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   72.630464] *** Channel 0: QBUF EVENT - No VIC callback ***
[   72.630470] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   72.630478] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   72.630486] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   72.630493] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=4 ***
[   72.630500] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   72.630506] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   72.630513] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   72.630603] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   72.630614] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   72.630620] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   72.630626] Channel 0: STREAMON - Enqueuing buffers in driver
[   72.630632] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   72.634981] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.634994] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.635001] *** Channel 0: Frame completion wait ***
[   72.635006] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.635013] *** Channel 0: Frame wait returned 10 ***
[   72.635019] *** Channel 0: Frame was ready, consuming it ***
[   72.635123] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   72.635132] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   72.635139] *** Channel 0: DQBUF - dequeue buffer request ***
[   72.635145] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.635155] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   72.635162] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   72.635168] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   72.635188] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.635195] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.635201] *** Channel 0: Frame completion wait ***
[   72.635207] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.696630] *** FRAME CHANNEL OPEN: minor=53 ***
[   72.696642] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   72.696648] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   72.696655] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   72.696661] *** SAFE: Frame channel device stored in file->private_data ***
[   72.696667] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   72.696675] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   72.696692] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   72.696700] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   72.696708] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   72.697554] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   72.697565] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   72.697572] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   72.697578] Channel 1: Request 2 buffers, type=1 memory=2
[   72.697584] Channel 1: USERPTR mode - client will provide buffers
[   72.697590] Channel 1: USERPTR mode - 2 user buffers expected
[   72.697600] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 80537380 ***
[   72.697607] *** Channel 1: VIC active_buffer_count set to 2 ***
[   72.697613] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   72.697620] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   72.697634] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.697640] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.697646] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.697653] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   72.697660] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   72.697668] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   72.697674] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.697682] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   72.697688] *** Channel 1: QBUF - Queue buffer index=0 ***
[   72.697694] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   72.697702] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   72.697709] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   72.697717] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   72.697725] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   72.697732] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=80537380, vbm_buffer_count=1 ***
[   72.697739] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   72.697746] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   72.697753] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   72.697762] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.697769] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.697775] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.697781] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   72.697788] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   72.697796] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   72.697802] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.697809] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   72.697816] *** Channel 1: QBUF - Queue buffer index=1 ***
[   72.697821] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   72.697828] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   72.697835] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   72.697843] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   72.697850] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   72.697858] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=80537380, vbm_buffer_count=2 ***
[   72.697864] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   72.697871] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   72.697878] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   72.697971] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   72.697982] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   72.697988] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   72.697994] Channel 1: STREAMON - Enqueuing buffers in driver
[   72.698001] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   72.704673] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.704686] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.704692] *** Channel 1: Frame completion wait ***
[   72.704698] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.704705] *** Channel 1: Frame wait returned 10 ***
[   72.704710] *** Channel 1: Frame was ready, consuming it ***
[   72.704772] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   72.704780] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   72.704787] *** Channel 1: DQBUF - dequeue buffer request ***
[   72.704793] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.704803] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   72.704810] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   72.704816] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   72.704832] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.704840] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.704846] *** Channel 1: Frame completion wait ***
[   72.704851] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.728930] *** Channel 0: Frame wait returned 0 ***
[   72.728942] *** Channel 0: Frame wait timeout/error, generating frame ***
[   72.728964] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.728972] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.728978] *** Channel 0: Frame completion wait ***
[   72.728984] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.728990] *** Channel 0: Frame wait returned 10 ***
[   72.728996] *** Channel 0: Frame was ready, consuming it ***
[   72.729004] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.729010] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.729016] *** Channel 0: Frame completion wait ***
[   72.729022] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.798924] *** Channel 1: Frame wait returned 0 ***
[   72.798935] *** Channel 1: Frame wait timeout/error, generating frame ***
[   72.798957] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.798965] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.798972] *** Channel 1: Frame completion wait ***
[   72.798977] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.798984] *** Channel 1: Frame wait returned 10 ***
[   72.798989] *** Channel 1: Frame was ready, consuming it ***
[   72.798996] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.799003] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.799009] *** Channel 1: Frame completion wait ***
[   72.799014] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.828926] *** Channel 0: DQBUF wait returned 0 ***
[   72.828937] *** Channel 0: DQBUF timeout, generating frame ***
[   72.828946] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   72.828986] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   72.828993] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   72.829000] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   72.829005] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   72.829010] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   72.829130] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   72.829141] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   72.829148] *** Channel 0: DQBUF - dequeue buffer request ***
[   72.829153] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.829163] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   72.829170] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   72.829176] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   72.829194] *** Channel 0: Frame wait returned 0 ***
[   72.829201] *** Channel 0: Frame wait timeout/error, generating frame ***
[   72.829214] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.829220] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.829227] *** Channel 0: Frame completion wait ***
[   72.829233] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.829239] *** Channel 0: Frame wait returned 10 ***
[   72.829244] *** Channel 0: Frame was ready, consuming it ***
[   72.829252] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.829259] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.829264] *** Channel 0: Frame completion wait ***
[   72.829270] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.839008] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.839022] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.839028] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.839034] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   72.839042] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   72.839049] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   72.839056] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.839064] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   72.839070] *** Channel 0: QBUF - Queue buffer index=0 ***
[   72.839076] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   72.839084] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   72.839090] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   72.839097] *** Channel 0: QBUF EVENT - No VIC callback ***
[   72.839104] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   72.839112] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   72.839120] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   72.839128] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=4 ***
[   72.839134] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   72.839141] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   72.839153] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   72.839222] *** Channel 0: Frame wait returned 9 ***
[   72.839230] *** Channel 0: Frame was ready, consuming it ***
[   72.839242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.839249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.839255] *** Channel 0: Frame completion wait ***
[   72.839261] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.898912] *** Channel 1: DQBUF wait returned 0 ***
[   72.898923] *** Channel 1: DQBUF timeout, generating frame ***
[   72.898932] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   72.899039] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   72.899048] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   72.899054] *** Channel 1: DQBUF - dequeue buffer request ***
[   72.899060] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.899070] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   72.899077] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   72.899084] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   72.899100] *** Channel 1: Frame wait returned 0 ***
[   72.899106] *** Channel 1: Frame wait timeout/error, generating frame ***
[   72.899118] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.899124] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.899131] *** Channel 1: Frame completion wait ***
[   72.899136] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.899143] *** Channel 1: Frame wait returned 10 ***
[   72.899148] *** Channel 1: Frame was ready, consuming it ***
[   72.899156] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.899163] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.899168] *** Channel 1: Frame completion wait ***
[   72.899174] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.900787] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   72.900800] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   72.900807] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   72.900813] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   72.900820] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   72.900828] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   72.900834] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   72.900856] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   72.900863] *** Channel 1: QBUF - Queue buffer index=0 ***
[   72.900869] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   72.900877] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   72.900884] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   72.900892] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   72.900900] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   72.900908] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=80537380, vbm_buffer_count=2 ***
[   72.900915] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   72.900922] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   72.900933] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   72.901017] *** Channel 1: Frame wait returned 10 ***
[   72.901024] *** Channel 1: Frame was ready, consuming it ***
[   72.901038] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.901045] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.901051] *** Channel 1: Frame completion wait ***
[   72.901057] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.938934] *** Channel 0: Frame wait returned 0 ***
[   72.938946] *** Channel 0: Frame wait timeout/error, generating frame ***
[   72.938979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.938987] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.938994] *** Channel 0: Frame completion wait ***
[   72.938999] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.939005] *** Channel 0: Frame wait returned 10 ***
[   72.939011] *** Channel 0: Frame was ready, consuming it ***
[   72.939019] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.939026] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.939031] *** Channel 0: Frame completion wait ***
[   72.939037] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   72.998912] *** Channel 1: Frame wait returned 0 ***
[   72.998923] *** Channel 1: Frame wait timeout/error, generating frame ***
[   72.998944] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.998952] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.998958] *** Channel 1: Frame completion wait ***
[   72.998964] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   72.998970] *** Channel 1: Frame wait returned 10 ***
[   72.998976] *** Channel 1: Frame was ready, consuming it ***
[   72.998984] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   72.998990] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   72.998996] *** Channel 1: Frame completion wait ***
[   72.999002] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.018204] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   73.018217] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   73.018224] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   73.018230] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   73.018235] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   73.028932] *** Channel 0: DQBUF wait returned 0 ***
[   73.028944] *** Channel 0: DQBUF timeout, generating frame ***
[   73.028952] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   73.028977] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   73.028984] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   73.029004] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   73.029010] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   73.029016] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   73.029134] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   73.029144] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   73.029151] *** Channel 0: DQBUF - dequeue buffer request ***
[   73.029157] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.029167] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   73.029174] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   73.029180] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   73.038946] *** Channel 0: Frame wait returned 0 ***
[   73.038962] *** Channel 0: Frame wait timeout/error, generating frame ***
[   73.038991] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.038999] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.039006] *** Channel 0: Frame completion wait ***
[   73.039011] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.039017] *** Channel 0: Frame wait returned 10 ***
[   73.039023] *** Channel 0: Frame was ready, consuming it ***
[   73.039031] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.039038] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.039044] *** Channel 0: Frame completion wait ***
[   73.039050] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.039284] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   73.039312] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   73.039320] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   73.039326] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   73.039334] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   73.039341] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   73.039348] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   73.039355] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   73.039361] *** Channel 0: QBUF - Queue buffer index=1 ***
[   73.039367] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   73.039375] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   73.039382] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   73.039389] *** Channel 0: QBUF EVENT - No VIC callback ***
[   73.039396] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   73.039404] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   73.039412] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   73.039420] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=4 ***
[   73.039426] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   73.039433] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   73.039444] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   73.039558] *** Channel 0: DQBUF wait returned 19 ***
[   73.039569] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   73.039587] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   73.039595] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   73.039601] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   73.039606] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   73.039612] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   73.039734] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   73.039745] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   73.039752] *** Channel 0: DQBUF - dequeue buffer request ***
[   73.039758] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.039768] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   73.039775] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   73.039781] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   73.049865] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   73.049879] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   73.049886] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   73.049892] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   73.049899] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   73.049907] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   73.049914] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   73.049921] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   73.049927] *** Channel 0: QBUF - Queue buffer index=2 ***
[   73.049933] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   73.049941] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   73.049948] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   73.049955] *** Channel 0: QBUF EVENT - No VIC callback ***
[   73.049961] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   73.049969] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   73.049977] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   73.049985] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=4 ***
[   73.049992] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   73.049999] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   73.050012] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   73.050080] *** Channel 0: Frame wait returned 9 ***
[   73.050087] *** Channel 0: Frame was ready, consuming it ***
[   73.050099] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.050106] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.050113] *** Channel 0: Frame completion wait ***
[   73.050118] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.098912] *** Channel 1: DQBUF wait returned 0 ***
[   73.098923] *** Channel 1: DQBUF timeout, generating frame ***
[   73.098932] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   73.099054] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   73.099063] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   73.099069] *** Channel 1: DQBUF - dequeue buffer request ***
[   73.099075] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.099085] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   73.099093] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   73.099099] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   73.099117] *** Channel 1: Frame wait returned 0 ***
[   73.099123] *** Channel 1: Frame wait timeout/error, generating frame ***
[   73.099135] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.099142] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.099148] *** Channel 1: Frame completion wait ***
[   73.099154] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.099160] *** Channel 1: Frame wait returned 10 ***
[   73.099166] *** Channel 1: Frame was ready, consuming it ***
[   73.099173] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.099180] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.099186] *** Channel 1: Frame completion wait ***
[   73.099191] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.100714] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   73.100727] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   73.100734] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   73.100740] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   73.100748] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   73.100755] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   73.100762] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   73.100769] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   73.100776] *** Channel 1: QBUF - Queue buffer index=1 ***
[   73.100782] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   73.100789] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   73.100797] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   73.100805] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   73.100813] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   73.100821] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=80537380, vbm_buffer_count=2 ***
[   73.100827] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   73.100835] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   73.100847] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   73.100911] *** Channel 1: Frame wait returned 10 ***
[   73.100918] *** Channel 1: Frame was ready, consuming it ***
[   73.100931] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.100938] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.100944] *** Channel 1: Frame completion wait ***
[   73.100950] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.148906] *** Channel 0: Frame wait returned 0 ***
[   73.148919] *** Channel 0: Frame wait timeout/error, generating frame ***
[   73.148939] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.148947] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.148953] *** Channel 0: Frame completion wait ***
[   73.148959] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.148965] *** Channel 0: Frame wait returned 10 ***
[   73.148971] *** Channel 0: Frame was ready, consuming it ***
[   73.148979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.148985] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.148991] *** Channel 0: Frame completion wait ***
[   73.148997] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.198911] *** Channel 1: Frame wait returned 0 ***
[   73.198923] *** Channel 1: Frame wait timeout/error, generating frame ***
[   73.199054] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.199063] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.199069] *** Channel 1: Frame completion wait ***
[   73.199075] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.199081] *** Channel 1: Frame wait returned 10 ***
[   73.199087] *** Channel 1: Frame was ready, consuming it ***
[   73.199095] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.199102] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.199108] *** Channel 1: Frame completion wait ***
[   73.199113] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.238914] *** Channel 0: DQBUF wait returned 0 ***
[   73.238925] *** Channel 0: DQBUF timeout, generating frame ***
[   73.238934] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   73.238958] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   73.238966] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   73.238972] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   73.238978] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   73.238983] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   73.239105] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   73.239115] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   73.239122] *** Channel 0: DQBUF - dequeue buffer request ***
[   73.239128] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.239138] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   73.239145] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   73.239151] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   73.248934] *** Channel 0: Frame wait returned 0 ***
[   73.248965] *** Channel 0: Frame wait timeout/error, generating frame ***
[   73.248991] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.249000] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.249007] *** Channel 0: Frame completion wait ***
[   73.249012] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.249018] *** Channel 0: Frame wait returned 10 ***
[   73.249024] *** Channel 0: Frame was ready, consuming it ***
[   73.249032] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.249039] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.249045] *** Channel 0: Frame completion wait ***
[   73.249050] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.249615] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   73.249625] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   73.249631] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   73.249638] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   73.249645] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   73.249653] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   73.249660] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   73.249667] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   73.249673] *** Channel 0: QBUF - Queue buffer index=3 ***
[   73.249679] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   73.249687] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   73.249693] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   73.249700] *** Channel 0: QBUF EVENT - No VIC callback ***
[   73.249707] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   73.249715] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   73.249723] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   73.249731] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=80537b00, vbm_buffer_count=4 ***
[   73.249737] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   73.249744] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   73.249755] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   73.249823] *** Channel 0: Frame wait returned 10 ***
[   73.249832] *** Channel 0: Frame was ready, consuming it ***
[   73.249844] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.249851] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.249857] *** Channel 0: Frame completion wait ***
[   73.249863] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   73.298905] *** Channel 1: DQBUF wait returned 0 ***
[   73.298917] *** Channel 1: DQBUF timeout, generating frame ***
[   73.298926] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   73.299035] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   73.299044] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   73.299051] *** Channel 1: DQBUF - dequeue buffer request ***
[   73.299056] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.299066] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85c3a000 (name=gc2053) ***
[   73.299073] *** tx_isp_get_sensor: Found real sensor: 85c3a000 ***
[   73.299079] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   73.299114] *** Channel 1: Frame wait returned 0 ***
[   73.299121] *** Channel 1: Frame wait timeout/error, generating frame ***
[   73.299133] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.299140] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.299147] *** Channel 1: Frame completion wait ***
[   73.299152] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.299158] *** Channel 1: Frame wait returned 10 ***
[   73.299164] *** Channel 1: Frame was ready, consuming it ***
[   73.299171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.299178] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.299184] *** Channel 1: Frame completion wait ***
[   73.299189] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   73.299305] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   73.299315] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   73.299321] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   73.299327] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   73.299335] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   73.299342] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   73.299349] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   73.299356] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   73.299363] *** Channel 1: QBUF - Queue buffer index=0 ***
[   73.299369] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   73.299376] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   73.299383] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   73.299391] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   73.299399] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   73.299407] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=80537380, vbm_buffer_count=2 ***
[   73.299413] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   73.299420] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   73.299433] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   73.299454] *** Channel 1: Frame wait returned 10 ***
[   73.299461] *** Channel 1: Frame was ready, consuming it ***
[   73.299470] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   73.299477] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   73.299483] *** Channel 1: Frame completion wait ***
[   73.299489] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      14502   jz-intc  jz-timerost
 14:         52   jz-intc  ipu
 15:      69291   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       9871   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         18   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
