#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 12 22:20:48 2025
# Process ID: 43356
# Current directory: C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 80052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.762 ; gain = 234.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (1#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_1' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_1' (2#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_2' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_2' (3#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_3' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_3' (4#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_c_addsub_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_0' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_0' (5#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_1' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_1' (6#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_2' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_2' (7#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_3' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_3' (8#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_4' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_4' (9#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_5' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_5' (10#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_6' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_6' (11#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mult_gen_0_7' [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mult_gen_0_7' (12#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/.Xil/Vivado-43356-MillerLaptop/realtime/design_1_mult_gen_0_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 65 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (13#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (14#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_1' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_1' (15#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_2' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_2' (16#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_3' [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_3' (17#1) [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[64]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[63]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[62]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[61]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[60]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[59]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[58]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[57]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[56]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[55]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[54]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[53]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[52]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[51]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[50]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[49]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[48]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[47]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[46]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[45]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[44]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[43]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[42]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[41]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[40]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[39]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[38]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[37]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[36]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[35]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[34]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[33]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1034.098 ; gain = 307.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1034.098 ; gain = 307.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1034.098 ; gain = 307.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1034.098 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_0/design_1_mult_gen_0_0/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_0'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_0/design_1_mult_gen_0_0/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_0'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_1/design_1_mult_gen_0_1/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_1'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_1/design_1_mult_gen_0_1/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_1'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_2/design_1_mult_gen_0_2/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_2'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_2/design_1_mult_gen_0_2/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_2'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_3/design_1_mult_gen_0_3/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_3'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_3/design_1_mult_gen_0_3/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_3'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_4/design_1_mult_gen_0_4/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_4'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_4/design_1_mult_gen_0_4/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_4'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_5/design_1_mult_gen_0_5/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_5'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_5/design_1_mult_gen_0_5/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_5'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_6/design_1_mult_gen_0_6/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_6'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_6/design_1_mult_gen_0_6/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_6'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_7/design_1_mult_gen_0_7/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_7'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_mult_gen_0_7/design_1_mult_gen_0_7/design_1_mult_gen_0_0_in_context.xdc] for cell 'design_1_i/mult_gen_7'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_0'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_0'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_1'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_1'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_2/design_1_c_addsub_0_2/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_2'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_2/design_1_c_addsub_0_2/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_2'
Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_3/design_1_c_addsub_0_3/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_3'
Finished Parsing XDC File [c:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.srcs/sources_1/bd/design_1/ip/design_1_c_addsub_0_3/design_1_c_addsub_0_3/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_3'
Parsing XDC File [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1104.598 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mult_gen_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_addsub_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_addsub_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_addsub_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[64]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[63]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[62]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[61]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[60]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[59]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[58]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[57]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[56]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[55]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[54]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[53]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[52]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[51]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[50]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[49]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[48]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[47]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[46]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[45]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[44]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[43]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[42]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[41]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[40]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[39]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[38]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[37]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[36]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[35]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[34]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[33]
WARNING: [Synth 8-3331] design design_1_xlslice_0_3 has unconnected port Din[32]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[64]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[63]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[62]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[61]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[60]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[59]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[58]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[57]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[56]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[55]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[54]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[53]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[52]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[51]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[50]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[49]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[48]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[47]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[46]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[45]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[44]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[43]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[42]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[41]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[40]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[39]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[38]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[37]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[36]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[35]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[34]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[33]
WARNING: [Synth 8-3331] design design_1_xlslice_0_2 has unconnected port Din[32]
WARNING: [Synth 8-3331] design design_1_xlslice_0_1 has unconnected port Din[64]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.598 ; gain = 378.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.719 ; gain = 381.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_c_addsub_0_0 |         1|
|2     |design_1_c_addsub_0_1 |         1|
|3     |design_1_c_addsub_0_2 |         1|
|4     |design_1_c_addsub_0_3 |         1|
|5     |design_1_mult_gen_0_0 |         1|
|6     |design_1_mult_gen_0_1 |         1|
|7     |design_1_mult_gen_0_2 |         1|
|8     |design_1_mult_gen_0_3 |         1|
|9     |design_1_mult_gen_0_4 |         1|
|10    |design_1_mult_gen_0_5 |         1|
|11    |design_1_mult_gen_0_6 |         1|
|12    |design_1_mult_gen_0_7 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |design_1_c_addsub_0_0 |     1|
|2     |design_1_c_addsub_0_1 |     1|
|3     |design_1_c_addsub_0_2 |     1|
|4     |design_1_c_addsub_0_3 |     1|
|5     |design_1_mult_gen_0_0 |     1|
|6     |design_1_mult_gen_0_1 |     1|
|7     |design_1_mult_gen_0_2 |     1|
|8     |design_1_mult_gen_0_3 |     1|
|9     |design_1_mult_gen_0_4 |     1|
|10    |design_1_mult_gen_0_5 |     1|
|11    |design_1_mult_gen_0_6 |     1|
|12    |design_1_mult_gen_0_7 |     1|
|13    |IBUF                  |   257|
|14    |OBUF                  |   128|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |  1157|
|2     |  design_1_i  |design_1             |   772|
|3     |    xlslice_0 |design_1_xlslice_0_0 |     0|
|4     |    xlslice_1 |design_1_xlslice_0_1 |     0|
|5     |    xlslice_2 |design_1_xlslice_0_2 |     0|
|6     |    xlslice_3 |design_1_xlslice_0_3 |     0|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1122.527 ; gain = 325.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.527 ; gain = 396.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1122.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1131.875 ; gain = 675.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1131.875 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/matrix_mult_vivado/matrix_mult_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 22:21:12 2025...
