# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mandelbrot_pinout.srcs/sources_1/ip/dsp_add_mult_add/sim/dsp_add_mult_add.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/ip/dsp_simple/sim/dsp_simple.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/imports/c_gen/ComplexValueGenerator.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/imports/c_gen/c_gen.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl_pkg/hdmi_interface_pkg.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/new/mandel_iter.vhd" \
"../../../../mandelbrot_pinout.srcs/sources_1/new/mandelbrot_calculator.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../../../../ips/hw/hdmi/src/hdl/vga_stripes.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl/vga_controler.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl/vga.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl/tmds_encoder.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd" \
"../../../../../../../../ips/hw/hdmi/src/hdl/hdmi.vhd" \
"../../../../../../../hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd" \

vhdl xil_defaultlib  \
"../../../../mandelbrot_pinout.srcs/sources_1/new/tb_mandel_pinout.vhd" \

# Do not sort compile order
nosort
