INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'd_out_a' is not allowed [C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/dpr.v:29]
WARNING: [VRFC 10-3028] 'd_out_a' was previously declared with a range [C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/dpr.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghenn/Desktop/lab/lab.srcs/sources_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghenn/Desktop/lab/lab.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
