design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/drewarosa/RISC-V-Single-Cycle-CPU-Core/openlane/ALU,ALU,22_09_20_15_38,flow completed,0h29m45s0ms,0h18m2s0ms,-2.0,1.5625,-1,4.33,5877.09,-1,0,0,0,0,0,0,0,148,0,-1,-1,969177,85767,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,493841160.0,0.0,15.77,15.29,13.45,11.5,-1,3975,5250,53,1328,0,0,0,5074,16,0,32,45,416,60,2,3073,1166,1152,19,902,21744,0,22646,1521740.2303999998,5.63e-05,3.32e-05,5.02e-05,7.15e-05,4.23e-05,1.41e-07,8.21e-05,4.97e-05,1.67e-07,9.75,1001.0,0.999000999000999,1000,AREA 0,10,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,4
