[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MultiPartSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 119
LIB: work
FILE: ${SURELOG_DIR}/tests/MultiPartSelect/dut.sv
n<> u<118> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<118> s<117> l<1:1>
  n<> u<117> t<Source_text> p<118> c<38> l<1:1> el<11:10>
    n<> u<38> t<Description> p<117> c<37> s<116> l<1:1> el<3:9>
      n<> u<37> t<Package_item> p<38> c<36> l<1:1> el<3:9>
        n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<1:1> el<3:9>
          n<> u<35> t<Data_declaration> p<36> c<34> l<1:1> el<3:9>
            n<> u<34> t<Type_declaration> p<35> c<32> l<1:1> el<3:9>
              n<> u<32> t<Data_type> p<34> c<3> s<33> l<1:9> el<3:2>
                n<> u<3> t<Struct_union> p<32> c<2> s<4> l<1:9> el<1:15>
                  n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
                n<> u<4> t<Packed_keyword> p<32> s<31> l<1:16> el<1:22>
                n<> u<31> t<Struct_union_member> p<32> c<27> l<2:5> el<2:24>
                  n<> u<27> t<Data_type_or_void> p<31> c<26> s<30> l<2:5> el<2:21>
                    n<> u<26> t<Data_type> p<27> c<5> l<2:5> el<2:21>
                      n<> u<5> t<IntVec_TypeLogic> p<26> s<15> l<2:5> el<2:10>
                      n<> u<15> t<Packed_dimension> p<26> c<14> s<25> l<2:11> el<2:16>
                        n<> u<14> t<Constant_range> p<15> c<9> l<2:12> el<2:15>
                          n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:12> el<2:13>
                            n<> u<8> t<Constant_primary> p<9> c<7> l<2:12> el<2:13>
                              n<> u<7> t<Primary_literal> p<8> c<6> l<2:12> el<2:13>
                                n<1> u<6> t<INT_CONST> p<7> l<2:12> el<2:13>
                          n<> u<13> t<Constant_expression> p<14> c<12> l<2:14> el<2:15>
                            n<> u<12> t<Constant_primary> p<13> c<11> l<2:14> el<2:15>
                              n<> u<11> t<Primary_literal> p<12> c<10> l<2:14> el<2:15>
                                n<0> u<10> t<INT_CONST> p<11> l<2:14> el<2:15>
                      n<> u<25> t<Packed_dimension> p<26> c<24> l<2:16> el<2:21>
                        n<> u<24> t<Constant_range> p<25> c<19> l<2:17> el<2:20>
                          n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<2:17> el<2:18>
                            n<> u<18> t<Constant_primary> p<19> c<17> l<2:17> el<2:18>
                              n<> u<17> t<Primary_literal> p<18> c<16> l<2:17> el<2:18>
                                n<3> u<16> t<INT_CONST> p<17> l<2:17> el<2:18>
                          n<> u<23> t<Constant_expression> p<24> c<22> l<2:19> el<2:20>
                            n<> u<22> t<Constant_primary> p<23> c<21> l<2:19> el<2:20>
                              n<> u<21> t<Primary_literal> p<22> c<20> l<2:19> el<2:20>
                                n<0> u<20> t<INT_CONST> p<21> l<2:19> el<2:20>
                  n<> u<30> t<Variable_decl_assignment_list> p<31> c<29> l<2:22> el<2:23>
                    n<> u<29> t<Variable_decl_assignment> p<30> c<28> l<2:22> el<2:23>
                      n<a> u<28> t<STRING_CONST> p<29> l<2:22> el<2:23>
              n<tier1> u<33> t<STRING_CONST> p<34> l<3:3> el<3:8>
    n<> u<116> t<Description> p<117> c<115> l<5:1> el<11:10>
      n<> u<115> t<Module_declaration> p<116> c<43> l<5:1> el<11:10>
        n<> u<43> t<Module_nonansi_header> p<115> c<39> s<51> l<5:1> el<5:14>
          n<module> u<39> t<Module_keyword> p<43> s<40> l<5:1> el<5:7>
          n<top> u<40> t<STRING_CONST> p<43> s<41> l<5:8> el<5:11>
          n<> u<41> t<Package_import_declaration_list> p<43> s<42> l<5:11> el<5:11>
          n<> u<42> t<Port_list> p<43> l<5:11> el<5:13>
        n<> u<51> t<Module_item> p<115> c<50> s<82> l<7:5> el<7:14>
          n<> u<50> t<Port_declaration> p<51> c<49> l<7:5> el<7:13>
            n<> u<49> t<Interface_port_declaration> p<50> c<45> l<7:5> el<7:13>
              n<tier1> u<45> t<Interface_identifier> p<49> c<44> s<48> l<7:5> el<7:10>
                n<tier1> u<44> t<STRING_CONST> p<45> l<7:5> el<7:10>
              n<> u<48> t<Interface_identifier_list> p<49> c<47> l<7:11> el<7:13>
                n<xx> u<47> t<Interface_identifier> p<48> c<46> l<7:11> el<7:13>
                  n<xx> u<46> t<STRING_CONST> p<47> l<7:11> el<7:13>
        n<> u<82> t<Module_item> p<115> c<81> s<113> l<8:5> el<8:29>
          n<> u<81> t<Non_port_module_item> p<82> c<80> l<8:5> el<8:29>
            n<> u<80> t<Module_or_generate_item> p<81> c<79> l<8:5> el<8:29>
              n<> u<79> t<Module_common_item> p<80> c<78> l<8:5> el<8:29>
                n<> u<78> t<Continuous_assign> p<79> c<77> l<8:5> el<8:29>
                  n<> u<77> t<Net_assignment_list> p<78> c<76> l<8:12> el<8:28>
                    n<> u<76> t<Net_assignment> p<77> c<71> l<8:12> el<8:28>
                      n<> u<71> t<Net_lvalue> p<76> c<53> s<75> l<8:12> el<8:24>
                        n<> u<53> t<Ps_or_hierarchical_identifier> p<71> c<52> s<70> l<8:12> el<8:14>
                          n<xx> u<52> t<STRING_CONST> p<53> l<8:12> el<8:14>
                        n<> u<70> t<Constant_select> p<71> c<54> l<8:14> el<8:24>
                          n<a> u<54> t<STRING_CONST> p<70> s<59> l<8:15> el<8:16>
                          n<> u<59> t<Constant_bit_select> p<70> c<58> s<69> l<8:16> el<8:19>
                            n<> u<58> t<Constant_expression> p<59> c<57> l<8:17> el<8:18>
                              n<> u<57> t<Constant_primary> p<58> c<56> l<8:17> el<8:18>
                                n<> u<56> t<Primary_literal> p<57> c<55> l<8:17> el<8:18>
                                  n<1> u<55> t<INT_CONST> p<56> l<8:17> el<8:18>
                          n<> u<69> t<Constant_part_select_range> p<70> c<68> l<8:20> el<8:23>
                            n<> u<68> t<Constant_range> p<69> c<63> l<8:20> el<8:23>
                              n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<8:20> el<8:21>
                                n<> u<62> t<Constant_primary> p<63> c<61> l<8:20> el<8:21>
                                  n<> u<61> t<Primary_literal> p<62> c<60> l<8:20> el<8:21>
                                    n<3> u<60> t<INT_CONST> p<61> l<8:20> el<8:21>
                              n<> u<67> t<Constant_expression> p<68> c<66> l<8:22> el<8:23>
                                n<> u<66> t<Constant_primary> p<67> c<65> l<8:22> el<8:23>
                                  n<> u<65> t<Primary_literal> p<66> c<64> l<8:22> el<8:23>
                                    n<2> u<64> t<INT_CONST> p<65> l<8:22> el<8:23>
                      n<> u<75> t<Expression> p<76> c<74> l<8:27> el<8:28>
                        n<> u<74> t<Primary> p<75> c<73> l<8:27> el<8:28>
                          n<> u<73> t<Primary_literal> p<74> c<72> l<8:27> el<8:28>
                            n<2> u<72> t<INT_CONST> p<73> l<8:27> el<8:28>
        n<> u<113> t<Module_item> p<115> c<112> s<114> l<9:5> el<9:29>
          n<> u<112> t<Non_port_module_item> p<113> c<111> l<9:5> el<9:29>
            n<> u<111> t<Module_or_generate_item> p<112> c<110> l<9:5> el<9:29>
              n<> u<110> t<Module_common_item> p<111> c<109> l<9:5> el<9:29>
                n<> u<109> t<Continuous_assign> p<110> c<108> l<9:5> el<9:29>
                  n<> u<108> t<Net_assignment_list> p<109> c<107> l<9:12> el<9:28>
                    n<> u<107> t<Net_assignment> p<108> c<102> l<9:12> el<9:28>
                      n<> u<102> t<Net_lvalue> p<107> c<84> s<106> l<9:12> el<9:24>
                        n<> u<84> t<Ps_or_hierarchical_identifier> p<102> c<83> s<101> l<9:12> el<9:14>
                          n<xx> u<83> t<STRING_CONST> p<84> l<9:12> el<9:14>
                        n<> u<101> t<Constant_select> p<102> c<85> l<9:14> el<9:24>
                          n<a> u<85> t<STRING_CONST> p<101> s<90> l<9:15> el<9:16>
                          n<> u<90> t<Constant_bit_select> p<101> c<89> s<100> l<9:16> el<9:19>
                            n<> u<89> t<Constant_expression> p<90> c<88> l<9:17> el<9:18>
                              n<> u<88> t<Constant_primary> p<89> c<87> l<9:17> el<9:18>
                                n<> u<87> t<Primary_literal> p<88> c<86> l<9:17> el<9:18>
                                  n<1> u<86> t<INT_CONST> p<87> l<9:17> el<9:18>
                          n<> u<100> t<Constant_part_select_range> p<101> c<99> l<9:20> el<9:23>
                            n<> u<99> t<Constant_range> p<100> c<94> l<9:20> el<9:23>
                              n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<9:20> el<9:21>
                                n<> u<93> t<Constant_primary> p<94> c<92> l<9:20> el<9:21>
                                  n<> u<92> t<Primary_literal> p<93> c<91> l<9:20> el<9:21>
                                    n<1> u<91> t<INT_CONST> p<92> l<9:20> el<9:21>
                              n<> u<98> t<Constant_expression> p<99> c<97> l<9:22> el<9:23>
                                n<> u<97> t<Constant_primary> p<98> c<96> l<9:22> el<9:23>
                                  n<> u<96> t<Primary_literal> p<97> c<95> l<9:22> el<9:23>
                                    n<0> u<95> t<INT_CONST> p<96> l<9:22> el<9:23>
                      n<> u<106> t<Expression> p<107> c<105> l<9:27> el<9:28>
                        n<> u<105> t<Primary> p<106> c<104> l<9:27> el<9:28>
                          n<> u<104> t<Primary_literal> p<105> c<103> l<9:27> el<9:28>
                            n<3> u<103> t<INT_CONST> p<104> l<9:27> el<9:28>
        n<> u<114> t<ENDMODULE> p<115> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/MultiPartSelect/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MultiPartSelect/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              12
ContAssign                                             2
Design                                                 1
HierPath                                               2
LogicTypespec                                          1
Module                                                 1
PartSelect                                             2
Range                                                  2
RefObj                                                 2
RefTypespec                                            3
SourceFile                                             1
StructNet                                              1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
VarSelect                                              2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MultiPartSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/MultiPartSelect/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPartSelect/dut.sv, line:5:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiImportTypespec:
  \_StructNet: (work@top.xx), line:7:11, endln:7:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPartSelect/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.xx.tier1), line:7:5, endln:7:10
      |vpiParent:
      \_StructNet: (work@top.xx), line:7:11, endln:7:13
      |vpiName:tier1
      |vpiFullName:work@top.xx.tier1
      |vpiActual:
      \_TypedefTypespec: (tier1), line:3:3, endln:3:8
    |vpiName:xx
    |vpiFullName:work@top.xx
  |vpiDefName:work@top
  |vpiNet:
  \_StructNet: (work@top.xx), line:7:11, endln:7:13
  |vpiContAssign:
  \_ContAssign: , line:8:12, endln:8:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPartSelect/dut.sv, line:5:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:8:27, endln:8:28
      |vpiParent:
      \_ContAssign: , line:8:12, endln:8:28
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (xx.a[1][3:2]), line:8:14, endln:8:19
      |vpiParent:
      \_ContAssign: , line:8:12, endln:8:28
      |vpiActual:
      \_RefObj: (xx), line:8:14, endln:8:16
        |vpiParent:
        \_HierPath: (xx.a[1][3:2]), line:8:14, endln:8:19
        |vpiName:xx
        |vpiActual:
        \_StructNet: (work@top.xx), line:7:11, endln:7:13
      |vpiActual:
      \_VarSelect: (work@top.xx.a[1][3:2].a), line:8:15, endln:8:19
        |vpiParent:
        \_HierPath: (xx.a[1][3:2]), line:8:14, endln:8:19
        |vpiName:a
        |vpiFullName:work@top.xx.a[1][3:2].a
        |vpiActual:
        \_TypespecMember: (a), line:2:22, endln:2:23
        |vpiIndex:
        \_Constant: , line:8:17, endln:8:18
          |vpiParent:
          \_VarSelect: (work@top.xx.a[1][3:2].a), line:8:15, endln:8:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiIndex:
        \_PartSelect: (work@top), line:8:20, endln:8:23
          |vpiParent:
          \_ContAssign: , line:8:12, endln:8:28
          |vpiFullName:work@top
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_Constant: , line:8:20, endln:8:21
            |vpiParent:
            \_PartSelect: (work@top), line:8:20, endln:8:23
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:8:22, endln:8:23
            |vpiParent:
            \_PartSelect: (work@top), line:8:20, endln:8:23
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
      |vpiName:xx.a[1][3:2]
  |vpiContAssign:
  \_ContAssign: , line:9:12, endln:9:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/MultiPartSelect/dut.sv, line:5:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:9:27, endln:9:28
      |vpiParent:
      \_ContAssign: , line:9:12, endln:9:28
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (xx.a[1][1:0]), line:9:14, endln:9:19
      |vpiParent:
      \_ContAssign: , line:9:12, endln:9:28
      |vpiActual:
      \_RefObj: (xx), line:9:14, endln:9:16
        |vpiParent:
        \_HierPath: (xx.a[1][1:0]), line:9:14, endln:9:19
        |vpiName:xx
        |vpiActual:
        \_StructNet: (work@top.xx), line:7:11, endln:7:13
      |vpiActual:
      \_VarSelect: (work@top.xx.a[1][1:0].a), line:9:15, endln:9:19
        |vpiParent:
        \_HierPath: (xx.a[1][1:0]), line:9:14, endln:9:19
        |vpiName:a
        |vpiFullName:work@top.xx.a[1][1:0].a
        |vpiActual:
        \_TypespecMember: (a), line:2:22, endln:2:23
        |vpiIndex:
        \_Constant: , line:9:17, endln:9:18
          |vpiParent:
          \_VarSelect: (work@top.xx.a[1][1:0].a), line:9:15, endln:9:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiIndex:
        \_PartSelect: (work@top), line:9:20, endln:9:23
          |vpiParent:
          \_ContAssign: , line:9:12, endln:9:28
          |vpiFullName:work@top
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_Constant: , line:9:20, endln:9:21
            |vpiParent:
            \_PartSelect: (work@top), line:9:20, endln:9:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:9:22, endln:9:23
            |vpiParent:
            \_PartSelect: (work@top), line:9:20, endln:9:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:xx.a[1][1:0]
|vpiTypedef:
\_TypedefTypespec: (tier1), line:3:3, endln:3:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:tier1
  |vpiTypedefAlias:
  \_RefTypespec: (tier1), line:1:9, endln:3:2
    |vpiParent:
    \_TypedefTypespec: (tier1), line:3:3, endln:3:8
    |vpiFullName:tier1
    |vpiActual:
    \_StructTypespec: , line:1:9, endln:3:2
|vpiTypedef:
\_StructTypespec: , line:1:9, endln:3:2
  |vpiParent:
  \_Design: (unnamed)
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (a), line:2:22, endln:2:23
    |vpiParent:
    \_StructTypespec: , line:1:9, endln:3:2
    |vpiName:a
    |vpiTypespec:
    \_RefTypespec: (a), line:2:5, endln:2:21
      |vpiParent:
      \_TypespecMember: (a), line:2:22, endln:2:23
      |vpiFullName:a
      |vpiActual:
      \_LogicTypespec: , line:2:5, endln:2:21
|vpiTypedef:
\_LogicTypespec: , line:2:5, endln:2:21
  |vpiParent:
  \_Design: (unnamed)
  |vpiRange:
  \_Range: , line:2:11, endln:2:16
    |vpiParent:
    \_LogicTypespec: , line:2:5, endln:2:21
    |vpiLeftRange:
    \_Constant: , line:2:12, endln:2:13
      |vpiParent:
      \_Range: , line:2:11, endln:2:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:14, endln:2:15
      |vpiParent:
      \_Range: , line:2:11, endln:2:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_Range: , line:2:16, endln:2:21
    |vpiParent:
    \_LogicTypespec: , line:2:5, endln:2:21
    |vpiLeftRange:
    \_Constant: , line:2:17, endln:2:18
      |vpiParent:
      \_Range: , line:2:16, endln:2:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:19, endln:2:20
      |vpiParent:
      \_Range: , line:2:16, endln:2:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
