{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424826640374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424826640382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 17:10:39 2015 " "Processing started: Tue Feb 24 17:10:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424826640382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424826640382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424826640384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1424826643696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/StartSignal.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/StartSignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal " "Found entity 1: StartSignal" {  } { { "StartSignal/synthesis/StartSignal.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/StartSignal.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "StartSignal/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "StartSignal/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_irq_mapper_001 " "Found entity 1: StartSignal_irq_mapper_001" {  } { { "StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_irq_mapper " "Found entity 1: StartSignal_irq_mapper" {  } { { "StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1 " "Found entity 1: StartSignal_mm_interconnect_1" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649810 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_1_rsp_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_1_rsp_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_1_cmd_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_1_cmd_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826649991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650091 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_id_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_1_id_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650198 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_1_id_router " "Found entity 2: StartSignal_mm_interconnect_1_id_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_1_addr_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_1_addr_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650233 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_1_addr_router " "Found entity 2: StartSignal_mm_interconnect_1_addr_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0 " "Found entity 1: StartSignal_mm_interconnect_0" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_0_rsp_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_0_rsp_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: StartSignal_mm_interconnect_0_cmd_xbar_mux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: StartSignal_mm_interconnect_0_cmd_xbar_demux" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_id_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_0_id_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650624 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_0_id_router " "Found entity 2: StartSignal_mm_interconnect_0_id_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel StartSignal_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel StartSignal_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at StartSignal_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1424826650655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_mm_interconnect_0_addr_router_default_decode " "Found entity 1: StartSignal_mm_interconnect_0_addr_router_default_decode" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650659 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_mm_interconnect_0_addr_router " "Found entity 2: StartSignal_mm_interconnect_0_addr_router" {  } { { "StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_pio_5.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_pio_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_pio_5 " "Found entity 1: StartSignal_pio_5" {  } { { "StartSignal/synthesis/submodules/StartSignal_pio_5.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_pio_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_pio_2 " "Found entity 1: StartSignal_pio_2" {  } { { "StartSignal/synthesis/submodules/StartSignal_pio_2.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_pio_0 " "Found entity 1: StartSignal_pio_0" {  } { { "StartSignal/synthesis/submodules/StartSignal_pio_0.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Read_start.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Read_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Read_start " "Found entity 1: StartSignal_Read_start" {  } { { "StartSignal/synthesis/submodules/StartSignal_Read_start.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_Read_start.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_start_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_start_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_start_signal " "Found entity 1: StartSignal_start_signal" {  } { { "StartSignal/synthesis/submodules/StartSignal_start_signal.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_start_signal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_system_console.v 5 5 " "Found 5 design units, including 5 entities, in source file StartSignal/synthesis/submodules/StartSignal_system_console.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_system_console_sim_scfifo_w " "Found entity 1: StartSignal_system_console_sim_scfifo_w" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_system_console.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650856 ""} { "Info" "ISGN_ENTITY_NAME" "2 StartSignal_system_console_scfifo_w " "Found entity 2: StartSignal_system_console_scfifo_w" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_system_console.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650856 ""} { "Info" "ISGN_ENTITY_NAME" "3 StartSignal_system_console_sim_scfifo_r " "Found entity 3: StartSignal_system_console_sim_scfifo_r" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_system_console.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650856 ""} { "Info" "ISGN_ENTITY_NAME" "4 StartSignal_system_console_scfifo_r " "Found entity 4: StartSignal_system_console_scfifo_r" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_system_console.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650856 ""} { "Info" "ISGN_ENTITY_NAME" "5 StartSignal_system_console " "Found entity 5: StartSignal_system_console" {  } { { "StartSignal/synthesis/submodules/StartSignal_system_console.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_system_console.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_ram " "Found entity 1: StartSignal_ram" {  } { { "StartSignal/synthesis/submodules/StartSignal_ram.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS " "Found entity 1: StartSignal_Arm_A9_HPS" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS_hps_io " "Found entity 1: StartSignal_Arm_A9_HPS_hps_io" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "StartSignal/synthesis/submodules/hps_sdram.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826650989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826650989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "StartSignal/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS_hps_io_border " "Found entity 1: StartSignal_Arm_A9_HPS_hps_io_border" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StartSignal_Arm_A9_HPS_fpga_interfaces " "Found entity 1: StartSignal_Arm_A9_HPS_fpga_interfaces" {  } { { "StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/RAW2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file v/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_CCD_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/CCD_Capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826651997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826651997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1424826652083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/SEG7_LUT_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/sdram_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0002 " "Found entity 1: sdram_pll_0002" {  } { { "v/sdram_pll/sdram_pll_0002.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/sdram_pll/sdram_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/Line_Buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE1_SoC_CAMERA.v 1 1 " "Found 1 design units, including 1 entities, in source file DE1_SoC_CAMERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_CAMERA " "Found entity 1: DE1_SoC_CAMERA" {  } { { "DE1_SoC_CAMERA.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/DE1_SoC_CAMERA.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1424826652405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1424826652405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "StartSignal/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424826652405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424826652405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK DE1_SoC_CAMERA.v(293) " "Verilog HDL Implicit Net warning at DE1_SoC_CAMERA.v(293): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "DE1_SoC_CAMERA.v" "" { Text "/home/beast13/181/lab6/DE1_SoC_CAMERA/DE1_SoC_CAMERA.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1424826652406 ""}
