
LAB_3_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b94  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  08006d44  08006d44  00016d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007490  08007490  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  08007490  08007490  00017490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007498  08007498  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007498  08007498  00017498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800749c  0800749c  0001749c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  080074a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  200000b8  08007558  000200b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000218  08007558  00020218  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f0bb  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000217c  00000000  00000000  0002f1a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  00031320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e90  00000000  00000000  00032298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bd2  00000000  00000000  00033128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001072a  00000000  00000000  00056cfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9437  00000000  00000000  00067424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014085b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004838  00000000  00000000  001408ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000b8 	.word	0x200000b8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006d2c 	.word	0x08006d2c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000bc 	.word	0x200000bc
 80001ec:	08006d2c 	.word	0x08006d2c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_uldivmod>:
 8000618:	b953      	cbnz	r3, 8000630 <__aeabi_uldivmod+0x18>
 800061a:	b94a      	cbnz	r2, 8000630 <__aeabi_uldivmod+0x18>
 800061c:	2900      	cmp	r1, #0
 800061e:	bf08      	it	eq
 8000620:	2800      	cmpeq	r0, #0
 8000622:	bf1c      	itt	ne
 8000624:	f04f 31ff 	movne.w	r1, #4294967295
 8000628:	f04f 30ff 	movne.w	r0, #4294967295
 800062c:	f000 b974 	b.w	8000918 <__aeabi_idiv0>
 8000630:	f1ad 0c08 	sub.w	ip, sp, #8
 8000634:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000638:	f000 f806 	bl	8000648 <__udivmoddi4>
 800063c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000644:	b004      	add	sp, #16
 8000646:	4770      	bx	lr

08000648 <__udivmoddi4>:
 8000648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800064c:	9d08      	ldr	r5, [sp, #32]
 800064e:	4604      	mov	r4, r0
 8000650:	468e      	mov	lr, r1
 8000652:	2b00      	cmp	r3, #0
 8000654:	d14d      	bne.n	80006f2 <__udivmoddi4+0xaa>
 8000656:	428a      	cmp	r2, r1
 8000658:	4694      	mov	ip, r2
 800065a:	d969      	bls.n	8000730 <__udivmoddi4+0xe8>
 800065c:	fab2 f282 	clz	r2, r2
 8000660:	b152      	cbz	r2, 8000678 <__udivmoddi4+0x30>
 8000662:	fa01 f302 	lsl.w	r3, r1, r2
 8000666:	f1c2 0120 	rsb	r1, r2, #32
 800066a:	fa20 f101 	lsr.w	r1, r0, r1
 800066e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000672:	ea41 0e03 	orr.w	lr, r1, r3
 8000676:	4094      	lsls	r4, r2
 8000678:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800067c:	0c21      	lsrs	r1, r4, #16
 800067e:	fbbe f6f8 	udiv	r6, lr, r8
 8000682:	fa1f f78c 	uxth.w	r7, ip
 8000686:	fb08 e316 	mls	r3, r8, r6, lr
 800068a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800068e:	fb06 f107 	mul.w	r1, r6, r7
 8000692:	4299      	cmp	r1, r3
 8000694:	d90a      	bls.n	80006ac <__udivmoddi4+0x64>
 8000696:	eb1c 0303 	adds.w	r3, ip, r3
 800069a:	f106 30ff 	add.w	r0, r6, #4294967295
 800069e:	f080 811f 	bcs.w	80008e0 <__udivmoddi4+0x298>
 80006a2:	4299      	cmp	r1, r3
 80006a4:	f240 811c 	bls.w	80008e0 <__udivmoddi4+0x298>
 80006a8:	3e02      	subs	r6, #2
 80006aa:	4463      	add	r3, ip
 80006ac:	1a5b      	subs	r3, r3, r1
 80006ae:	b2a4      	uxth	r4, r4
 80006b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80006b4:	fb08 3310 	mls	r3, r8, r0, r3
 80006b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006bc:	fb00 f707 	mul.w	r7, r0, r7
 80006c0:	42a7      	cmp	r7, r4
 80006c2:	d90a      	bls.n	80006da <__udivmoddi4+0x92>
 80006c4:	eb1c 0404 	adds.w	r4, ip, r4
 80006c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80006cc:	f080 810a 	bcs.w	80008e4 <__udivmoddi4+0x29c>
 80006d0:	42a7      	cmp	r7, r4
 80006d2:	f240 8107 	bls.w	80008e4 <__udivmoddi4+0x29c>
 80006d6:	4464      	add	r4, ip
 80006d8:	3802      	subs	r0, #2
 80006da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006de:	1be4      	subs	r4, r4, r7
 80006e0:	2600      	movs	r6, #0
 80006e2:	b11d      	cbz	r5, 80006ec <__udivmoddi4+0xa4>
 80006e4:	40d4      	lsrs	r4, r2
 80006e6:	2300      	movs	r3, #0
 80006e8:	e9c5 4300 	strd	r4, r3, [r5]
 80006ec:	4631      	mov	r1, r6
 80006ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006f2:	428b      	cmp	r3, r1
 80006f4:	d909      	bls.n	800070a <__udivmoddi4+0xc2>
 80006f6:	2d00      	cmp	r5, #0
 80006f8:	f000 80ef 	beq.w	80008da <__udivmoddi4+0x292>
 80006fc:	2600      	movs	r6, #0
 80006fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000702:	4630      	mov	r0, r6
 8000704:	4631      	mov	r1, r6
 8000706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070a:	fab3 f683 	clz	r6, r3
 800070e:	2e00      	cmp	r6, #0
 8000710:	d14a      	bne.n	80007a8 <__udivmoddi4+0x160>
 8000712:	428b      	cmp	r3, r1
 8000714:	d302      	bcc.n	800071c <__udivmoddi4+0xd4>
 8000716:	4282      	cmp	r2, r0
 8000718:	f200 80f9 	bhi.w	800090e <__udivmoddi4+0x2c6>
 800071c:	1a84      	subs	r4, r0, r2
 800071e:	eb61 0303 	sbc.w	r3, r1, r3
 8000722:	2001      	movs	r0, #1
 8000724:	469e      	mov	lr, r3
 8000726:	2d00      	cmp	r5, #0
 8000728:	d0e0      	beq.n	80006ec <__udivmoddi4+0xa4>
 800072a:	e9c5 4e00 	strd	r4, lr, [r5]
 800072e:	e7dd      	b.n	80006ec <__udivmoddi4+0xa4>
 8000730:	b902      	cbnz	r2, 8000734 <__udivmoddi4+0xec>
 8000732:	deff      	udf	#255	; 0xff
 8000734:	fab2 f282 	clz	r2, r2
 8000738:	2a00      	cmp	r2, #0
 800073a:	f040 8092 	bne.w	8000862 <__udivmoddi4+0x21a>
 800073e:	eba1 010c 	sub.w	r1, r1, ip
 8000742:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000746:	fa1f fe8c 	uxth.w	lr, ip
 800074a:	2601      	movs	r6, #1
 800074c:	0c20      	lsrs	r0, r4, #16
 800074e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000752:	fb07 1113 	mls	r1, r7, r3, r1
 8000756:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800075a:	fb0e f003 	mul.w	r0, lr, r3
 800075e:	4288      	cmp	r0, r1
 8000760:	d908      	bls.n	8000774 <__udivmoddi4+0x12c>
 8000762:	eb1c 0101 	adds.w	r1, ip, r1
 8000766:	f103 38ff 	add.w	r8, r3, #4294967295
 800076a:	d202      	bcs.n	8000772 <__udivmoddi4+0x12a>
 800076c:	4288      	cmp	r0, r1
 800076e:	f200 80cb 	bhi.w	8000908 <__udivmoddi4+0x2c0>
 8000772:	4643      	mov	r3, r8
 8000774:	1a09      	subs	r1, r1, r0
 8000776:	b2a4      	uxth	r4, r4
 8000778:	fbb1 f0f7 	udiv	r0, r1, r7
 800077c:	fb07 1110 	mls	r1, r7, r0, r1
 8000780:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000784:	fb0e fe00 	mul.w	lr, lr, r0
 8000788:	45a6      	cmp	lr, r4
 800078a:	d908      	bls.n	800079e <__udivmoddi4+0x156>
 800078c:	eb1c 0404 	adds.w	r4, ip, r4
 8000790:	f100 31ff 	add.w	r1, r0, #4294967295
 8000794:	d202      	bcs.n	800079c <__udivmoddi4+0x154>
 8000796:	45a6      	cmp	lr, r4
 8000798:	f200 80bb 	bhi.w	8000912 <__udivmoddi4+0x2ca>
 800079c:	4608      	mov	r0, r1
 800079e:	eba4 040e 	sub.w	r4, r4, lr
 80007a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80007a6:	e79c      	b.n	80006e2 <__udivmoddi4+0x9a>
 80007a8:	f1c6 0720 	rsb	r7, r6, #32
 80007ac:	40b3      	lsls	r3, r6
 80007ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80007b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80007b6:	fa20 f407 	lsr.w	r4, r0, r7
 80007ba:	fa01 f306 	lsl.w	r3, r1, r6
 80007be:	431c      	orrs	r4, r3
 80007c0:	40f9      	lsrs	r1, r7
 80007c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80007c6:	fa00 f306 	lsl.w	r3, r0, r6
 80007ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80007ce:	0c20      	lsrs	r0, r4, #16
 80007d0:	fa1f fe8c 	uxth.w	lr, ip
 80007d4:	fb09 1118 	mls	r1, r9, r8, r1
 80007d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80007dc:	fb08 f00e 	mul.w	r0, r8, lr
 80007e0:	4288      	cmp	r0, r1
 80007e2:	fa02 f206 	lsl.w	r2, r2, r6
 80007e6:	d90b      	bls.n	8000800 <__udivmoddi4+0x1b8>
 80007e8:	eb1c 0101 	adds.w	r1, ip, r1
 80007ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80007f0:	f080 8088 	bcs.w	8000904 <__udivmoddi4+0x2bc>
 80007f4:	4288      	cmp	r0, r1
 80007f6:	f240 8085 	bls.w	8000904 <__udivmoddi4+0x2bc>
 80007fa:	f1a8 0802 	sub.w	r8, r8, #2
 80007fe:	4461      	add	r1, ip
 8000800:	1a09      	subs	r1, r1, r0
 8000802:	b2a4      	uxth	r4, r4
 8000804:	fbb1 f0f9 	udiv	r0, r1, r9
 8000808:	fb09 1110 	mls	r1, r9, r0, r1
 800080c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000810:	fb00 fe0e 	mul.w	lr, r0, lr
 8000814:	458e      	cmp	lr, r1
 8000816:	d908      	bls.n	800082a <__udivmoddi4+0x1e2>
 8000818:	eb1c 0101 	adds.w	r1, ip, r1
 800081c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000820:	d26c      	bcs.n	80008fc <__udivmoddi4+0x2b4>
 8000822:	458e      	cmp	lr, r1
 8000824:	d96a      	bls.n	80008fc <__udivmoddi4+0x2b4>
 8000826:	3802      	subs	r0, #2
 8000828:	4461      	add	r1, ip
 800082a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800082e:	fba0 9402 	umull	r9, r4, r0, r2
 8000832:	eba1 010e 	sub.w	r1, r1, lr
 8000836:	42a1      	cmp	r1, r4
 8000838:	46c8      	mov	r8, r9
 800083a:	46a6      	mov	lr, r4
 800083c:	d356      	bcc.n	80008ec <__udivmoddi4+0x2a4>
 800083e:	d053      	beq.n	80008e8 <__udivmoddi4+0x2a0>
 8000840:	b15d      	cbz	r5, 800085a <__udivmoddi4+0x212>
 8000842:	ebb3 0208 	subs.w	r2, r3, r8
 8000846:	eb61 010e 	sbc.w	r1, r1, lr
 800084a:	fa01 f707 	lsl.w	r7, r1, r7
 800084e:	fa22 f306 	lsr.w	r3, r2, r6
 8000852:	40f1      	lsrs	r1, r6
 8000854:	431f      	orrs	r7, r3
 8000856:	e9c5 7100 	strd	r7, r1, [r5]
 800085a:	2600      	movs	r6, #0
 800085c:	4631      	mov	r1, r6
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	f1c2 0320 	rsb	r3, r2, #32
 8000866:	40d8      	lsrs	r0, r3
 8000868:	fa0c fc02 	lsl.w	ip, ip, r2
 800086c:	fa21 f303 	lsr.w	r3, r1, r3
 8000870:	4091      	lsls	r1, r2
 8000872:	4301      	orrs	r1, r0
 8000874:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000878:	fa1f fe8c 	uxth.w	lr, ip
 800087c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000880:	fb07 3610 	mls	r6, r7, r0, r3
 8000884:	0c0b      	lsrs	r3, r1, #16
 8000886:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800088a:	fb00 f60e 	mul.w	r6, r0, lr
 800088e:	429e      	cmp	r6, r3
 8000890:	fa04 f402 	lsl.w	r4, r4, r2
 8000894:	d908      	bls.n	80008a8 <__udivmoddi4+0x260>
 8000896:	eb1c 0303 	adds.w	r3, ip, r3
 800089a:	f100 38ff 	add.w	r8, r0, #4294967295
 800089e:	d22f      	bcs.n	8000900 <__udivmoddi4+0x2b8>
 80008a0:	429e      	cmp	r6, r3
 80008a2:	d92d      	bls.n	8000900 <__udivmoddi4+0x2b8>
 80008a4:	3802      	subs	r0, #2
 80008a6:	4463      	add	r3, ip
 80008a8:	1b9b      	subs	r3, r3, r6
 80008aa:	b289      	uxth	r1, r1
 80008ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80008b0:	fb07 3316 	mls	r3, r7, r6, r3
 80008b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b8:	fb06 f30e 	mul.w	r3, r6, lr
 80008bc:	428b      	cmp	r3, r1
 80008be:	d908      	bls.n	80008d2 <__udivmoddi4+0x28a>
 80008c0:	eb1c 0101 	adds.w	r1, ip, r1
 80008c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80008c8:	d216      	bcs.n	80008f8 <__udivmoddi4+0x2b0>
 80008ca:	428b      	cmp	r3, r1
 80008cc:	d914      	bls.n	80008f8 <__udivmoddi4+0x2b0>
 80008ce:	3e02      	subs	r6, #2
 80008d0:	4461      	add	r1, ip
 80008d2:	1ac9      	subs	r1, r1, r3
 80008d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80008d8:	e738      	b.n	800074c <__udivmoddi4+0x104>
 80008da:	462e      	mov	r6, r5
 80008dc:	4628      	mov	r0, r5
 80008de:	e705      	b.n	80006ec <__udivmoddi4+0xa4>
 80008e0:	4606      	mov	r6, r0
 80008e2:	e6e3      	b.n	80006ac <__udivmoddi4+0x64>
 80008e4:	4618      	mov	r0, r3
 80008e6:	e6f8      	b.n	80006da <__udivmoddi4+0x92>
 80008e8:	454b      	cmp	r3, r9
 80008ea:	d2a9      	bcs.n	8000840 <__udivmoddi4+0x1f8>
 80008ec:	ebb9 0802 	subs.w	r8, r9, r2
 80008f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80008f4:	3801      	subs	r0, #1
 80008f6:	e7a3      	b.n	8000840 <__udivmoddi4+0x1f8>
 80008f8:	4646      	mov	r6, r8
 80008fa:	e7ea      	b.n	80008d2 <__udivmoddi4+0x28a>
 80008fc:	4620      	mov	r0, r4
 80008fe:	e794      	b.n	800082a <__udivmoddi4+0x1e2>
 8000900:	4640      	mov	r0, r8
 8000902:	e7d1      	b.n	80008a8 <__udivmoddi4+0x260>
 8000904:	46d0      	mov	r8, sl
 8000906:	e77b      	b.n	8000800 <__udivmoddi4+0x1b8>
 8000908:	3b02      	subs	r3, #2
 800090a:	4461      	add	r1, ip
 800090c:	e732      	b.n	8000774 <__udivmoddi4+0x12c>
 800090e:	4630      	mov	r0, r6
 8000910:	e709      	b.n	8000726 <__udivmoddi4+0xde>
 8000912:	4464      	add	r4, ip
 8000914:	3802      	subs	r0, #2
 8000916:	e742      	b.n	800079e <__udivmoddi4+0x156>

08000918 <__aeabi_idiv0>:
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <uart_send_string>:
static void set_red_led(bool on);

/* Function implementations --------------------------------------------------*/

// Отправка строки через UART
static void uart_send_string(const char* str) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)str, strlen(str), 1000);
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f7ff fc63 	bl	80001f0 <strlen>
 800092a:	4603      	mov	r3, r0
 800092c:	b29a      	uxth	r2, r3
 800092e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000932:	6879      	ldr	r1, [r7, #4]
 8000934:	4803      	ldr	r0, [pc, #12]	; (8000944 <uart_send_string+0x28>)
 8000936:	f004 f996 	bl	8004c66 <HAL_UART_Transmit>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200001a8 	.word	0x200001a8

08000948 <get_note_frequency>:

// Вычисление частоты ноты для заданной октавы
static float get_note_frequency(uint8_t note_index, uint8_t octave) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	460a      	mov	r2, r1
 8000952:	71fb      	strb	r3, [r7, #7]
 8000954:	4613      	mov	r3, r2
 8000956:	71bb      	strb	r3, [r7, #6]
    float base_freq = base_frequencies[note_index];
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	4a11      	ldr	r2, [pc, #68]	; (80009a0 <get_note_frequency+0x58>)
 800095c:	009b      	lsls	r3, r3, #2
 800095e:	4413      	add	r3, r2
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	617b      	str	r3, [r7, #20]
    int octave_shift = (int)octave - 4;  // Сдвиг относительно первой октавы
 8000964:	79bb      	ldrb	r3, [r7, #6]
 8000966:	3b04      	subs	r3, #4
 8000968:	613b      	str	r3, [r7, #16]
    float frequency = base_freq * powf(2.0f, (float)octave_shift);
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	ee07 3a90 	vmov	s15, r3
 8000970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000974:	eef0 0a67 	vmov.f32	s1, s15
 8000978:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800097c:	f005 fe04 	bl	8006588 <powf>
 8000980:	eeb0 7a40 	vmov.f32	s14, s0
 8000984:	edd7 7a05 	vldr	s15, [r7, #20]
 8000988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800098c:	edc7 7a03 	vstr	s15, [r7, #12]
    return frequency;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	ee07 3a90 	vmov	s15, r3
}
 8000996:	eeb0 0a67 	vmov.f32	s0, s15
 800099a:	3718      	adds	r7, #24
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	08007404 	.word	0x08007404

080009a4 <play_note>:

// Воспроизведение ноты
static void play_note(uint8_t note_index, uint8_t octave, uint8_t duration_units) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
 80009ae:	460b      	mov	r3, r1
 80009b0:	71bb      	strb	r3, [r7, #6]
 80009b2:	4613      	mov	r3, r2
 80009b4:	717b      	strb	r3, [r7, #5]
    if (note_index >= 7) return;
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	2b06      	cmp	r3, #6
 80009ba:	d82d      	bhi.n	8000a18 <play_note+0x74>

    float frequency = get_note_frequency(note_index, octave);
 80009bc:	79ba      	ldrb	r2, [r7, #6]
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	4611      	mov	r1, r2
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff ffc0 	bl	8000948 <get_note_frequency>
 80009c8:	ed87 0a03 	vstr	s0, [r7, #12]
    uint32_t freq_int = (uint32_t)frequency;
 80009cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80009d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009d4:	ee17 3a90 	vmov	r3, s15
 80009d8:	60bb      	str	r3, [r7, #8]

    // Настройка ARR для нужной частоты
    htim1.Instance->ARR = TIM1_FREQ / (freq_int * htim1.Instance->PSC) - 1;
 80009da:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <play_note+0x7c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009e0:	68ba      	ldr	r2, [r7, #8]
 80009e2:	fb02 f303 	mul.w	r3, r2, r3
 80009e6:	4a0f      	ldr	r2, [pc, #60]	; (8000a24 <play_note+0x80>)
 80009e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80009ec:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <play_note+0x7c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	3a01      	subs	r2, #1
 80009f2:	62da      	str	r2, [r3, #44]	; 0x2c

    // Установка скважности 50%
    htim1.Instance->CCR1 = htim1.Instance->ARR >> 1;
 80009f4:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <play_note+0x7c>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009fa:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <play_note+0x7c>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	0852      	lsrs	r2, r2, #1
 8000a00:	635a      	str	r2, [r3, #52]	; 0x34

    // Установка длительности воспроизведения
    play_counter = duration_units * 100;  // Перевод в миллисекунды
 8000a02:	797b      	ldrb	r3, [r7, #5]
 8000a04:	2264      	movs	r2, #100	; 0x64
 8000a06:	fb02 f303 	mul.w	r3, r2, r3
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <play_note+0x84>)
 8000a0e:	601a      	str	r2, [r3, #0]
    is_playing = true;
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <play_note+0x88>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	e000      	b.n	8000a1a <play_note+0x76>
    if (note_index >= 7) return;
 8000a18:	bf00      	nop
}
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000128 	.word	0x20000128
 8000a24:	055d4a80 	.word	0x055d4a80
 8000a28:	200001ec 	.word	0x200001ec
 8000a2c:	200001e8 	.word	0x200001e8

08000a30 <stop_note>:

// Остановка воспроизведения ноты
static void stop_note(void) {
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
    htim1.Instance->CCR1 = 0;  // Выключаем звук
 8000a34:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <stop_note+0x1c>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2200      	movs	r2, #0
 8000a3a:	635a      	str	r2, [r3, #52]	; 0x34
    is_playing = false;
 8000a3c:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <stop_note+0x20>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	701a      	strb	r2, [r3, #0]
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	20000128 	.word	0x20000128
 8000a50:	200001e8 	.word	0x200001e8

08000a54 <set_green_led>:

// Управление светодиодами
static void set_green_led(bool on) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	461a      	mov	r2, r3
 8000a62:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a66:	4803      	ldr	r0, [pc, #12]	; (8000a74 <set_green_led+0x20>)
 8000a68:	f001 fc54 	bl	8002314 <HAL_GPIO_WritePin>
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40020c00 	.word	0x40020c00

08000a78 <set_yellow_led>:

static void set_yellow_led(bool on) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	461a      	mov	r2, r3
 8000a86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a8a:	4803      	ldr	r0, [pc, #12]	; (8000a98 <set_yellow_led+0x20>)
 8000a8c:	f001 fc42 	bl	8002314 <HAL_GPIO_WritePin>
}
 8000a90:	bf00      	nop
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40020c00 	.word	0x40020c00

08000a9c <set_red_led>:

static void set_red_led(bool on) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aae:	4803      	ldr	r0, [pc, #12]	; (8000abc <set_red_led+0x20>)
 8000ab0:	f001 fc30 	bl	8002314 <HAL_GPIO_WritePin>
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40020c00 	.word	0x40020c00

08000ac0 <is_btn_press>:

// Проверка нажатия кнопки на боковой панели
static bool is_btn_press() {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == 0;
 8000ac4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac8:	4805      	ldr	r0, [pc, #20]	; (8000ae0 <is_btn_press+0x20>)
 8000aca:	f001 fc0b 	bl	80022e4 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	bf0c      	ite	eq
 8000ad4:	2301      	moveq	r3, #1
 8000ad6:	2300      	movne	r3, #0
 8000ad8:	b2db      	uxtb	r3, r3
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40020800 	.word	0x40020800

08000ae4 <get_pressed_btn_index>:

// Опрос матричной клавиатуры через I2C
static int get_pressed_btn_index() {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b096      	sub	sp, #88	; 0x58
 8000ae8:	af04      	add	r7, sp, #16
    const uint32_t t = HAL_GetTick();
 8000aea:	f001 f8eb 	bl	8001cc4 <HAL_GetTick>
 8000aee:	62b8      	str	r0, [r7, #40]	; 0x28
    if (t - last_pressing_time < KB_KEY_DEBOUNCE_TIME) return -1;
 8000af0:	4b88      	ldr	r3, [pc, #544]	; (8000d14 <get_pressed_btn_index+0x230>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	2bc7      	cmp	r3, #199	; 0xc7
 8000afa:	d802      	bhi.n	8000b02 <get_pressed_btn_index+0x1e>
 8000afc:	f04f 33ff 	mov.w	r3, #4294967295
 8000b00:	e104      	b.n	8000d0c <get_pressed_btn_index+0x228>

    int index = -1;
 8000b02:	f04f 33ff 	mov.w	r3, #4294967295
 8000b06:	647b      	str	r3, [r7, #68]	; 0x44
    uint8_t reg_buffer = ~0;
 8000b08:	23ff      	movs	r3, #255	; 0xff
 8000b0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    uint8_t tmp = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int pressed_count = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	643b      	str	r3, [r7, #64]	; 0x40
    int stroka[4] = {0, 0, 0, 0};
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
    int stolbec[3] = {0, 0, 0};
 8000b26:	2300      	movs	r3, #0
 8000b28:	60bb      	str	r3, [r7, #8]
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]

    HAL_I2C_Mem_Write(&hi2c1, KB_I2C_WRITE_ADDRESS, KB_OUTPUT_REG, 1, &tmp, 1, KB_KEY_DEBOUNCE_TIME);
 8000b32:	23c8      	movs	r3, #200	; 0xc8
 8000b34:	9302      	str	r3, [sp, #8]
 8000b36:	2301      	movs	r3, #1
 8000b38:	9301      	str	r3, [sp, #4]
 8000b3a:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	2301      	movs	r3, #1
 8000b42:	2201      	movs	r2, #1
 8000b44:	21e2      	movs	r1, #226	; 0xe2
 8000b46:	4874      	ldr	r0, [pc, #464]	; (8000d18 <get_pressed_btn_index+0x234>)
 8000b48:	f001 fd42 	bl	80025d0 <HAL_I2C_Mem_Write>

    for (int row = 0; row < 4; row++) {
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b50:	e094      	b.n	8000c7c <get_pressed_btn_index+0x198>
        uint8_t buf = ~((uint8_t)(1 << row));
 8000b52:	2201      	movs	r2, #1
 8000b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000b56:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	43db      	mvns	r3, r3
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	71fb      	strb	r3, [r7, #7]
        HAL_I2C_Mem_Write(&hi2c1, KB_I2C_WRITE_ADDRESS, KB_CONFIG_REG, 1, &buf, 1, KB_KEY_DEBOUNCE_TIME);
 8000b62:	23c8      	movs	r3, #200	; 0xc8
 8000b64:	9302      	str	r3, [sp, #8]
 8000b66:	2301      	movs	r3, #1
 8000b68:	9301      	str	r3, [sp, #4]
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	9300      	str	r3, [sp, #0]
 8000b6e:	2301      	movs	r3, #1
 8000b70:	2203      	movs	r2, #3
 8000b72:	21e2      	movs	r1, #226	; 0xe2
 8000b74:	4868      	ldr	r0, [pc, #416]	; (8000d18 <get_pressed_btn_index+0x234>)
 8000b76:	f001 fd2b 	bl	80025d0 <HAL_I2C_Mem_Write>
        HAL_Delay(10);
 8000b7a:	200a      	movs	r0, #10
 8000b7c:	f001 f8ae 	bl	8001cdc <HAL_Delay>
        HAL_I2C_Mem_Read(&hi2c1, KB_I2C_READ_ADDRESS, KB_INPUT_REG, 1, &reg_buffer, 1, KB_KEY_DEBOUNCE_TIME);
 8000b80:	23c8      	movs	r3, #200	; 0xc8
 8000b82:	9302      	str	r3, [sp, #8]
 8000b84:	2301      	movs	r3, #1
 8000b86:	9301      	str	r3, [sp, #4]
 8000b88:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	2301      	movs	r3, #1
 8000b90:	2200      	movs	r2, #0
 8000b92:	21e3      	movs	r1, #227	; 0xe3
 8000b94:	4860      	ldr	r0, [pc, #384]	; (8000d18 <get_pressed_btn_index+0x234>)
 8000b96:	f001 fe15 	bl	80027c4 <HAL_I2C_Mem_Read>

        switch(reg_buffer >> 4) {
 8000b9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000b9e:	091b      	lsrs	r3, r3, #4
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b06      	cmp	r3, #6
 8000ba4:	d006      	beq.n	8000bb4 <get_pressed_btn_index+0xd0>
 8000ba6:	2b06      	cmp	r3, #6
 8000ba8:	dc64      	bgt.n	8000c74 <get_pressed_btn_index+0x190>
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	d042      	beq.n	8000c34 <get_pressed_btn_index+0x150>
 8000bae:	2b05      	cmp	r3, #5
 8000bb0:	d020      	beq.n	8000bf4 <get_pressed_btn_index+0x110>
                pressed_count++;
                stroka[row]++;
                stolbec[2]++;
                break;
            default:
                break;
 8000bb2:	e05f      	b.n	8000c74 <get_pressed_btn_index+0x190>
                index = (pressed_count == 0) ? row * 3 + 1 : -1;
 8000bb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d105      	bne.n	8000bc6 <get_pressed_btn_index+0xe2>
 8000bba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	4413      	add	r3, r2
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	e001      	b.n	8000bca <get_pressed_btn_index+0xe6>
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bca:	647b      	str	r3, [r7, #68]	; 0x44
                pressed_count++;
 8000bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000bce:	3301      	adds	r3, #1
 8000bd0:	643b      	str	r3, [r7, #64]	; 0x40
                stroka[row]++;
 8000bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	3348      	adds	r3, #72	; 0x48
 8000bd8:	443b      	add	r3, r7
 8000bda:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000bde:	1c5a      	adds	r2, r3, #1
 8000be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	3348      	adds	r3, #72	; 0x48
 8000be6:	443b      	add	r3, r7
 8000be8:	f843 2c34 	str.w	r2, [r3, #-52]
                stolbec[0]++;
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	60bb      	str	r3, [r7, #8]
                break;
 8000bf2:	e040      	b.n	8000c76 <get_pressed_btn_index+0x192>
                index = (pressed_count == 0) ? row * 3 + 2 : -1;
 8000bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d105      	bne.n	8000c06 <get_pressed_btn_index+0x122>
 8000bfa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000bfc:	4613      	mov	r3, r2
 8000bfe:	005b      	lsls	r3, r3, #1
 8000c00:	4413      	add	r3, r2
 8000c02:	3302      	adds	r3, #2
 8000c04:	e001      	b.n	8000c0a <get_pressed_btn_index+0x126>
 8000c06:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0a:	647b      	str	r3, [r7, #68]	; 0x44
                pressed_count++;
 8000c0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000c0e:	3301      	adds	r3, #1
 8000c10:	643b      	str	r3, [r7, #64]	; 0x40
                stroka[row]++;
 8000c12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	3348      	adds	r3, #72	; 0x48
 8000c18:	443b      	add	r3, r7
 8000c1a:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000c1e:	1c5a      	adds	r2, r3, #1
 8000c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c22:	009b      	lsls	r3, r3, #2
 8000c24:	3348      	adds	r3, #72	; 0x48
 8000c26:	443b      	add	r3, r7
 8000c28:	f843 2c34 	str.w	r2, [r3, #-52]
                stolbec[1]++;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	60fb      	str	r3, [r7, #12]
                break;
 8000c32:	e020      	b.n	8000c76 <get_pressed_btn_index+0x192>
                index = (pressed_count == 0) ? row * 3 + 3 : -1;
 8000c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d105      	bne.n	8000c46 <get_pressed_btn_index+0x162>
 8000c3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c3c:	1c5a      	adds	r2, r3, #1
 8000c3e:	4613      	mov	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	4413      	add	r3, r2
 8000c44:	e001      	b.n	8000c4a <get_pressed_btn_index+0x166>
 8000c46:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4a:	647b      	str	r3, [r7, #68]	; 0x44
                pressed_count++;
 8000c4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000c4e:	3301      	adds	r3, #1
 8000c50:	643b      	str	r3, [r7, #64]	; 0x40
                stroka[row]++;
 8000c52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	3348      	adds	r3, #72	; 0x48
 8000c58:	443b      	add	r3, r7
 8000c5a:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000c5e:	1c5a      	adds	r2, r3, #1
 8000c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	3348      	adds	r3, #72	; 0x48
 8000c66:	443b      	add	r3, r7
 8000c68:	f843 2c34 	str.w	r2, [r3, #-52]
                stolbec[2]++;
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	613b      	str	r3, [r7, #16]
                break;
 8000c72:	e000      	b.n	8000c76 <get_pressed_btn_index+0x192>
                break;
 8000c74:	bf00      	nop
    for (int row = 0; row < 4; row++) {
 8000c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c78:	3301      	adds	r3, #1
 8000c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000c7e:	2b03      	cmp	r3, #3
 8000c80:	f77f af67 	ble.w	8000b52 <get_pressed_btn_index+0x6e>
        }
    }

    if (index != -1) last_pressing_time = t;
 8000c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c8a:	d002      	beq.n	8000c92 <get_pressed_btn_index+0x1ae>
 8000c8c:	4a21      	ldr	r2, [pc, #132]	; (8000d14 <get_pressed_btn_index+0x230>)
 8000c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c90:	6013      	str	r3, [r2, #0]

    // Защита от переповторов
    if (index == last_pressed_btn_index) {
 8000c92:	4b22      	ldr	r3, [pc, #136]	; (8000d1c <get_pressed_btn_index+0x238>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d102      	bne.n	8000ca2 <get_pressed_btn_index+0x1be>
        return -1;
 8000c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca0:	e034      	b.n	8000d0c <get_pressed_btn_index+0x228>
    }

    last_pressed_btn_index = index;
 8000ca2:	4a1e      	ldr	r2, [pc, #120]	; (8000d1c <get_pressed_btn_index+0x238>)
 8000ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ca6:	6013      	str	r3, [r2, #0]

    // Проверка множественного нажатия
    int sum_stroka = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	63bb      	str	r3, [r7, #56]	; 0x38
    int sum_stolbec = 0;
 8000cac:	2300      	movs	r3, #0
 8000cae:	637b      	str	r3, [r7, #52]	; 0x34

    for (int j = 0; j < 4; j++) {
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	633b      	str	r3, [r7, #48]	; 0x30
 8000cb4:	e00b      	b.n	8000cce <get_pressed_btn_index+0x1ea>
        sum_stroka += stroka[j];
 8000cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	3348      	adds	r3, #72	; 0x48
 8000cbc:	443b      	add	r3, r7
 8000cbe:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000cc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000cc4:	4413      	add	r3, r2
 8000cc6:	63bb      	str	r3, [r7, #56]	; 0x38
    for (int j = 0; j < 4; j++) {
 8000cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cca:	3301      	adds	r3, #1
 8000ccc:	633b      	str	r3, [r7, #48]	; 0x30
 8000cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cd0:	2b03      	cmp	r3, #3
 8000cd2:	ddf0      	ble.n	8000cb6 <get_pressed_btn_index+0x1d2>
    }

    for (int j = 0; j < 3; j++) {
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cd8:	e00b      	b.n	8000cf2 <get_pressed_btn_index+0x20e>
        sum_stolbec += stolbec[j];
 8000cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	3348      	adds	r3, #72	; 0x48
 8000ce0:	443b      	add	r3, r7
 8000ce2:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8000ce6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000ce8:	4413      	add	r3, r2
 8000cea:	637b      	str	r3, [r7, #52]	; 0x34
    for (int j = 0; j < 3; j++) {
 8000cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cee:	3301      	adds	r3, #1
 8000cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	ddf0      	ble.n	8000cda <get_pressed_btn_index+0x1f6>
    }

    // Если нажато больше одной кнопки - возвращаем -1
    if (sum_stroka != 1 || sum_stolbec != 1) {
 8000cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d102      	bne.n	8000d04 <get_pressed_btn_index+0x220>
 8000cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d002      	beq.n	8000d0a <get_pressed_btn_index+0x226>
        return -1;
 8000d04:	f04f 33ff 	mov.w	r3, #4294967295
 8000d08:	e000      	b.n	8000d0c <get_pressed_btn_index+0x228>
    }

    return index;
 8000d0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3748      	adds	r7, #72	; 0x48
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	200001f8 	.word	0x200001f8
 8000d18:	200000d4 	.word	0x200000d4
 8000d1c:	20000044 	.word	0x20000044

08000d20 <key2char>:

// Преобразование индекса кнопки в символ
static char key2char(int key) {
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    if (key < 1 || key > 12) return 0;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	dd02      	ble.n	8000d34 <key2char+0x14>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0c      	cmp	r3, #12
 8000d32:	dd01      	ble.n	8000d38 <key2char+0x18>
 8000d34:	2300      	movs	r3, #0
 8000d36:	e003      	b.n	8000d40 <key2char+0x20>
    return keyboard_layout[key - 1];
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	4a03      	ldr	r2, [pc, #12]	; (8000d4c <key2char+0x2c>)
 8000d3e:	5cd3      	ldrb	r3, [r2, r3]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	08007420 	.word	0x08007420

08000d50 <handle_note_command>:

// Обработка команды воспроизведения ноты
static void handle_note_command(char note_char) {
 8000d50:	b5b0      	push	{r4, r5, r7, lr}
 8000d52:	b0a6      	sub	sp, #152	; 0x98
 8000d54:	af02      	add	r7, sp, #8
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
    uint8_t note_index = note_char - '1';  // '1'-'7' -> 0-6
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	3b31      	subs	r3, #49	; 0x31
 8000d5e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

    if (note_index < 7) {
 8000d62:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d831      	bhi.n	8000dce <handle_note_command+0x7e>
        char msg[128];
        sprintf(msg, "\r\nИграет нота: %s, октава: %s, длительность: %.1f с\r\n",
 8000d6a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8000d6e:	4a1a      	ldr	r2, [pc, #104]	; (8000dd8 <handle_note_command+0x88>)
 8000d70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000d74:	4b19      	ldr	r3, [pc, #100]	; (8000ddc <handle_note_command+0x8c>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <handle_note_command+0x90>)
 8000d7c:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
                note_names[note_index],
                octave_names[current_octave],
                (float)note_duration / 10.0f);
 8000d80:	4b18      	ldr	r3, [pc, #96]	; (8000de4 <handle_note_command+0x94>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	ee07 3a90 	vmov	s15, r3
 8000d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d8c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000d90:	eec7 6a87 	vdiv.f32	s13, s15, s14
        sprintf(msg, "\r\nИграет нота: %s, октава: %s, длительность: %.1f с\r\n",
 8000d94:	ee16 0a90 	vmov	r0, s13
 8000d98:	f7ff fbe6 	bl	8000568 <__aeabi_f2d>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	460b      	mov	r3, r1
 8000da0:	f107 000c 	add.w	r0, r7, #12
 8000da4:	e9cd 2300 	strd	r2, r3, [sp]
 8000da8:	462b      	mov	r3, r5
 8000daa:	4622      	mov	r2, r4
 8000dac:	490e      	ldr	r1, [pc, #56]	; (8000de8 <handle_note_command+0x98>)
 8000dae:	f004 ff7d 	bl	8005cac <siprintf>
        uart_send_string(msg);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fdb0 	bl	800091c <uart_send_string>

        play_note(note_index, current_octave, note_duration);
 8000dbc:	4b07      	ldr	r3, [pc, #28]	; (8000ddc <handle_note_command+0x8c>)
 8000dbe:	7819      	ldrb	r1, [r3, #0]
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <handle_note_command+0x94>)
 8000dc2:	781a      	ldrb	r2, [r3, #0]
 8000dc4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fdeb 	bl	80009a4 <play_note>
    }
}
 8000dce:	bf00      	nop
 8000dd0:	3790      	adds	r7, #144	; 0x90
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bdb0      	pop	{r4, r5, r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000004 	.word	0x20000004
 8000ddc:	20000000 	.word	0x20000000
 8000de0:	20000020 	.word	0x20000020
 8000de4:	20000001 	.word	0x20000001
 8000de8:	08006e78 	.word	0x08006e78

08000dec <handle_octave_change>:

// Обработка команды изменения октавы
static void handle_octave_change(char direction) {
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b0a5      	sub	sp, #148	; 0x94
 8000df0:	af02      	add	r7, sp, #8
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
    if (direction == '+') {
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	2b2b      	cmp	r3, #43	; 0x2b
 8000dfa:	d12d      	bne.n	8000e58 <handle_octave_change+0x6c>
        if (current_octave < MAX_OCTAVE) {
 8000dfc:	4b30      	ldr	r3, [pc, #192]	; (8000ec0 <handle_octave_change+0xd4>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b07      	cmp	r3, #7
 8000e02:	d859      	bhi.n	8000eb8 <handle_octave_change+0xcc>
            current_octave++;
 8000e04:	4b2e      	ldr	r3, [pc, #184]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	4b2c      	ldr	r3, [pc, #176]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e0e:	701a      	strb	r2, [r3, #0]
            char msg[128];
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000e10:	4b2b      	ldr	r3, [pc, #172]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b2b      	ldr	r3, [pc, #172]	; (8000ec4 <handle_octave_change+0xd8>)
 8000e18:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
                    octave_names[current_octave],
                    (float)note_duration / 10.0f);
 8000e1c:	4b2a      	ldr	r3, [pc, #168]	; (8000ec8 <handle_octave_change+0xdc>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	ee07 3a90 	vmov	s15, r3
 8000e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e28:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e2c:	eec7 6a87 	vdiv.f32	s13, s15, s14
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000e30:	ee16 0a90 	vmov	r0, s13
 8000e34:	f7ff fb98 	bl	8000568 <__aeabi_f2d>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	460b      	mov	r3, r1
 8000e3c:	f107 0008 	add.w	r0, r7, #8
 8000e40:	e9cd 2300 	strd	r2, r3, [sp]
 8000e44:	4622      	mov	r2, r4
 8000e46:	4921      	ldr	r1, [pc, #132]	; (8000ecc <handle_octave_change+0xe0>)
 8000e48:	f004 ff30 	bl	8005cac <siprintf>
            uart_send_string(msg);
 8000e4c:	f107 0308 	add.w	r3, r7, #8
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff fd63 	bl	800091c <uart_send_string>
                    octave_names[current_octave],
                    (float)note_duration / 10.0f);
            uart_send_string(msg);
        }
    }
}
 8000e56:	e02f      	b.n	8000eb8 <handle_octave_change+0xcc>
    } else if (direction == '-') {
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	2b2d      	cmp	r3, #45	; 0x2d
 8000e5c:	d12c      	bne.n	8000eb8 <handle_octave_change+0xcc>
        if (current_octave > MIN_OCTAVE) {
 8000e5e:	4b18      	ldr	r3, [pc, #96]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d028      	beq.n	8000eb8 <handle_octave_change+0xcc>
            current_octave--;
 8000e66:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	b2da      	uxtb	r2, r3
 8000e6e:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e70:	701a      	strb	r2, [r3, #0]
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000e72:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <handle_octave_change+0xd4>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <handle_octave_change+0xd8>)
 8000e7a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
                    (float)note_duration / 10.0f);
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <handle_octave_change+0xdc>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	ee07 3a90 	vmov	s15, r3
 8000e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e8a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000e8e:	eec7 6a87 	vdiv.f32	s13, s15, s14
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000e92:	ee16 0a90 	vmov	r0, s13
 8000e96:	f7ff fb67 	bl	8000568 <__aeabi_f2d>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	f107 0008 	add.w	r0, r7, #8
 8000ea2:	e9cd 2300 	strd	r2, r3, [sp]
 8000ea6:	4622      	mov	r2, r4
 8000ea8:	4908      	ldr	r1, [pc, #32]	; (8000ecc <handle_octave_change+0xe0>)
 8000eaa:	f004 feff 	bl	8005cac <siprintf>
            uart_send_string(msg);
 8000eae:	f107 0308 	add.w	r3, r7, #8
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fd32 	bl	800091c <uart_send_string>
}
 8000eb8:	bf00      	nop
 8000eba:	378c      	adds	r7, #140	; 0x8c
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd90      	pop	{r4, r7, pc}
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000020 	.word	0x20000020
 8000ec8:	20000001 	.word	0x20000001
 8000ecc:	08006ecc 	.word	0x08006ecc

08000ed0 <handle_duration_change>:

// Обработка команды изменения длительности
static void handle_duration_change(char command) {
 8000ed0:	b590      	push	{r4, r7, lr}
 8000ed2:	b0a5      	sub	sp, #148	; 0x94
 8000ed4:	af02      	add	r7, sp, #8
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
    if (command == 'A') {
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	2b41      	cmp	r3, #65	; 0x41
 8000ede:	d12d      	bne.n	8000f3c <handle_duration_change+0x6c>
        if (note_duration < MAX_DURATION) {
 8000ee0:	4b30      	ldr	r3, [pc, #192]	; (8000fa4 <handle_duration_change+0xd4>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b31      	cmp	r3, #49	; 0x31
 8000ee6:	d859      	bhi.n	8000f9c <handle_duration_change+0xcc>
            note_duration++;
 8000ee8:	4b2e      	ldr	r3, [pc, #184]	; (8000fa4 <handle_duration_change+0xd4>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	3301      	adds	r3, #1
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	4b2c      	ldr	r3, [pc, #176]	; (8000fa4 <handle_duration_change+0xd4>)
 8000ef2:	701a      	strb	r2, [r3, #0]
            char msg[128];
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000ef4:	4b2c      	ldr	r3, [pc, #176]	; (8000fa8 <handle_duration_change+0xd8>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b2c      	ldr	r3, [pc, #176]	; (8000fac <handle_duration_change+0xdc>)
 8000efc:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
                    octave_names[current_octave],
                    (float)note_duration / 10.0f);
 8000f00:	4b28      	ldr	r3, [pc, #160]	; (8000fa4 <handle_duration_change+0xd4>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	ee07 3a90 	vmov	s15, r3
 8000f08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f0c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000f10:	eec7 6a87 	vdiv.f32	s13, s15, s14
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000f14:	ee16 0a90 	vmov	r0, s13
 8000f18:	f7ff fb26 	bl	8000568 <__aeabi_f2d>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	460b      	mov	r3, r1
 8000f20:	f107 0008 	add.w	r0, r7, #8
 8000f24:	e9cd 2300 	strd	r2, r3, [sp]
 8000f28:	4622      	mov	r2, r4
 8000f2a:	4921      	ldr	r1, [pc, #132]	; (8000fb0 <handle_duration_change+0xe0>)
 8000f2c:	f004 febe 	bl	8005cac <siprintf>
            uart_send_string(msg);
 8000f30:	f107 0308 	add.w	r3, r7, #8
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fcf1 	bl	800091c <uart_send_string>
                    octave_names[current_octave],
                    (float)note_duration / 10.0f);
            uart_send_string(msg);
        }
    }
}
 8000f3a:	e02f      	b.n	8000f9c <handle_duration_change+0xcc>
    } else if (command == 'a') {
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b61      	cmp	r3, #97	; 0x61
 8000f40:	d12c      	bne.n	8000f9c <handle_duration_change+0xcc>
        if (note_duration > MIN_DURATION) {
 8000f42:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <handle_duration_change+0xd4>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d928      	bls.n	8000f9c <handle_duration_change+0xcc>
            note_duration--;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <handle_duration_change+0xd4>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	3b01      	subs	r3, #1
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <handle_duration_change+0xd4>)
 8000f54:	701a      	strb	r2, [r3, #0]
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000f56:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <handle_duration_change+0xd8>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4b13      	ldr	r3, [pc, #76]	; (8000fac <handle_duration_change+0xdc>)
 8000f5e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
                    (float)note_duration / 10.0f);
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <handle_duration_change+0xd4>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f6e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000f72:	eec7 6a87 	vdiv.f32	s13, s15, s14
            sprintf(msg, "\r\nОктава: %s, длительность: %.1f с\r\n",
 8000f76:	ee16 0a90 	vmov	r0, s13
 8000f7a:	f7ff faf5 	bl	8000568 <__aeabi_f2d>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	460b      	mov	r3, r1
 8000f82:	f107 0008 	add.w	r0, r7, #8
 8000f86:	e9cd 2300 	strd	r2, r3, [sp]
 8000f8a:	4622      	mov	r2, r4
 8000f8c:	4908      	ldr	r1, [pc, #32]	; (8000fb0 <handle_duration_change+0xe0>)
 8000f8e:	f004 fe8d 	bl	8005cac <siprintf>
            uart_send_string(msg);
 8000f92:	f107 0308 	add.w	r3, r7, #8
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff fcc0 	bl	800091c <uart_send_string>
}
 8000f9c:	bf00      	nop
 8000f9e:	378c      	adds	r7, #140	; 0x8c
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd90      	pop	{r4, r7, pc}
 8000fa4:	20000001 	.word	0x20000001
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000020 	.word	0x20000020
 8000fb0:	08006ecc 	.word	0x08006ecc

08000fb4 <request_play_all_notes>:

// Запрос воспроизведения всех нот октавы
static void request_play_all_notes(void) {
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b0a3      	sub	sp, #140	; 0x8c
 8000fb8:	af02      	add	r7, sp, #8
    play_all_notes_requested = true;
 8000fba:	4b14      	ldr	r3, [pc, #80]	; (800100c <request_play_all_notes+0x58>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	701a      	strb	r2, [r3, #0]

    char msg[128];
    sprintf(msg, "\r\nВоспроизведение всех нот октавы: %s, длительность: %.1f с\r\n",
 8000fc0:	4b13      	ldr	r3, [pc, #76]	; (8001010 <request_play_all_notes+0x5c>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4b13      	ldr	r3, [pc, #76]	; (8001014 <request_play_all_notes+0x60>)
 8000fc8:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
            octave_names[current_octave],
            (float)note_duration / 10.0f);
 8000fcc:	4b12      	ldr	r3, [pc, #72]	; (8001018 <request_play_all_notes+0x64>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fd8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000fdc:	eec7 6a87 	vdiv.f32	s13, s15, s14
    sprintf(msg, "\r\nВоспроизведение всех нот октавы: %s, длительность: %.1f с\r\n",
 8000fe0:	ee16 0a90 	vmov	r0, s13
 8000fe4:	f7ff fac0 	bl	8000568 <__aeabi_f2d>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	460b      	mov	r3, r1
 8000fec:	4638      	mov	r0, r7
 8000fee:	e9cd 2300 	strd	r2, r3, [sp]
 8000ff2:	4622      	mov	r2, r4
 8000ff4:	4909      	ldr	r1, [pc, #36]	; (800101c <request_play_all_notes+0x68>)
 8000ff6:	f004 fe59 	bl	8005cac <siprintf>
    uart_send_string(msg);
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fc8d 	bl	800091c <uart_send_string>
}
 8001002:	bf00      	nop
 8001004:	3784      	adds	r7, #132	; 0x84
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}
 800100a:	bf00      	nop
 800100c:	200001f4 	.word	0x200001f4
 8001010:	20000000 	.word	0x20000000
 8001014:	20000020 	.word	0x20000020
 8001018:	20000001 	.word	0x20000001
 800101c:	08006f04 	.word	0x08006f04

08001020 <HAL_TIM_PeriodElapsedCallback>:

// Callback таймера TIM6 (вызывается каждую 1 мс)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a0f      	ldr	r2, [pc, #60]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d118      	bne.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x44>
        tim6_counter++;
 8001032:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	4a0d      	ldr	r2, [pc, #52]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800103a:	6013      	str	r3, [r2, #0]

        if (is_playing && play_counter > 0) {
 800103c:	4b0d      	ldr	r3, [pc, #52]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00e      	beq.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x44>
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00a      	beq.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x44>
            play_counter--;
 800104e:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	3b01      	subs	r3, #1
 8001054:	4a08      	ldr	r2, [pc, #32]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001056:	6013      	str	r3, [r2, #0]
            if (play_counter == 0) {
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x44>
                stop_note();
 8001060:	f7ff fce6 	bl	8000a30 <stop_note>
            }
        }
    }
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40001000 	.word	0x40001000
 8001070:	200001f0 	.word	0x200001f0
 8001074:	200001e8 	.word	0x200001e8
 8001078:	200001ec 	.word	0x200001ec

0800107c <main>:

/* Main function -------------------------------------------------------------*/
int main(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b0c6      	sub	sp, #280	; 0x118
 8001080:	af02      	add	r7, sp, #8
    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8001082:	f000 fdb9 	bl	8001bf8 <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8001086:	f000 f999 	bl	80013bc <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800108a:	f000 fb49 	bl	8001720 <MX_GPIO_Init>
    MX_TIM1_Init();
 800108e:	f000 fa45 	bl	800151c <MX_TIM1_Init>
    MX_TIM6_Init();
 8001092:	f000 fae5 	bl	8001660 <MX_TIM6_Init>
    MX_USART6_UART_Init();
 8001096:	f000 fb19 	bl	80016cc <MX_USART6_UART_Init>
    MX_I2C1_Init();
 800109a:	f000 f9ff 	bl	800149c <MX_I2C1_Init>

    /* USER CODE BEGIN 2 */

    // Запуск ШИМ для звука
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800109e:	2100      	movs	r1, #0
 80010a0:	48a6      	ldr	r0, [pc, #664]	; (800133c <main+0x2c0>)
 80010a2:	f002 fea9 	bl	8003df8 <HAL_TIM_PWM_Start>

    // Запуск таймера TIM6 с прерыванием (1 мс)
    HAL_TIM_Base_Start_IT(&htim6);
 80010a6:	48a6      	ldr	r0, [pc, #664]	; (8001340 <main+0x2c4>)
 80010a8:	f002 fe4d 	bl	8003d46 <HAL_TIM_Base_Start_IT>

    // Приветственное сообщение
    uart_send_string("\r\n");
 80010ac:	48a5      	ldr	r0, [pc, #660]	; (8001344 <main+0x2c8>)
 80010ae:	f7ff fc35 	bl	800091c <uart_send_string>
    uart_send_string("===============================================\r\n");
 80010b2:	48a5      	ldr	r0, [pc, #660]	; (8001348 <main+0x2cc>)
 80010b4:	f7ff fc32 	bl	800091c <uart_send_string>
    uart_send_string("  Музыкальная клавиатура STM32\r\n");
 80010b8:	48a4      	ldr	r0, [pc, #656]	; (800134c <main+0x2d0>)
 80010ba:	f7ff fc2f 	bl	800091c <uart_send_string>
    uart_send_string("  Лабораторная работа 4: I2C и матричная клавиатура\r\n");
 80010be:	48a4      	ldr	r0, [pc, #656]	; (8001350 <main+0x2d4>)
 80010c0:	f7ff fc2c 	bl	800091c <uart_send_string>
    uart_send_string("===============================================\r\n");
 80010c4:	48a0      	ldr	r0, [pc, #640]	; (8001348 <main+0x2cc>)
 80010c6:	f7ff fc29 	bl	800091c <uart_send_string>
    uart_send_string("\r\n");
 80010ca:	489e      	ldr	r0, [pc, #632]	; (8001344 <main+0x2c8>)
 80010cc:	f7ff fc26 	bl	800091c <uart_send_string>
    uart_send_string("Раскладка клавиатуры:\r\n");
 80010d0:	48a0      	ldr	r0, [pc, #640]	; (8001354 <main+0x2d8>)
 80010d2:	f7ff fc23 	bl	800091c <uart_send_string>
    uart_send_string("  1 | 2  | 3  <- До, Ре, Ми\r\n");
 80010d6:	48a0      	ldr	r0, [pc, #640]	; (8001358 <main+0x2dc>)
 80010d8:	f7ff fc20 	bl	800091c <uart_send_string>
    uart_send_string("  4 | 5  | 6  <- Фа, Соль, Ля\r\n");
 80010dc:	489f      	ldr	r0, [pc, #636]	; (800135c <main+0x2e0>)
 80010de:	f7ff fc1d 	bl	800091c <uart_send_string>
    uart_send_string("  7 | 8  | 9  <- Си, Октава+, Октава-\r\n");
 80010e2:	489f      	ldr	r0, [pc, #636]	; (8001360 <main+0x2e4>)
 80010e4:	f7ff fc1a 	bl	800091c <uart_send_string>
    uart_send_string(" 10 | 11 | 12    <- Длит+, Длит-, Enter\r\n");
 80010e8:	489e      	ldr	r0, [pc, #632]	; (8001364 <main+0x2e8>)
 80010ea:	f7ff fc17 	bl	800091c <uart_send_string>
    uart_send_string("\r\n");
 80010ee:	4895      	ldr	r0, [pc, #596]	; (8001344 <main+0x2c8>)
 80010f0:	f7ff fc14 	bl	800091c <uart_send_string>
    uart_send_string("Нажмите кнопку на боковой панели для переключения режимов:\r\n");
 80010f4:	489c      	ldr	r0, [pc, #624]	; (8001368 <main+0x2ec>)
 80010f6:	f7ff fc11 	bl	800091c <uart_send_string>
    uart_send_string("  - Тестовый режим (вывод кодов кнопок)\r\n");
 80010fa:	489c      	ldr	r0, [pc, #624]	; (800136c <main+0x2f0>)
 80010fc:	f7ff fc0e 	bl	800091c <uart_send_string>
    uart_send_string("  - Прикладной режим (музыкальная клавиатура)\r\n");
 8001100:	489b      	ldr	r0, [pc, #620]	; (8001370 <main+0x2f4>)
 8001102:	f7ff fc0b 	bl	800091c <uart_send_string>
    uart_send_string("\r\n");
 8001106:	488f      	ldr	r0, [pc, #572]	; (8001344 <main+0x2c8>)
 8001108:	f7ff fc08 	bl	800091c <uart_send_string>

    char msg[128];
    sprintf(msg, "Текущая октава: %s\r\n", octave_names[current_octave]);
 800110c:	4b99      	ldr	r3, [pc, #612]	; (8001374 <main+0x2f8>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	4b99      	ldr	r3, [pc, #612]	; (8001378 <main+0x2fc>)
 8001114:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001118:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800111c:	4997      	ldr	r1, [pc, #604]	; (800137c <main+0x300>)
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fdc4 	bl	8005cac <siprintf>
    uart_send_string(msg);
 8001124:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fbf7 	bl	800091c <uart_send_string>
    sprintf(msg, "Текущая длительность: %.1f с\r\n", (float)note_duration / 10.0f);
 800112e:	4b94      	ldr	r3, [pc, #592]	; (8001380 <main+0x304>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	ee07 3a90 	vmov	s15, r3
 8001136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800113a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800113e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001142:	ee16 0a90 	vmov	r0, s13
 8001146:	f7ff fa0f 	bl	8000568 <__aeabi_f2d>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	f107 0084 	add.w	r0, r7, #132	; 0x84
 8001152:	498c      	ldr	r1, [pc, #560]	; (8001384 <main+0x308>)
 8001154:	f004 fdaa 	bl	8005cac <siprintf>
    uart_send_string(msg);
 8001158:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fbdd 	bl	800091c <uart_send_string>
    uart_send_string("\r\n");
 8001162:	4878      	ldr	r0, [pc, #480]	; (8001344 <main+0x2c8>)
 8001164:	f7ff fbda 	bl	800091c <uart_send_string>
    uart_send_string("Режим: Прикладной (музыкальная клавиатура)\r\n\r\n");
 8001168:	4887      	ldr	r0, [pc, #540]	; (8001388 <main+0x30c>)
 800116a:	f7ff fbd7 	bl	800091c <uart_send_string>

    set_green_led(false);
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff fc70 	bl	8000a54 <set_green_led>
    set_yellow_led(false);
 8001174:	2000      	movs	r0, #0
 8001176:	f7ff fc7f 	bl	8000a78 <set_yellow_led>
    set_red_led(false);
 800117a:	2000      	movs	r0, #0
 800117c:	f7ff fc8e 	bl	8000a9c <set_red_led>

    /* Infinite loop */
    while (1)
    {
        // Обработка переключения режимов по кнопке на боковой панели
        bool btn_state = is_btn_press();
 8001180:	f7ff fc9e 	bl	8000ac0 <is_btn_press>
 8001184:	4603      	mov	r3, r0
 8001186:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
        if (last_btn_state && !btn_state) {
 800118a:	4b80      	ldr	r3, [pc, #512]	; (800138c <main+0x310>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d026      	beq.n	80011e0 <main+0x164>
 8001192:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001196:	f083 0301 	eor.w	r3, r3, #1
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b00      	cmp	r3, #0
 800119e:	d01f      	beq.n	80011e0 <main+0x164>
            is_test_keyboard_mode = !is_test_keyboard_mode;
 80011a0:	4b7b      	ldr	r3, [pc, #492]	; (8001390 <main+0x314>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	bf14      	ite	ne
 80011a8:	2301      	movne	r3, #1
 80011aa:	2300      	moveq	r3, #0
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f083 0301 	eor.w	r3, r3, #1
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	b2da      	uxtb	r2, r3
 80011ba:	4b75      	ldr	r3, [pc, #468]	; (8001390 <main+0x314>)
 80011bc:	701a      	strb	r2, [r3, #0]
            if (is_test_keyboard_mode) {
 80011be:	4b74      	ldr	r3, [pc, #464]	; (8001390 <main+0x314>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d006      	beq.n	80011d4 <main+0x158>
                uart_send_string("\r\n>>> Режим: Тестовый (вывод кодов кнопок)\r\n\r\n");
 80011c6:	4873      	ldr	r0, [pc, #460]	; (8001394 <main+0x318>)
 80011c8:	f7ff fba8 	bl	800091c <uart_send_string>
                set_yellow_led(true);
 80011cc:	2001      	movs	r0, #1
 80011ce:	f7ff fc53 	bl	8000a78 <set_yellow_led>
 80011d2:	e005      	b.n	80011e0 <main+0x164>
            } else {
                uart_send_string("\r\n>>> Режим: Прикладной (музыкальная клавиатура)\r\n\r\n");
 80011d4:	4870      	ldr	r0, [pc, #448]	; (8001398 <main+0x31c>)
 80011d6:	f7ff fba1 	bl	800091c <uart_send_string>
                set_yellow_led(false);
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff fc4c 	bl	8000a78 <set_yellow_led>
            }
        }
        last_btn_state = btn_state;
 80011e0:	4a6a      	ldr	r2, [pc, #424]	; (800138c <main+0x310>)
 80011e2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80011e6:	7013      	strb	r3, [r2, #0]

        // Опрос клавиатуры
        int btn_index = get_pressed_btn_index();
 80011e8:	f7ff fc7c 	bl	8000ae4 <get_pressed_btn_index>
 80011ec:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
        if (btn_index != -1) {
 80011f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f8:	d04b      	beq.n	8001292 <main+0x216>
            char received_char = key2char(btn_index);
 80011fa:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 80011fe:	f7ff fd8f 	bl	8000d20 <key2char>
 8001202:	4603      	mov	r3, r0
 8001204:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

            if (is_test_keyboard_mode) {
 8001208:	4b61      	ldr	r3, [pc, #388]	; (8001390 <main+0x314>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d010      	beq.n	8001232 <main+0x1b6>
                // Тестовый режим - вывод кода кнопки
                char test_msg[64];
                sprintf(test_msg, "Кнопка %d нажата (символ: '%c', ASCII: %d)\r\n",
 8001210:	f897 2107 	ldrb.w	r2, [r7, #263]	; 0x107
 8001214:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001218:	1d38      	adds	r0, r7, #4
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	4613      	mov	r3, r2
 800121e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8001222:	495e      	ldr	r1, [pc, #376]	; (800139c <main+0x320>)
 8001224:	f004 fd42 	bl	8005cac <siprintf>
                        btn_index, received_char, (int)received_char);
                uart_send_string(test_msg);
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff fb76 	bl	800091c <uart_send_string>
 8001230:	e02f      	b.n	8001292 <main+0x216>
            } else {
                // Прикладной режим - обработка команд музыкальной клавиатуры
                if (received_char >= '1' && received_char <= '7') {
 8001232:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001236:	2b30      	cmp	r3, #48	; 0x30
 8001238:	d909      	bls.n	800124e <main+0x1d2>
 800123a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800123e:	2b37      	cmp	r3, #55	; 0x37
 8001240:	d805      	bhi.n	800124e <main+0x1d2>
                    // Воспроизведение ноты
                    handle_note_command(received_char);
 8001242:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff fd82 	bl	8000d50 <handle_note_command>
 800124c:	e021      	b.n	8001292 <main+0x216>
                }
                else if (received_char == '+' || received_char == '-') {
 800124e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001252:	2b2b      	cmp	r3, #43	; 0x2b
 8001254:	d003      	beq.n	800125e <main+0x1e2>
 8001256:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800125a:	2b2d      	cmp	r3, #45	; 0x2d
 800125c:	d105      	bne.n	800126a <main+0x1ee>
                    // Изменение октавы
                    handle_octave_change(received_char);
 800125e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fdc2 	bl	8000dec <handle_octave_change>
 8001268:	e013      	b.n	8001292 <main+0x216>
                }
                else if (received_char == 'A' || received_char == 'a') {
 800126a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800126e:	2b41      	cmp	r3, #65	; 0x41
 8001270:	d003      	beq.n	800127a <main+0x1fe>
 8001272:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8001276:	2b61      	cmp	r3, #97	; 0x61
 8001278:	d105      	bne.n	8001286 <main+0x20a>
                    // Изменение длительности
                    handle_duration_change(received_char);
 800127a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fe26 	bl	8000ed0 <handle_duration_change>
 8001284:	e005      	b.n	8001292 <main+0x216>
                }
                else if (received_char == '\r') {
 8001286:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800128a:	2b0d      	cmp	r3, #13
 800128c:	d101      	bne.n	8001292 <main+0x216>
                    // Воспроизведение всех нот октавы
                    request_play_all_notes();
 800128e:	f7ff fe91 	bl	8000fb4 <request_play_all_notes>
                }
            }
        }

        // Обработка запроса воспроизведения всех нот октавы
        if (play_all_notes_requested && !is_playing) {
 8001292:	4b43      	ldr	r3, [pc, #268]	; (80013a0 <main+0x324>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	f43f af71 	beq.w	8001180 <main+0x104>
 800129e:	4b41      	ldr	r3, [pc, #260]	; (80013a4 <main+0x328>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	f083 0301 	eor.w	r3, r3, #1
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f43f af68 	beq.w	8001180 <main+0x104>
            play_all_notes_requested = false;
 80012b0:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <main+0x324>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	701a      	strb	r2, [r3, #0]

            static uint8_t current_note_index = 0;
            static bool sequence_started = false;

            if (!sequence_started) {
 80012b6:	4b3c      	ldr	r3, [pc, #240]	; (80013a8 <main+0x32c>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	f083 0301 	eor.w	r3, r3, #1
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d005      	beq.n	80012d0 <main+0x254>
                current_note_index = 0;
 80012c4:	4b39      	ldr	r3, [pc, #228]	; (80013ac <main+0x330>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
                sequence_started = true;
 80012ca:	4b37      	ldr	r3, [pc, #220]	; (80013a8 <main+0x32c>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	701a      	strb	r2, [r3, #0]
            }

            if (current_note_index < 7) {
 80012d0:	4b36      	ldr	r3, [pc, #216]	; (80013ac <main+0x330>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b06      	cmp	r3, #6
 80012d6:	f63f af53 	bhi.w	8001180 <main+0x104>
                char msg[128];
                sprintf(msg, "Нота: %s\r\n", note_names[current_note_index]);
 80012da:	4b34      	ldr	r3, [pc, #208]	; (80013ac <main+0x330>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	461a      	mov	r2, r3
 80012e0:	4b33      	ldr	r3, [pc, #204]	; (80013b0 <main+0x334>)
 80012e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012e6:	1d3b      	adds	r3, r7, #4
 80012e8:	4932      	ldr	r1, [pc, #200]	; (80013b4 <main+0x338>)
 80012ea:	4618      	mov	r0, r3
 80012ec:	f004 fcde 	bl	8005cac <siprintf>
                uart_send_string(msg);
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fb12 	bl	800091c <uart_send_string>

                play_note(current_note_index, current_octave, note_duration);
 80012f8:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <main+0x330>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4a1d      	ldr	r2, [pc, #116]	; (8001374 <main+0x2f8>)
 80012fe:	7811      	ldrb	r1, [r2, #0]
 8001300:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <main+0x304>)
 8001302:	7812      	ldrb	r2, [r2, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fb4d 	bl	80009a4 <play_note>
                current_note_index++;
 800130a:	4b28      	ldr	r3, [pc, #160]	; (80013ac <main+0x330>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	3301      	adds	r3, #1
 8001310:	b2da      	uxtb	r2, r3
 8001312:	4b26      	ldr	r3, [pc, #152]	; (80013ac <main+0x330>)
 8001314:	701a      	strb	r2, [r3, #0]

                if (current_note_index < 7) {
 8001316:	4b25      	ldr	r3, [pc, #148]	; (80013ac <main+0x330>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b06      	cmp	r3, #6
 800131c:	d803      	bhi.n	8001326 <main+0x2aa>
                    play_all_notes_requested = true;
 800131e:	4b20      	ldr	r3, [pc, #128]	; (80013a0 <main+0x324>)
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
 8001324:	e72c      	b.n	8001180 <main+0x104>
                } else {
                    uart_send_string("\r\nВоспроизведение завершено\r\n");
 8001326:	4824      	ldr	r0, [pc, #144]	; (80013b8 <main+0x33c>)
 8001328:	f7ff faf8 	bl	800091c <uart_send_string>
                    sequence_started = false;
 800132c:	4b1e      	ldr	r3, [pc, #120]	; (80013a8 <main+0x32c>)
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
                    current_note_index = 0;
 8001332:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <main+0x330>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    {
 8001338:	e722      	b.n	8001180 <main+0x104>
 800133a:	bf00      	nop
 800133c:	20000128 	.word	0x20000128
 8001340:	20000168 	.word	0x20000168
 8001344:	08006f6c 	.word	0x08006f6c
 8001348:	08006f70 	.word	0x08006f70
 800134c:	08006fa4 	.word	0x08006fa4
 8001350:	08006fdc 	.word	0x08006fdc
 8001354:	08007038 	.word	0x08007038
 8001358:	08007064 	.word	0x08007064
 800135c:	08007088 	.word	0x08007088
 8001360:	080070b0 	.word	0x080070b0
 8001364:	080070e8 	.word	0x080070e8
 8001368:	0800711c 	.word	0x0800711c
 800136c:	0800718c 	.word	0x0800718c
 8001370:	080071d4 	.word	0x080071d4
 8001374:	20000000 	.word	0x20000000
 8001378:	20000020 	.word	0x20000020
 800137c:	08007228 	.word	0x08007228
 8001380:	20000001 	.word	0x20000001
 8001384:	0800724c 	.word	0x0800724c
 8001388:	08007280 	.word	0x08007280
 800138c:	200001fc 	.word	0x200001fc
 8001390:	200001f5 	.word	0x200001f5
 8001394:	080072d4 	.word	0x080072d4
 8001398:	08007320 	.word	0x08007320
 800139c:	0800737c 	.word	0x0800737c
 80013a0:	200001f4 	.word	0x200001f4
 80013a4:	200001e8 	.word	0x200001e8
 80013a8:	200001fd 	.word	0x200001fd
 80013ac:	200001fe 	.word	0x200001fe
 80013b0:	20000004 	.word	0x20000004
 80013b4:	080073bc 	.word	0x080073bc
 80013b8:	080073cc 	.word	0x080073cc

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b094      	sub	sp, #80	; 0x50
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0320 	add.w	r3, r7, #32
 80013c6:	2230      	movs	r2, #48	; 0x30
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 fc66 	bl	8005c9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e0:	2300      	movs	r3, #0
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <SystemClock_Config+0xd8>)
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	4a2a      	ldr	r2, [pc, #168]	; (8001494 <SystemClock_Config+0xd8>)
 80013ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ee:	6413      	str	r3, [r2, #64]	; 0x40
 80013f0:	4b28      	ldr	r3, [pc, #160]	; (8001494 <SystemClock_Config+0xd8>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	4b25      	ldr	r3, [pc, #148]	; (8001498 <SystemClock_Config+0xdc>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a24      	ldr	r2, [pc, #144]	; (8001498 <SystemClock_Config+0xdc>)
 8001406:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b22      	ldr	r3, [pc, #136]	; (8001498 <SystemClock_Config+0xdc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001418:	2301      	movs	r3, #1
 800141a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800141c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001422:	2302      	movs	r3, #2
 8001424:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001426:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800142a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 800142c:	230f      	movs	r3, #15
 800142e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001430:	23d8      	movs	r3, #216	; 0xd8
 8001432:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001434:	2302      	movs	r3, #2
 8001436:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001438:	2304      	movs	r3, #4
 800143a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143c:	f107 0320 	add.w	r3, r7, #32
 8001440:	4618      	mov	r0, r3
 8001442:	f002 f807 	bl	8003454 <HAL_RCC_OscConfig>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800144c:	f000 f9e6 	bl	800181c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001450:	f001 ffb0 	bl	80033b4 <HAL_PWREx_EnableOverDrive>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800145a:	f000 f9df 	bl	800181c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800145e:	230f      	movs	r3, #15
 8001460:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001462:	2302      	movs	r3, #2
 8001464:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800146a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800146e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001474:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001476:	f107 030c 	add.w	r3, r7, #12
 800147a:	2105      	movs	r1, #5
 800147c:	4618      	mov	r0, r3
 800147e:	f002 fa57 	bl	8003930 <HAL_RCC_ClockConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001488:	f000 f9c8 	bl	800181c <Error_Handler>
  }
}
 800148c:	bf00      	nop
 800148e:	3750      	adds	r7, #80	; 0x50
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40023800 	.word	0x40023800
 8001498:	40007000 	.word	0x40007000

0800149c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <MX_I2C1_Init+0x74>)
 80014a2:	4a1c      	ldr	r2, [pc, #112]	; (8001514 <MX_I2C1_Init+0x78>)
 80014a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	; (8001510 <MX_I2C1_Init+0x74>)
 80014a8:	4a1b      	ldr	r2, [pc, #108]	; (8001518 <MX_I2C1_Init+0x7c>)
 80014aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <MX_I2C1_Init+0x74>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014b2:	4b17      	ldr	r3, [pc, #92]	; (8001510 <MX_I2C1_Init+0x74>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014b8:	4b15      	ldr	r3, [pc, #84]	; (8001510 <MX_I2C1_Init+0x74>)
 80014ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <MX_I2C1_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <MX_I2C1_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <MX_I2C1_Init+0x74>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014d2:	4b0f      	ldr	r3, [pc, #60]	; (8001510 <MX_I2C1_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014d8:	480d      	ldr	r0, [pc, #52]	; (8001510 <MX_I2C1_Init+0x74>)
 80014da:	f000 ff35 	bl	8002348 <HAL_I2C_Init>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014e4:	f000 f99a 	bl	800181c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014e8:	2100      	movs	r1, #0
 80014ea:	4809      	ldr	r0, [pc, #36]	; (8001510 <MX_I2C1_Init+0x74>)
 80014ec:	f001 fee7 	bl	80032be <HAL_I2CEx_ConfigAnalogFilter>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80014f6:	f000 f991 	bl	800181c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014fa:	2100      	movs	r1, #0
 80014fc:	4804      	ldr	r0, [pc, #16]	; (8001510 <MX_I2C1_Init+0x74>)
 80014fe:	f001 ff1a 	bl	8003336 <HAL_I2CEx_ConfigDigitalFilter>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001508:	f000 f988 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200000d4 	.word	0x200000d4
 8001514:	40005400 	.word	0x40005400
 8001518:	00061a80 	.word	0x00061a80

0800151c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b096      	sub	sp, #88	; 0x58
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001522:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001530:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800153a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]
 800154a:	615a      	str	r2, [r3, #20]
 800154c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	2220      	movs	r2, #32
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f004 fba1 	bl	8005c9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800155a:	4b3f      	ldr	r3, [pc, #252]	; (8001658 <MX_TIM1_Init+0x13c>)
 800155c:	4a3f      	ldr	r2, [pc, #252]	; (800165c <MX_TIM1_Init+0x140>)
 800155e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 89;
 8001560:	4b3d      	ldr	r3, [pc, #244]	; (8001658 <MX_TIM1_Init+0x13c>)
 8001562:	2259      	movs	r2, #89	; 0x59
 8001564:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001566:	4b3c      	ldr	r3, [pc, #240]	; (8001658 <MX_TIM1_Init+0x13c>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800156c:	4b3a      	ldr	r3, [pc, #232]	; (8001658 <MX_TIM1_Init+0x13c>)
 800156e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001572:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001574:	4b38      	ldr	r3, [pc, #224]	; (8001658 <MX_TIM1_Init+0x13c>)
 8001576:	2200      	movs	r2, #0
 8001578:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800157a:	4b37      	ldr	r3, [pc, #220]	; (8001658 <MX_TIM1_Init+0x13c>)
 800157c:	2200      	movs	r2, #0
 800157e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001580:	4b35      	ldr	r3, [pc, #212]	; (8001658 <MX_TIM1_Init+0x13c>)
 8001582:	2200      	movs	r2, #0
 8001584:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001586:	4834      	ldr	r0, [pc, #208]	; (8001658 <MX_TIM1_Init+0x13c>)
 8001588:	f002 fbb2 	bl	8003cf0 <HAL_TIM_Base_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001592:	f000 f943 	bl	800181c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800159a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800159c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015a0:	4619      	mov	r1, r3
 80015a2:	482d      	ldr	r0, [pc, #180]	; (8001658 <MX_TIM1_Init+0x13c>)
 80015a4:	f002 fe34 	bl	8004210 <HAL_TIM_ConfigClockSource>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015ae:	f000 f935 	bl	800181c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015b2:	4829      	ldr	r0, [pc, #164]	; (8001658 <MX_TIM1_Init+0x13c>)
 80015b4:	f002 fbeb 	bl	8003d8e <HAL_TIM_PWM_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80015be:	f000 f92d 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c2:	2300      	movs	r3, #0
 80015c4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015ce:	4619      	mov	r1, r3
 80015d0:	4821      	ldr	r0, [pc, #132]	; (8001658 <MX_TIM1_Init+0x13c>)
 80015d2:	f003 fa19 	bl	8004a08 <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80015dc:	f000 f91e 	bl	800181c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015e0:	2360      	movs	r3, #96	; 0x60
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 80015e4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015ee:	2300      	movs	r3, #0
 80015f0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015f6:	2300      	movs	r3, #0
 80015f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015fa:	2300      	movs	r3, #0
 80015fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001602:	2200      	movs	r2, #0
 8001604:	4619      	mov	r1, r3
 8001606:	4814      	ldr	r0, [pc, #80]	; (8001658 <MX_TIM1_Init+0x13c>)
 8001608:	f002 fd3c 	bl	8004084 <HAL_TIM_PWM_ConfigChannel>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001612:	f000 f903 	bl	800181c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800162a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800162e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001630:	2300      	movs	r3, #0
 8001632:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	4619      	mov	r1, r3
 8001638:	4807      	ldr	r0, [pc, #28]	; (8001658 <MX_TIM1_Init+0x13c>)
 800163a:	f003 fa61 	bl	8004b00 <HAL_TIMEx_ConfigBreakDeadTime>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001644:	f000 f8ea 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001648:	4803      	ldr	r0, [pc, #12]	; (8001658 <MX_TIM1_Init+0x13c>)
 800164a:	f000 f99d 	bl	8001988 <HAL_TIM_MspPostInit>

}
 800164e:	bf00      	nop
 8001650:	3758      	adds	r7, #88	; 0x58
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000128 	.word	0x20000128
 800165c:	40010000 	.word	0x40010000

08001660 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM6_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001666:	463b      	mov	r3, r7
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <MX_TIM6_Init+0x64>)
 8001670:	4a15      	ldr	r2, [pc, #84]	; (80016c8 <MX_TIM6_Init+0x68>)
 8001672:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8001674:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <MX_TIM6_Init+0x64>)
 8001676:	2259      	movs	r2, #89	; 0x59
 8001678:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800167a:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <MX_TIM6_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001680:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <MX_TIM6_Init+0x64>)
 8001682:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001686:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <MX_TIM6_Init+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800168e:	480d      	ldr	r0, [pc, #52]	; (80016c4 <MX_TIM6_Init+0x64>)
 8001690:	f002 fb2e 	bl	8003cf0 <HAL_TIM_Base_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800169a:	f000 f8bf 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016a6:	463b      	mov	r3, r7
 80016a8:	4619      	mov	r1, r3
 80016aa:	4806      	ldr	r0, [pc, #24]	; (80016c4 <MX_TIM6_Init+0x64>)
 80016ac:	f003 f9ac 	bl	8004a08 <HAL_TIMEx_MasterConfigSynchronization>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80016b6:	f000 f8b1 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000168 	.word	0x20000168
 80016c8:	40001000 	.word	0x40001000

080016cc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART6_UART_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016d2:	4a12      	ldr	r2, [pc, #72]	; (800171c <MX_USART6_UART_Init+0x50>)
 80016d4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016dc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016de:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016ea:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016f0:	4b09      	ldr	r3, [pc, #36]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016f2:	220c      	movs	r2, #12
 80016f4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016fc:	4b06      	ldr	r3, [pc, #24]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 80016fe:	2200      	movs	r2, #0
 8001700:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001702:	4805      	ldr	r0, [pc, #20]	; (8001718 <MX_USART6_UART_Init+0x4c>)
 8001704:	f003 fa62 	bl	8004bcc <HAL_UART_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800170e:	f000 f885 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200001a8 	.word	0x200001a8
 800171c:	40011400 	.word	0x40011400

08001720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08a      	sub	sp, #40	; 0x28
 8001724:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]
 8001734:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	4b35      	ldr	r3, [pc, #212]	; (8001810 <MX_GPIO_Init+0xf0>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a34      	ldr	r2, [pc, #208]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b32      	ldr	r3, [pc, #200]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	4b2e      	ldr	r3, [pc, #184]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a2d      	ldr	r2, [pc, #180]	; (8001810 <MX_GPIO_Init+0xf0>)
 800175c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b2b      	ldr	r3, [pc, #172]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	4b27      	ldr	r3, [pc, #156]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a26      	ldr	r2, [pc, #152]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001778:	f043 0310 	orr.w	r3, r3, #16
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b24      	ldr	r3, [pc, #144]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	607b      	str	r3, [r7, #4]
 800178e:	4b20      	ldr	r3, [pc, #128]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a1f      	ldr	r2, [pc, #124]	; (8001810 <MX_GPIO_Init+0xf0>)
 8001794:	f043 0308 	orr.w	r3, r3, #8
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <MX_GPIO_Init+0xf0>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	603b      	str	r3, [r7, #0]
 80017aa:	4b19      	ldr	r3, [pc, #100]	; (8001810 <MX_GPIO_Init+0xf0>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a18      	ldr	r2, [pc, #96]	; (8001810 <MX_GPIO_Init+0xf0>)
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b16      	ldr	r3, [pc, #88]	; (8001810 <MX_GPIO_Init+0xf0>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80017c8:	4812      	ldr	r0, [pc, #72]	; (8001814 <MX_GPIO_Init+0xf4>)
 80017ca:	f000 fda3 	bl	8002314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	480d      	ldr	r0, [pc, #52]	; (8001818 <MX_GPIO_Init+0xf8>)
 80017e4:	f000 fbd2 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80017e8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80017ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ee:	2301      	movs	r3, #1
 80017f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2300      	movs	r3, #0
 80017f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4804      	ldr	r0, [pc, #16]	; (8001814 <MX_GPIO_Init+0xf4>)
 8001802:	f000 fbc3 	bl	8001f8c <HAL_GPIO_Init>

}
 8001806:	bf00      	nop
 8001808:	3728      	adds	r7, #40	; 0x28
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800
 8001814:	40020c00 	.word	0x40020c00
 8001818:	40020800 	.word	0x40020800

0800181c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
	...

0800182c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	4b10      	ldr	r3, [pc, #64]	; (8001878 <HAL_MspInit+0x4c>)
 8001838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183a:	4a0f      	ldr	r2, [pc, #60]	; (8001878 <HAL_MspInit+0x4c>)
 800183c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001840:	6453      	str	r3, [r2, #68]	; 0x44
 8001842:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_MspInit+0x4c>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <HAL_MspInit+0x4c>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	4a08      	ldr	r2, [pc, #32]	; (8001878 <HAL_MspInit+0x4c>)
 8001858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800185c:	6413      	str	r3, [r2, #64]	; 0x40
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <HAL_MspInit+0x4c>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001866:	603b      	str	r3, [r7, #0]
 8001868:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186a:	bf00      	nop
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40023800 	.word	0x40023800

0800187c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	; 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a19      	ldr	r2, [pc, #100]	; (8001900 <HAL_I2C_MspInit+0x84>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d12c      	bne.n	80018f8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b18      	ldr	r3, [pc, #96]	; (8001904 <HAL_I2C_MspInit+0x88>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a17      	ldr	r2, [pc, #92]	; (8001904 <HAL_I2C_MspInit+0x88>)
 80018a8:	f043 0302 	orr.w	r3, r3, #2
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <HAL_I2C_MspInit+0x88>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c0:	2312      	movs	r3, #18
 80018c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c4:	2301      	movs	r3, #1
 80018c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c8:	2303      	movs	r3, #3
 80018ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018cc:	2304      	movs	r3, #4
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	4619      	mov	r1, r3
 80018d6:	480c      	ldr	r0, [pc, #48]	; (8001908 <HAL_I2C_MspInit+0x8c>)
 80018d8:	f000 fb58 	bl	8001f8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	4b08      	ldr	r3, [pc, #32]	; (8001904 <HAL_I2C_MspInit+0x88>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e4:	4a07      	ldr	r2, [pc, #28]	; (8001904 <HAL_I2C_MspInit+0x88>)
 80018e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018ea:	6413      	str	r3, [r2, #64]	; 0x40
 80018ec:	4b05      	ldr	r3, [pc, #20]	; (8001904 <HAL_I2C_MspInit+0x88>)
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018f8:	bf00      	nop
 80018fa:	3728      	adds	r7, #40	; 0x28
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40005400 	.word	0x40005400
 8001904:	40023800 	.word	0x40023800
 8001908:	40020400 	.word	0x40020400

0800190c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a18      	ldr	r2, [pc, #96]	; (800197c <HAL_TIM_Base_MspInit+0x70>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d10e      	bne.n	800193c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <HAL_TIM_Base_MspInit+0x74>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	4a16      	ldr	r2, [pc, #88]	; (8001980 <HAL_TIM_Base_MspInit+0x74>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6453      	str	r3, [r2, #68]	; 0x44
 800192e:	4b14      	ldr	r3, [pc, #80]	; (8001980 <HAL_TIM_Base_MspInit+0x74>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800193a:	e01a      	b.n	8001972 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a10      	ldr	r2, [pc, #64]	; (8001984 <HAL_TIM_Base_MspInit+0x78>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d115      	bne.n	8001972 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <HAL_TIM_Base_MspInit+0x74>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	4a0c      	ldr	r2, [pc, #48]	; (8001980 <HAL_TIM_Base_MspInit+0x74>)
 8001950:	f043 0310 	orr.w	r3, r3, #16
 8001954:	6413      	str	r3, [r2, #64]	; 0x40
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <HAL_TIM_Base_MspInit+0x74>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001962:	2200      	movs	r2, #0
 8001964:	2100      	movs	r1, #0
 8001966:	2036      	movs	r0, #54	; 0x36
 8001968:	f000 fab7 	bl	8001eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800196c:	2036      	movs	r0, #54	; 0x36
 800196e:	f000 fad0 	bl	8001f12 <HAL_NVIC_EnableIRQ>
}
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40010000 	.word	0x40010000
 8001980:	40023800 	.word	0x40023800
 8001984:	40001000 	.word	0x40001000

08001988 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <HAL_TIM_MspPostInit+0x68>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d11e      	bne.n	80019e8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	60bb      	str	r3, [r7, #8]
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <HAL_TIM_MspPostInit+0x6c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	4a10      	ldr	r2, [pc, #64]	; (80019f4 <HAL_TIM_MspPostInit+0x6c>)
 80019b4:	f043 0310 	orr.w	r3, r3, #16
 80019b8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <HAL_TIM_MspPostInit+0x6c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	f003 0310 	and.w	r3, r3, #16
 80019c2:	60bb      	str	r3, [r7, #8]
 80019c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019cc:	2302      	movs	r3, #2
 80019ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80019d8:	2301      	movs	r3, #1
 80019da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	4619      	mov	r1, r3
 80019e2:	4805      	ldr	r0, [pc, #20]	; (80019f8 <HAL_TIM_MspPostInit+0x70>)
 80019e4:	f000 fad2 	bl	8001f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80019e8:	bf00      	nop
 80019ea:	3720      	adds	r7, #32
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40010000 	.word	0x40010000
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40021000 	.word	0x40021000

080019fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	; 0x28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1d      	ldr	r2, [pc, #116]	; (8001a90 <HAL_UART_MspInit+0x94>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d133      	bne.n	8001a86 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <HAL_UART_MspInit+0x98>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	4a1b      	ldr	r2, [pc, #108]	; (8001a94 <HAL_UART_MspInit+0x98>)
 8001a28:	f043 0320 	orr.w	r3, r3, #32
 8001a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a2e:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_UART_MspInit+0x98>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	f003 0320 	and.w	r3, r3, #32
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_UART_MspInit+0x98>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a14      	ldr	r2, [pc, #80]	; (8001a94 <HAL_UART_MspInit+0x98>)
 8001a44:	f043 0304 	orr.w	r3, r3, #4
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_UART_MspInit+0x98>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a56:	23c0      	movs	r3, #192	; 0xc0
 8001a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a62:	2303      	movs	r3, #3
 8001a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001a66:	2308      	movs	r3, #8
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4809      	ldr	r0, [pc, #36]	; (8001a98 <HAL_UART_MspInit+0x9c>)
 8001a72:	f000 fa8b 	bl	8001f8c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2100      	movs	r1, #0
 8001a7a:	2047      	movs	r0, #71	; 0x47
 8001a7c:	f000 fa2d 	bl	8001eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001a80:	2047      	movs	r0, #71	; 0x47
 8001a82:	f000 fa46 	bl	8001f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001a86:	bf00      	nop
 8001a88:	3728      	adds	r7, #40	; 0x28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40011400 	.word	0x40011400
 8001a94:	40023800 	.word	0x40023800
 8001a98:	40020800 	.word	0x40020800

08001a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aae:	e7fe      	b.n	8001aae <HardFault_Handler+0x4>

08001ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab4:	e7fe      	b.n	8001ab4 <MemManage_Handler+0x4>

08001ab6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aba:	e7fe      	b.n	8001aba <BusFault_Handler+0x4>

08001abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <UsageFault_Handler+0x4>

08001ac2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af0:	f000 f8d4 	bl	8001c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001afc:	4802      	ldr	r0, [pc, #8]	; (8001b08 <TIM6_DAC_IRQHandler+0x10>)
 8001afe:	f002 f9b9 	bl	8003e74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20000168 	.word	0x20000168

08001b0c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001b10:	4802      	ldr	r0, [pc, #8]	; (8001b1c <USART6_IRQHandler+0x10>)
 8001b12:	f003 f941 	bl	8004d98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200001a8 	.word	0x200001a8

08001b20 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <_sbrk+0x50>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <_sbrk+0x16>
		heap_end = &end;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <_sbrk+0x50>)
 8001b32:	4a10      	ldr	r2, [pc, #64]	; (8001b74 <_sbrk+0x54>)
 8001b34:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b36:	4b0e      	ldr	r3, [pc, #56]	; (8001b70 <_sbrk+0x50>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <_sbrk+0x50>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4413      	add	r3, r2
 8001b44:	466a      	mov	r2, sp
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d907      	bls.n	8001b5a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001b4a:	f004 f87d 	bl	8005c48 <__errno>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	220c      	movs	r2, #12
 8001b52:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001b54:	f04f 33ff 	mov.w	r3, #4294967295
 8001b58:	e006      	b.n	8001b68 <_sbrk+0x48>
	}

	heap_end += incr;
 8001b5a:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <_sbrk+0x50>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	4a03      	ldr	r2, [pc, #12]	; (8001b70 <_sbrk+0x50>)
 8001b64:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b66:	68fb      	ldr	r3, [r7, #12]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20000200 	.word	0x20000200
 8001b74:	20000218 	.word	0x20000218

08001b78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b7c:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <SystemInit+0x28>)
 8001b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b82:	4a07      	ldr	r2, [pc, #28]	; (8001ba0 <SystemInit+0x28>)
 8001b84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <SystemInit+0x28>)
 8001b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b92:	609a      	str	r2, [r3, #8]
#endif
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bdc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ba8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001baa:	e003      	b.n	8001bb4 <LoopCopyDataInit>

08001bac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001bae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bb0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bb2:	3104      	adds	r1, #4

08001bb4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001bb4:	480b      	ldr	r0, [pc, #44]	; (8001be4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001bb8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bbc:	d3f6      	bcc.n	8001bac <CopyDataInit>
  ldr  r2, =_sbss
 8001bbe:	4a0b      	ldr	r2, [pc, #44]	; (8001bec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001bc0:	e002      	b.n	8001bc8 <LoopFillZerobss>

08001bc2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001bc2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001bc4:	f842 3b04 	str.w	r3, [r2], #4

08001bc8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001bc8:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001bca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001bcc:	d3f9      	bcc.n	8001bc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001bce:	f7ff ffd3 	bl	8001b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bd2:	f004 f83f 	bl	8005c54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bd6:	f7ff fa51 	bl	800107c <main>
  bx  lr    
 8001bda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bdc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001be0:	080074a0 	.word	0x080074a0
  ldr  r0, =_sdata
 8001be4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001be8:	200000b8 	.word	0x200000b8
  ldr  r2, =_sbss
 8001bec:	200000b8 	.word	0x200000b8
  ldr  r3, = _ebss
 8001bf0:	20000218 	.word	0x20000218

08001bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bf4:	e7fe      	b.n	8001bf4 <ADC_IRQHandler>
	...

08001bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bfc:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <HAL_Init+0x40>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0d      	ldr	r2, [pc, #52]	; (8001c38 <HAL_Init+0x40>)
 8001c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <HAL_Init+0x40>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0a      	ldr	r2, [pc, #40]	; (8001c38 <HAL_Init+0x40>)
 8001c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c14:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_Init+0x40>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <HAL_Init+0x40>)
 8001c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c20:	2003      	movs	r0, #3
 8001c22:	f000 f94f 	bl	8001ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f000 f808 	bl	8001c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c2c:	f7ff fdfe 	bl	800182c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40023c00 	.word	0x40023c00

08001c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x54>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <HAL_InitTick+0x58>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f967 	bl	8001f2e <HAL_SYSTICK_Config>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00e      	b.n	8001c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b0f      	cmp	r3, #15
 8001c6e:	d80a      	bhi.n	8001c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c70:	2200      	movs	r2, #0
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	f000 f92f 	bl	8001eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c7c:	4a06      	ldr	r2, [pc, #24]	; (8001c98 <HAL_InitTick+0x5c>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e000      	b.n	8001c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000048 	.word	0x20000048
 8001c94:	20000050 	.word	0x20000050
 8001c98:	2000004c 	.word	0x2000004c

08001c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_IncTick+0x20>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b06      	ldr	r3, [pc, #24]	; (8001cc0 <HAL_IncTick+0x24>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <HAL_IncTick+0x24>)
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000050 	.word	0x20000050
 8001cc0:	20000204 	.word	0x20000204

08001cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	; (8001cd8 <HAL_GetTick+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000204 	.word	0x20000204

08001cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce4:	f7ff ffee 	bl	8001cc4 <HAL_GetTick>
 8001ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf4:	d005      	beq.n	8001d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	; (8001d20 <HAL_Delay+0x44>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4413      	add	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d02:	bf00      	nop
 8001d04:	f7ff ffde 	bl	8001cc4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d8f7      	bhi.n	8001d04 <HAL_Delay+0x28>
  {
  }
}
 8001d14:	bf00      	nop
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000050 	.word	0x20000050

08001d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d40:	4013      	ands	r3, r2
 8001d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d56:	4a04      	ldr	r2, [pc, #16]	; (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	60d3      	str	r3, [r2, #12]
}
 8001d5c:	bf00      	nop
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d70:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <__NVIC_GetPriorityGrouping+0x18>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	0a1b      	lsrs	r3, r3, #8
 8001d76:	f003 0307 	and.w	r3, r3, #7
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	db0b      	blt.n	8001db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	f003 021f 	and.w	r2, r3, #31
 8001da0:	4907      	ldr	r1, [pc, #28]	; (8001dc0 <__NVIC_EnableIRQ+0x38>)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	095b      	lsrs	r3, r3, #5
 8001da8:	2001      	movs	r0, #1
 8001daa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000e100 	.word	0xe000e100

08001dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	db0a      	blt.n	8001dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	490c      	ldr	r1, [pc, #48]	; (8001e10 <__NVIC_SetPriority+0x4c>)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	0112      	lsls	r2, r2, #4
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	440b      	add	r3, r1
 8001de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dec:	e00a      	b.n	8001e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4908      	ldr	r1, [pc, #32]	; (8001e14 <__NVIC_SetPriority+0x50>)
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	3b04      	subs	r3, #4
 8001dfc:	0112      	lsls	r2, r2, #4
 8001dfe:	b2d2      	uxtb	r2, r2
 8001e00:	440b      	add	r3, r1
 8001e02:	761a      	strb	r2, [r3, #24]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	e000e100 	.word	0xe000e100
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f1c3 0307 	rsb	r3, r3, #7
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	bf28      	it	cs
 8001e36:	2304      	movcs	r3, #4
 8001e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d902      	bls.n	8001e48 <NVIC_EncodePriority+0x30>
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3b03      	subs	r3, #3
 8001e46:	e000      	b.n	8001e4a <NVIC_EncodePriority+0x32>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e60:	f04f 31ff 	mov.w	r1, #4294967295
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6a:	43d9      	mvns	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	4313      	orrs	r3, r2
         );
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3724      	adds	r7, #36	; 0x24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e90:	d301      	bcc.n	8001e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00f      	b.n	8001eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e96:	4a0a      	ldr	r2, [pc, #40]	; (8001ec0 <SysTick_Config+0x40>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e9e:	210f      	movs	r1, #15
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f7ff ff8e 	bl	8001dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <SysTick_Config+0x40>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eae:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <SysTick_Config+0x40>)
 8001eb0:	2207      	movs	r2, #7
 8001eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	e000e010 	.word	0xe000e010

08001ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff ff29 	bl	8001d24 <__NVIC_SetPriorityGrouping>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
 8001ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eec:	f7ff ff3e 	bl	8001d6c <__NVIC_GetPriorityGrouping>
 8001ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7ff ff8e 	bl	8001e18 <NVIC_EncodePriority>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff5d 	bl	8001dc4 <__NVIC_SetPriority>
}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff31 	bl	8001d88 <__NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7ff ffa2 	bl	8001e80 <SysTick_Config>
 8001f3c:	4603      	mov	r3, r0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d004      	beq.n	8001f64 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2280      	movs	r2, #128	; 0x80
 8001f5e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e00c      	b.n	8001f7e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2205      	movs	r2, #5
 8001f68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0201 	bic.w	r2, r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
	...

08001f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b089      	sub	sp, #36	; 0x24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
 8001fa6:	e177      	b.n	8002298 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fa8:	2201      	movs	r2, #1
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	f040 8166 	bne.w	8002292 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d00b      	beq.n	8001fe6 <HAL_GPIO_Init+0x5a>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d007      	beq.n	8001fe6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fda:	2b11      	cmp	r3, #17
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b12      	cmp	r3, #18
 8001fe4:	d130      	bne.n	8002048 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	2203      	movs	r2, #3
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800201c:	2201      	movs	r2, #1
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	69ba      	ldr	r2, [r7, #24]
 8002028:	4013      	ands	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	091b      	lsrs	r3, r3, #4
 8002032:	f003 0201 	and.w	r2, r3, #1
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4313      	orrs	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	2203      	movs	r2, #3
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4313      	orrs	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	2b02      	cmp	r3, #2
 800207e:	d003      	beq.n	8002088 <HAL_GPIO_Init+0xfc>
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	2b12      	cmp	r3, #18
 8002086:	d123      	bne.n	80020d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	08da      	lsrs	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3208      	adds	r2, #8
 8002090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f003 0307 	and.w	r3, r3, #7
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	220f      	movs	r2, #15
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	4013      	ands	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	08da      	lsrs	r2, r3, #3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3208      	adds	r2, #8
 80020ca:	69b9      	ldr	r1, [r7, #24]
 80020cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	2203      	movs	r2, #3
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 0203 	and.w	r2, r3, #3
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 80c0 	beq.w	8002292 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	4b66      	ldr	r3, [pc, #408]	; (80022b0 <HAL_GPIO_Init+0x324>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211a:	4a65      	ldr	r2, [pc, #404]	; (80022b0 <HAL_GPIO_Init+0x324>)
 800211c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002120:	6453      	str	r3, [r2, #68]	; 0x44
 8002122:	4b63      	ldr	r3, [pc, #396]	; (80022b0 <HAL_GPIO_Init+0x324>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800212e:	4a61      	ldr	r2, [pc, #388]	; (80022b4 <HAL_GPIO_Init+0x328>)
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	089b      	lsrs	r3, r3, #2
 8002134:	3302      	adds	r3, #2
 8002136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	220f      	movs	r2, #15
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a58      	ldr	r2, [pc, #352]	; (80022b8 <HAL_GPIO_Init+0x32c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d037      	beq.n	80021ca <HAL_GPIO_Init+0x23e>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a57      	ldr	r2, [pc, #348]	; (80022bc <HAL_GPIO_Init+0x330>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d031      	beq.n	80021c6 <HAL_GPIO_Init+0x23a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a56      	ldr	r2, [pc, #344]	; (80022c0 <HAL_GPIO_Init+0x334>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d02b      	beq.n	80021c2 <HAL_GPIO_Init+0x236>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a55      	ldr	r2, [pc, #340]	; (80022c4 <HAL_GPIO_Init+0x338>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d025      	beq.n	80021be <HAL_GPIO_Init+0x232>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a54      	ldr	r2, [pc, #336]	; (80022c8 <HAL_GPIO_Init+0x33c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d01f      	beq.n	80021ba <HAL_GPIO_Init+0x22e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a53      	ldr	r2, [pc, #332]	; (80022cc <HAL_GPIO_Init+0x340>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d019      	beq.n	80021b6 <HAL_GPIO_Init+0x22a>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a52      	ldr	r2, [pc, #328]	; (80022d0 <HAL_GPIO_Init+0x344>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d013      	beq.n	80021b2 <HAL_GPIO_Init+0x226>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a51      	ldr	r2, [pc, #324]	; (80022d4 <HAL_GPIO_Init+0x348>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00d      	beq.n	80021ae <HAL_GPIO_Init+0x222>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a50      	ldr	r2, [pc, #320]	; (80022d8 <HAL_GPIO_Init+0x34c>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d007      	beq.n	80021aa <HAL_GPIO_Init+0x21e>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a4f      	ldr	r2, [pc, #316]	; (80022dc <HAL_GPIO_Init+0x350>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d101      	bne.n	80021a6 <HAL_GPIO_Init+0x21a>
 80021a2:	2309      	movs	r3, #9
 80021a4:	e012      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021a6:	230a      	movs	r3, #10
 80021a8:	e010      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021aa:	2308      	movs	r3, #8
 80021ac:	e00e      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021ae:	2307      	movs	r3, #7
 80021b0:	e00c      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021b2:	2306      	movs	r3, #6
 80021b4:	e00a      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021b6:	2305      	movs	r3, #5
 80021b8:	e008      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021ba:	2304      	movs	r3, #4
 80021bc:	e006      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021be:	2303      	movs	r3, #3
 80021c0:	e004      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e002      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021c6:	2301      	movs	r3, #1
 80021c8:	e000      	b.n	80021cc <HAL_GPIO_Init+0x240>
 80021ca:	2300      	movs	r3, #0
 80021cc:	69fa      	ldr	r2, [r7, #28]
 80021ce:	f002 0203 	and.w	r2, r2, #3
 80021d2:	0092      	lsls	r2, r2, #2
 80021d4:	4093      	lsls	r3, r2
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4313      	orrs	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021dc:	4935      	ldr	r1, [pc, #212]	; (80022b4 <HAL_GPIO_Init+0x328>)
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	089b      	lsrs	r3, r3, #2
 80021e2:	3302      	adds	r3, #2
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021ea:	4b3d      	ldr	r3, [pc, #244]	; (80022e0 <HAL_GPIO_Init+0x354>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800220e:	4a34      	ldr	r2, [pc, #208]	; (80022e0 <HAL_GPIO_Init+0x354>)
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002214:	4b32      	ldr	r3, [pc, #200]	; (80022e0 <HAL_GPIO_Init+0x354>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002238:	4a29      	ldr	r2, [pc, #164]	; (80022e0 <HAL_GPIO_Init+0x354>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800223e:	4b28      	ldr	r3, [pc, #160]	; (80022e0 <HAL_GPIO_Init+0x354>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	43db      	mvns	r3, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4013      	ands	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	4313      	orrs	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002262:	4a1f      	ldr	r2, [pc, #124]	; (80022e0 <HAL_GPIO_Init+0x354>)
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002268:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <HAL_GPIO_Init+0x354>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	43db      	mvns	r3, r3
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	4013      	ands	r3, r2
 8002276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800228c:	4a14      	ldr	r2, [pc, #80]	; (80022e0 <HAL_GPIO_Init+0x354>)
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	3301      	adds	r3, #1
 8002296:	61fb      	str	r3, [r7, #28]
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	2b0f      	cmp	r3, #15
 800229c:	f67f ae84 	bls.w	8001fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022a0:	bf00      	nop
 80022a2:	bf00      	nop
 80022a4:	3724      	adds	r7, #36	; 0x24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
 80022b4:	40013800 	.word	0x40013800
 80022b8:	40020000 	.word	0x40020000
 80022bc:	40020400 	.word	0x40020400
 80022c0:	40020800 	.word	0x40020800
 80022c4:	40020c00 	.word	0x40020c00
 80022c8:	40021000 	.word	0x40021000
 80022cc:	40021400 	.word	0x40021400
 80022d0:	40021800 	.word	0x40021800
 80022d4:	40021c00 	.word	0x40021c00
 80022d8:	40022000 	.word	0x40022000
 80022dc:	40022400 	.word	0x40022400
 80022e0:	40013c00 	.word	0x40013c00

080022e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	460b      	mov	r3, r1
 80022ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691a      	ldr	r2, [r3, #16]
 80022f4:	887b      	ldrh	r3, [r7, #2]
 80022f6:	4013      	ands	r3, r2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d002      	beq.n	8002302 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
 8002300:	e001      	b.n	8002306 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002302:	2300      	movs	r3, #0
 8002304:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002306:	7bfb      	ldrb	r3, [r7, #15]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	807b      	strh	r3, [r7, #2]
 8002320:	4613      	mov	r3, r2
 8002322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002324:	787b      	ldrb	r3, [r7, #1]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800232a:	887a      	ldrh	r2, [r7, #2]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002330:	e003      	b.n	800233a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002332:	887b      	ldrh	r3, [r7, #2]
 8002334:	041a      	lsls	r2, r3, #16
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	619a      	str	r2, [r3, #24]
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
	...

08002348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e12b      	b.n	80025b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d106      	bne.n	8002374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	f7ff fa84 	bl	800187c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2224      	movs	r2, #36	; 0x24
 8002378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 0201 	bic.w	r2, r2, #1
 800238a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800239a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023ac:	f001 fc78 	bl	8003ca0 <HAL_RCC_GetPCLK1Freq>
 80023b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4a81      	ldr	r2, [pc, #516]	; (80025bc <HAL_I2C_Init+0x274>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d807      	bhi.n	80023cc <HAL_I2C_Init+0x84>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4a80      	ldr	r2, [pc, #512]	; (80025c0 <HAL_I2C_Init+0x278>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	bf94      	ite	ls
 80023c4:	2301      	movls	r3, #1
 80023c6:	2300      	movhi	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	e006      	b.n	80023da <HAL_I2C_Init+0x92>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4a7d      	ldr	r2, [pc, #500]	; (80025c4 <HAL_I2C_Init+0x27c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	bf94      	ite	ls
 80023d4:	2301      	movls	r3, #1
 80023d6:	2300      	movhi	r3, #0
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e0e7      	b.n	80025b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	4a78      	ldr	r2, [pc, #480]	; (80025c8 <HAL_I2C_Init+0x280>)
 80023e6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ea:	0c9b      	lsrs	r3, r3, #18
 80023ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68ba      	ldr	r2, [r7, #8]
 80023fe:	430a      	orrs	r2, r1
 8002400:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	4a6a      	ldr	r2, [pc, #424]	; (80025bc <HAL_I2C_Init+0x274>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d802      	bhi.n	800241c <HAL_I2C_Init+0xd4>
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	3301      	adds	r3, #1
 800241a:	e009      	b.n	8002430 <HAL_I2C_Init+0xe8>
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002422:	fb02 f303 	mul.w	r3, r2, r3
 8002426:	4a69      	ldr	r2, [pc, #420]	; (80025cc <HAL_I2C_Init+0x284>)
 8002428:	fba2 2303 	umull	r2, r3, r2, r3
 800242c:	099b      	lsrs	r3, r3, #6
 800242e:	3301      	adds	r3, #1
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	430b      	orrs	r3, r1
 8002436:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002442:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	495c      	ldr	r1, [pc, #368]	; (80025bc <HAL_I2C_Init+0x274>)
 800244c:	428b      	cmp	r3, r1
 800244e:	d819      	bhi.n	8002484 <HAL_I2C_Init+0x13c>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1e59      	subs	r1, r3, #1
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	fbb1 f3f3 	udiv	r3, r1, r3
 800245e:	1c59      	adds	r1, r3, #1
 8002460:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002464:	400b      	ands	r3, r1
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00a      	beq.n	8002480 <HAL_I2C_Init+0x138>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1e59      	subs	r1, r3, #1
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	fbb1 f3f3 	udiv	r3, r1, r3
 8002478:	3301      	adds	r3, #1
 800247a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800247e:	e051      	b.n	8002524 <HAL_I2C_Init+0x1dc>
 8002480:	2304      	movs	r3, #4
 8002482:	e04f      	b.n	8002524 <HAL_I2C_Init+0x1dc>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d111      	bne.n	80024b0 <HAL_I2C_Init+0x168>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	1e58      	subs	r0, r3, #1
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6859      	ldr	r1, [r3, #4]
 8002494:	460b      	mov	r3, r1
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	440b      	add	r3, r1
 800249a:	fbb0 f3f3 	udiv	r3, r0, r3
 800249e:	3301      	adds	r3, #1
 80024a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	bf0c      	ite	eq
 80024a8:	2301      	moveq	r3, #1
 80024aa:	2300      	movne	r3, #0
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	e012      	b.n	80024d6 <HAL_I2C_Init+0x18e>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	1e58      	subs	r0, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6859      	ldr	r1, [r3, #4]
 80024b8:	460b      	mov	r3, r1
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	0099      	lsls	r1, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024c6:	3301      	adds	r3, #1
 80024c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	bf0c      	ite	eq
 80024d0:	2301      	moveq	r3, #1
 80024d2:	2300      	movne	r3, #0
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <HAL_I2C_Init+0x196>
 80024da:	2301      	movs	r3, #1
 80024dc:	e022      	b.n	8002524 <HAL_I2C_Init+0x1dc>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10e      	bne.n	8002504 <HAL_I2C_Init+0x1bc>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1e58      	subs	r0, r3, #1
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6859      	ldr	r1, [r3, #4]
 80024ee:	460b      	mov	r3, r1
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	440b      	add	r3, r1
 80024f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80024f8:	3301      	adds	r3, #1
 80024fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002502:	e00f      	b.n	8002524 <HAL_I2C_Init+0x1dc>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1e58      	subs	r0, r3, #1
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6859      	ldr	r1, [r3, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	440b      	add	r3, r1
 8002512:	0099      	lsls	r1, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	fbb0 f3f3 	udiv	r3, r0, r3
 800251a:	3301      	adds	r3, #1
 800251c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002520:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	6809      	ldr	r1, [r1, #0]
 8002528:	4313      	orrs	r3, r2
 800252a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69da      	ldr	r2, [r3, #28]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a1b      	ldr	r3, [r3, #32]
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	430a      	orrs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002552:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	6911      	ldr	r1, [r2, #16]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	68d2      	ldr	r2, [r2, #12]
 800255e:	4311      	orrs	r1, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	430b      	orrs	r3, r1
 8002566:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695a      	ldr	r2, [r3, #20]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2220      	movs	r2, #32
 800259e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	000186a0 	.word	0x000186a0
 80025c0:	001e847f 	.word	0x001e847f
 80025c4:	003d08ff 	.word	0x003d08ff
 80025c8:	431bde83 	.word	0x431bde83
 80025cc:	10624dd3 	.word	0x10624dd3

080025d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	4608      	mov	r0, r1
 80025da:	4611      	mov	r1, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	817b      	strh	r3, [r7, #10]
 80025e2:	460b      	mov	r3, r1
 80025e4:	813b      	strh	r3, [r7, #8]
 80025e6:	4613      	mov	r3, r2
 80025e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025ea:	f7ff fb6b 	bl	8001cc4 <HAL_GetTick>
 80025ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b20      	cmp	r3, #32
 80025fa:	f040 80d9 	bne.w	80027b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	2319      	movs	r3, #25
 8002604:	2201      	movs	r2, #1
 8002606:	496d      	ldr	r1, [pc, #436]	; (80027bc <HAL_I2C_Mem_Write+0x1ec>)
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 fc7b 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002614:	2302      	movs	r3, #2
 8002616:	e0cc      	b.n	80027b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800261e:	2b01      	cmp	r3, #1
 8002620:	d101      	bne.n	8002626 <HAL_I2C_Mem_Write+0x56>
 8002622:	2302      	movs	r3, #2
 8002624:	e0c5      	b.n	80027b2 <HAL_I2C_Mem_Write+0x1e2>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	2b01      	cmp	r3, #1
 800263a:	d007      	beq.n	800264c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f042 0201 	orr.w	r2, r2, #1
 800264a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800265a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2221      	movs	r2, #33	; 0x21
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2240      	movs	r2, #64	; 0x40
 8002668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2200      	movs	r2, #0
 8002670:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6a3a      	ldr	r2, [r7, #32]
 8002676:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800267c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002682:	b29a      	uxth	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a4d      	ldr	r2, [pc, #308]	; (80027c0 <HAL_I2C_Mem_Write+0x1f0>)
 800268c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800268e:	88f8      	ldrh	r0, [r7, #6]
 8002690:	893a      	ldrh	r2, [r7, #8]
 8002692:	8979      	ldrh	r1, [r7, #10]
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	9301      	str	r3, [sp, #4]
 8002698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	4603      	mov	r3, r0
 800269e:	68f8      	ldr	r0, [r7, #12]
 80026a0:	f000 fab6 	bl	8002c10 <I2C_RequestMemoryWrite>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d052      	beq.n	8002750 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e081      	b.n	80027b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f000 fcfc 	bl	80030b0 <I2C_WaitOnTXEFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00d      	beq.n	80026da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d107      	bne.n	80026d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e06b      	b.n	80027b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026de:	781a      	ldrb	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002700:	b29b      	uxth	r3, r3
 8002702:	3b01      	subs	r3, #1
 8002704:	b29a      	uxth	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	2b04      	cmp	r3, #4
 8002716:	d11b      	bne.n	8002750 <HAL_I2C_Mem_Write+0x180>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800271c:	2b00      	cmp	r3, #0
 800271e:	d017      	beq.n	8002750 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002724:	781a      	ldrb	r2, [r3, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002746:	b29b      	uxth	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	b29a      	uxth	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1aa      	bne.n	80026ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 fce8 	bl	8003132 <I2C_WaitOnBTFFlagUntilTimeout>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00d      	beq.n	8002784 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	2b04      	cmp	r3, #4
 800276e:	d107      	bne.n	8002780 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800277e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e016      	b.n	80027b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2220      	movs	r2, #32
 8002798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80027ac:	2300      	movs	r3, #0
 80027ae:	e000      	b.n	80027b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80027b0:	2302      	movs	r3, #2
  }
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	00100002 	.word	0x00100002
 80027c0:	ffff0000 	.word	0xffff0000

080027c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08c      	sub	sp, #48	; 0x30
 80027c8:	af02      	add	r7, sp, #8
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	4608      	mov	r0, r1
 80027ce:	4611      	mov	r1, r2
 80027d0:	461a      	mov	r2, r3
 80027d2:	4603      	mov	r3, r0
 80027d4:	817b      	strh	r3, [r7, #10]
 80027d6:	460b      	mov	r3, r1
 80027d8:	813b      	strh	r3, [r7, #8]
 80027da:	4613      	mov	r3, r2
 80027dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027de:	f7ff fa71 	bl	8001cc4 <HAL_GetTick>
 80027e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b20      	cmp	r3, #32
 80027ee:	f040 8208 	bne.w	8002c02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	2319      	movs	r3, #25
 80027f8:	2201      	movs	r2, #1
 80027fa:	497b      	ldr	r1, [pc, #492]	; (80029e8 <HAL_I2C_Mem_Read+0x224>)
 80027fc:	68f8      	ldr	r0, [r7, #12]
 80027fe:	f000 fb81 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002808:	2302      	movs	r3, #2
 800280a:	e1fb      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002812:	2b01      	cmp	r3, #1
 8002814:	d101      	bne.n	800281a <HAL_I2C_Mem_Read+0x56>
 8002816:	2302      	movs	r3, #2
 8002818:	e1f4      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b01      	cmp	r3, #1
 800282e:	d007      	beq.n	8002840 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800284e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2222      	movs	r2, #34	; 0x22
 8002854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2240      	movs	r2, #64	; 0x40
 800285c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800286a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002870:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4a5b      	ldr	r2, [pc, #364]	; (80029ec <HAL_I2C_Mem_Read+0x228>)
 8002880:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002882:	88f8      	ldrh	r0, [r7, #6]
 8002884:	893a      	ldrh	r2, [r7, #8]
 8002886:	8979      	ldrh	r1, [r7, #10]
 8002888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288a:	9301      	str	r3, [sp, #4]
 800288c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	4603      	mov	r3, r0
 8002892:	68f8      	ldr	r0, [r7, #12]
 8002894:	f000 fa50 	bl	8002d38 <I2C_RequestMemoryRead>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e1b0      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d113      	bne.n	80028d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028aa:	2300      	movs	r3, #0
 80028ac:	623b      	str	r3, [r7, #32]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	623b      	str	r3, [r7, #32]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	623b      	str	r3, [r7, #32]
 80028be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	e184      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d11b      	bne.n	8002912 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028ea:	2300      	movs	r3, #0
 80028ec:	61fb      	str	r3, [r7, #28]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	61fb      	str	r3, [r7, #28]
 80028fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	e164      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002916:	2b02      	cmp	r3, #2
 8002918:	d11b      	bne.n	8002952 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002928:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002938:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800293a:	2300      	movs	r3, #0
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	61bb      	str	r3, [r7, #24]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	61bb      	str	r3, [r7, #24]
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	e144      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	617b      	str	r3, [r7, #20]
 8002966:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002968:	e138      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296e:	2b03      	cmp	r3, #3
 8002970:	f200 80f1 	bhi.w	8002b56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002978:	2b01      	cmp	r3, #1
 800297a:	d123      	bne.n	80029c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800297c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800297e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 fc17 	bl	80031b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e139      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	691a      	ldr	r2, [r3, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29a      	uxth	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029c2:	e10b      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d14e      	bne.n	8002a6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d2:	2200      	movs	r2, #0
 80029d4:	4906      	ldr	r1, [pc, #24]	; (80029f0 <HAL_I2C_Mem_Read+0x22c>)
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 fa94 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d008      	beq.n	80029f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e10e      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
 80029e6:	bf00      	nop
 80029e8:	00100002 	.word	0x00100002
 80029ec:	ffff0000 	.word	0xffff0000
 80029f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	691a      	ldr	r2, [r3, #16]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	b2d2      	uxtb	r2, r2
 8002a10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a20:	3b01      	subs	r3, #1
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	1c5a      	adds	r2, r3, #1
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a68:	e0b8      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a70:	2200      	movs	r2, #0
 8002a72:	4966      	ldr	r1, [pc, #408]	; (8002c0c <HAL_I2C_Mem_Read+0x448>)
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 fa45 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0bf      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002acc:	2200      	movs	r2, #0
 8002ace:	494f      	ldr	r1, [pc, #316]	; (8002c0c <HAL_I2C_Mem_Read+0x448>)
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f000 fa17 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e091      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002aee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	691a      	ldr	r2, [r3, #16]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	b2d2      	uxtb	r2, r2
 8002afc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b02:	1c5a      	adds	r2, r3, #1
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	691a      	ldr	r2, [r3, #16]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	1c5a      	adds	r2, r3, #1
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	b29a      	uxth	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b54:	e042      	b.n	8002bdc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 fb2a 	bl	80031b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e04c      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	691a      	ldr	r2, [r3, #16]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	f003 0304 	and.w	r3, r3, #4
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	d118      	bne.n	8002bdc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bbc:	1c5a      	adds	r2, r3, #1
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f47f aec2 	bne.w	800296a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2220      	movs	r2, #32
 8002bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e000      	b.n	8002c04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002c02:	2302      	movs	r3, #2
  }
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3728      	adds	r7, #40	; 0x28
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	00010004 	.word	0x00010004

08002c10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af02      	add	r7, sp, #8
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	4608      	mov	r0, r1
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4603      	mov	r3, r0
 8002c20:	817b      	strh	r3, [r7, #10]
 8002c22:	460b      	mov	r3, r1
 8002c24:	813b      	strh	r3, [r7, #8]
 8002c26:	4613      	mov	r3, r2
 8002c28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	9300      	str	r3, [sp, #0]
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f95c 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00c      	beq.n	8002c6c <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e05f      	b.n	8002d2c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c6c:	897b      	ldrh	r3, [r7, #10]
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c7a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7e:	6a3a      	ldr	r2, [r7, #32]
 8002c80:	492c      	ldr	r1, [pc, #176]	; (8002d34 <I2C_RequestMemoryWrite+0x124>)
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f000 f995 	bl	8002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e04c      	b.n	8002d2c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002caa:	6a39      	ldr	r1, [r7, #32]
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 f9ff 	bl	80030b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00d      	beq.n	8002cd4 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbc:	2b04      	cmp	r3, #4
 8002cbe:	d107      	bne.n	8002cd0 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e02b      	b.n	8002d2c <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cd4:	88fb      	ldrh	r3, [r7, #6]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d105      	bne.n	8002ce6 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cda:	893b      	ldrh	r3, [r7, #8]
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	611a      	str	r2, [r3, #16]
 8002ce4:	e021      	b.n	8002d2a <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ce6:	893b      	ldrh	r3, [r7, #8]
 8002ce8:	0a1b      	lsrs	r3, r3, #8
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf6:	6a39      	ldr	r1, [r7, #32]
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 f9d9 	bl	80030b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00d      	beq.n	8002d20 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d107      	bne.n	8002d1c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e005      	b.n	8002d2c <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d20:	893b      	ldrh	r3, [r7, #8]
 8002d22:	b2da      	uxtb	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	00010002 	.word	0x00010002

08002d38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	4608      	mov	r0, r1
 8002d42:	4611      	mov	r1, r2
 8002d44:	461a      	mov	r2, r3
 8002d46:	4603      	mov	r3, r0
 8002d48:	817b      	strh	r3, [r7, #10]
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	813b      	strh	r3, [r7, #8]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	6a3b      	ldr	r3, [r7, #32]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f8c0 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00c      	beq.n	8002da4 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e0a9      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002da4:	897b      	ldrh	r3, [r7, #10]
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	461a      	mov	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002db2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db6:	6a3a      	ldr	r2, [r7, #32]
 8002db8:	4951      	ldr	r1, [pc, #324]	; (8002f00 <I2C_RequestMemoryRead+0x1c8>)
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 f8f9 	bl	8002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e096      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dca:	2300      	movs	r3, #0
 8002dcc:	617b      	str	r3, [r7, #20]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	617b      	str	r3, [r7, #20]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002de2:	6a39      	ldr	r1, [r7, #32]
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f000 f963 	bl	80030b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00d      	beq.n	8002e0c <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d107      	bne.n	8002e08 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e06:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e075      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e0c:	88fb      	ldrh	r3, [r7, #6]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d105      	bne.n	8002e1e <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e12:	893b      	ldrh	r3, [r7, #8]
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	611a      	str	r2, [r3, #16]
 8002e1c:	e021      	b.n	8002e62 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e1e:	893b      	ldrh	r3, [r7, #8]
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e2e:	6a39      	ldr	r1, [r7, #32]
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 f93d 	bl	80030b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00d      	beq.n	8002e58 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d107      	bne.n	8002e54 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e52:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e04f      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e58:	893b      	ldrh	r3, [r7, #8]
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e64:	6a39      	ldr	r1, [r7, #32]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f922 	bl	80030b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00d      	beq.n	8002e8e <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d107      	bne.n	8002e8a <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e88:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e034      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 f82a 	bl	8002f04 <I2C_WaitOnFlagUntilTimeout>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00c      	beq.n	8002ed0 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002eca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e013      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ed0:	897b      	ldrh	r3, [r7, #10]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee2:	6a3a      	ldr	r2, [r7, #32]
 8002ee4:	4906      	ldr	r1, [pc, #24]	; (8002f00 <I2C_RequestMemoryRead+0x1c8>)
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f000 f863 	bl	8002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	00010002 	.word	0x00010002

08002f04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	603b      	str	r3, [r7, #0]
 8002f10:	4613      	mov	r3, r2
 8002f12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f14:	e025      	b.n	8002f62 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1c:	d021      	beq.n	8002f62 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f1e:	f7fe fed1 	bl	8001cc4 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d302      	bcc.n	8002f34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d116      	bne.n	8002f62 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	f043 0220 	orr.w	r2, r3, #32
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e023      	b.n	8002faa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	0c1b      	lsrs	r3, r3, #16
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d10d      	bne.n	8002f88 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	43da      	mvns	r2, r3
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	4013      	ands	r3, r2
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	bf0c      	ite	eq
 8002f7e:	2301      	moveq	r3, #1
 8002f80:	2300      	movne	r3, #0
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	461a      	mov	r2, r3
 8002f86:	e00c      	b.n	8002fa2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	43da      	mvns	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4013      	ands	r3, r2
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	bf0c      	ite	eq
 8002f9a:	2301      	moveq	r3, #1
 8002f9c:	2300      	movne	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d0b6      	beq.n	8002f16 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b084      	sub	sp, #16
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
 8002fbe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fc0:	e051      	b.n	8003066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	695b      	ldr	r3, [r3, #20]
 8002fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fd0:	d123      	bne.n	800301a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fe0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003006:	f043 0204 	orr.w	r2, r3, #4
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e046      	b.n	80030a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003020:	d021      	beq.n	8003066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003022:	f7fe fe4f 	bl	8001cc4 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	429a      	cmp	r2, r3
 8003030:	d302      	bcc.n	8003038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d116      	bne.n	8003066 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2220      	movs	r2, #32
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f043 0220 	orr.w	r2, r3, #32
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e020      	b.n	80030a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	0c1b      	lsrs	r3, r3, #16
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b01      	cmp	r3, #1
 800306e:	d10c      	bne.n	800308a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	43da      	mvns	r2, r3
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	4013      	ands	r3, r2
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	bf14      	ite	ne
 8003082:	2301      	movne	r3, #1
 8003084:	2300      	moveq	r3, #0
 8003086:	b2db      	uxtb	r3, r3
 8003088:	e00b      	b.n	80030a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	43da      	mvns	r2, r3
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	4013      	ands	r3, r2
 8003096:	b29b      	uxth	r3, r3
 8003098:	2b00      	cmp	r3, #0
 800309a:	bf14      	ite	ne
 800309c:	2301      	movne	r3, #1
 800309e:	2300      	moveq	r3, #0
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d18d      	bne.n	8002fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80030a6:	2300      	movs	r3, #0
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030bc:	e02d      	b.n	800311a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 f8ce 	bl	8003260 <I2C_IsAcknowledgeFailed>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e02d      	b.n	800312a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d4:	d021      	beq.n	800311a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d6:	f7fe fdf5 	bl	8001cc4 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d302      	bcc.n	80030ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d116      	bne.n	800311a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2220      	movs	r2, #32
 80030f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f043 0220 	orr.w	r2, r3, #32
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e007      	b.n	800312a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d1ca      	bne.n	80030be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b084      	sub	sp, #16
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800313e:	e02d      	b.n	800319c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f000 f88d 	bl	8003260 <I2C_IsAcknowledgeFailed>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e02d      	b.n	80031ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003156:	d021      	beq.n	800319c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003158:	f7fe fdb4 	bl	8001cc4 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	429a      	cmp	r2, r3
 8003166:	d302      	bcc.n	800316e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d116      	bne.n	800319c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2220      	movs	r2, #32
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	f043 0220 	orr.w	r2, r3, #32
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e007      	b.n	80031ac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	f003 0304 	and.w	r3, r3, #4
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d1ca      	bne.n	8003140 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031c0:	e042      	b.n	8003248 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	f003 0310 	and.w	r3, r3, #16
 80031cc:	2b10      	cmp	r3, #16
 80031ce:	d119      	bne.n	8003204 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f06f 0210 	mvn.w	r2, #16
 80031d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2220      	movs	r2, #32
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e029      	b.n	8003258 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003204:	f7fe fd5e 	bl	8001cc4 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	429a      	cmp	r2, r3
 8003212:	d302      	bcc.n	800321a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d116      	bne.n	8003248 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2220      	movs	r2, #32
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	f043 0220 	orr.w	r2, r3, #32
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e007      	b.n	8003258 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003252:	2b40      	cmp	r3, #64	; 0x40
 8003254:	d1b5      	bne.n	80031c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003276:	d11b      	bne.n	80032b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003280:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	f043 0204 	orr.w	r2, r3, #4
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e000      	b.n	80032b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032be:	b480      	push	{r7}
 80032c0:	b083      	sub	sp, #12
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	2b20      	cmp	r3, #32
 80032d2:	d129      	bne.n	8003328 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2224      	movs	r2, #36	; 0x24
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0201 	bic.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0210 	bic.w	r2, r2, #16
 80032fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	430a      	orrs	r2, r1
 800330a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f042 0201 	orr.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2220      	movs	r2, #32
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003324:	2300      	movs	r3, #0
 8003326:	e000      	b.n	800332a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003328:	2302      	movs	r3, #2
  }
}
 800332a:	4618      	mov	r0, r3
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003336:	b480      	push	{r7}
 8003338:	b085      	sub	sp, #20
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b20      	cmp	r3, #32
 800334e:	d12a      	bne.n	80033a6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	; 0x24
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0201 	bic.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003370:	89fb      	ldrh	r3, [r7, #14]
 8003372:	f023 030f 	bic.w	r3, r3, #15
 8003376:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	b29a      	uxth	r2, r3
 800337c:	89fb      	ldrh	r3, [r7, #14]
 800337e:	4313      	orrs	r3, r2
 8003380:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	89fa      	ldrh	r2, [r7, #14]
 8003388:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f042 0201 	orr.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80033a2:	2300      	movs	r3, #0
 80033a4:	e000      	b.n	80033a8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80033a6:	2302      	movs	r3, #2
  }
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80033be:	2300      	movs	r3, #0
 80033c0:	603b      	str	r3, [r7, #0]
 80033c2:	4b20      	ldr	r3, [pc, #128]	; (8003444 <HAL_PWREx_EnableOverDrive+0x90>)
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	4a1f      	ldr	r2, [pc, #124]	; (8003444 <HAL_PWREx_EnableOverDrive+0x90>)
 80033c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033cc:	6413      	str	r3, [r2, #64]	; 0x40
 80033ce:	4b1d      	ldr	r3, [pc, #116]	; (8003444 <HAL_PWREx_EnableOverDrive+0x90>)
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d6:	603b      	str	r3, [r7, #0]
 80033d8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80033da:	4b1b      	ldr	r3, [pc, #108]	; (8003448 <HAL_PWREx_EnableOverDrive+0x94>)
 80033dc:	2201      	movs	r2, #1
 80033de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033e0:	f7fe fc70 	bl	8001cc4 <HAL_GetTick>
 80033e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80033e6:	e009      	b.n	80033fc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80033e8:	f7fe fc6c 	bl	8001cc4 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033f6:	d901      	bls.n	80033fc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e01f      	b.n	800343c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80033fc:	4b13      	ldr	r3, [pc, #76]	; (800344c <HAL_PWREx_EnableOverDrive+0x98>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003408:	d1ee      	bne.n	80033e8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800340a:	4b11      	ldr	r3, [pc, #68]	; (8003450 <HAL_PWREx_EnableOverDrive+0x9c>)
 800340c:	2201      	movs	r2, #1
 800340e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003410:	f7fe fc58 	bl	8001cc4 <HAL_GetTick>
 8003414:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003416:	e009      	b.n	800342c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003418:	f7fe fc54 	bl	8001cc4 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003426:	d901      	bls.n	800342c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e007      	b.n	800343c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800342c:	4b07      	ldr	r3, [pc, #28]	; (800344c <HAL_PWREx_EnableOverDrive+0x98>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003434:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003438:	d1ee      	bne.n	8003418 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40023800 	.word	0x40023800
 8003448:	420e0040 	.word	0x420e0040
 800344c:	40007000 	.word	0x40007000
 8003450:	420e0044 	.word	0x420e0044

08003454 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e25e      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d075      	beq.n	800355e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003472:	4b88      	ldr	r3, [pc, #544]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 030c 	and.w	r3, r3, #12
 800347a:	2b04      	cmp	r3, #4
 800347c:	d00c      	beq.n	8003498 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800347e:	4b85      	ldr	r3, [pc, #532]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003486:	2b08      	cmp	r3, #8
 8003488:	d112      	bne.n	80034b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800348a:	4b82      	ldr	r3, [pc, #520]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003492:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003496:	d10b      	bne.n	80034b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003498:	4b7e      	ldr	r3, [pc, #504]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d05b      	beq.n	800355c <HAL_RCC_OscConfig+0x108>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d157      	bne.n	800355c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e239      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034b8:	d106      	bne.n	80034c8 <HAL_RCC_OscConfig+0x74>
 80034ba:	4b76      	ldr	r3, [pc, #472]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a75      	ldr	r2, [pc, #468]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e01d      	b.n	8003504 <HAL_RCC_OscConfig+0xb0>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034d0:	d10c      	bne.n	80034ec <HAL_RCC_OscConfig+0x98>
 80034d2:	4b70      	ldr	r3, [pc, #448]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a6f      	ldr	r2, [pc, #444]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	4b6d      	ldr	r3, [pc, #436]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a6c      	ldr	r2, [pc, #432]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	e00b      	b.n	8003504 <HAL_RCC_OscConfig+0xb0>
 80034ec:	4b69      	ldr	r3, [pc, #420]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a68      	ldr	r2, [pc, #416]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034f6:	6013      	str	r3, [r2, #0]
 80034f8:	4b66      	ldr	r3, [pc, #408]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a65      	ldr	r2, [pc, #404]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80034fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d013      	beq.n	8003534 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800350c:	f7fe fbda 	bl	8001cc4 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003514:	f7fe fbd6 	bl	8001cc4 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b64      	cmp	r3, #100	; 0x64
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e1fe      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003526:	4b5b      	ldr	r3, [pc, #364]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f0      	beq.n	8003514 <HAL_RCC_OscConfig+0xc0>
 8003532:	e014      	b.n	800355e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7fe fbc6 	bl	8001cc4 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800353c:	f7fe fbc2 	bl	8001cc4 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b64      	cmp	r3, #100	; 0x64
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e1ea      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354e:	4b51      	ldr	r3, [pc, #324]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0xe8>
 800355a:	e000      	b.n	800355e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d063      	beq.n	8003632 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800356a:	4b4a      	ldr	r3, [pc, #296]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 030c 	and.w	r3, r3, #12
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00b      	beq.n	800358e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003576:	4b47      	ldr	r3, [pc, #284]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800357e:	2b08      	cmp	r3, #8
 8003580:	d11c      	bne.n	80035bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003582:	4b44      	ldr	r3, [pc, #272]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d116      	bne.n	80035bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358e:	4b41      	ldr	r3, [pc, #260]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d005      	beq.n	80035a6 <HAL_RCC_OscConfig+0x152>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d001      	beq.n	80035a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e1be      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a6:	4b3b      	ldr	r3, [pc, #236]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4937      	ldr	r1, [pc, #220]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ba:	e03a      	b.n	8003632 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d020      	beq.n	8003606 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035c4:	4b34      	ldr	r3, [pc, #208]	; (8003698 <HAL_RCC_OscConfig+0x244>)
 80035c6:	2201      	movs	r2, #1
 80035c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ca:	f7fe fb7b 	bl	8001cc4 <HAL_GetTick>
 80035ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d0:	e008      	b.n	80035e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035d2:	f7fe fb77 	bl	8001cc4 <HAL_GetTick>
 80035d6:	4602      	mov	r2, r0
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d901      	bls.n	80035e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e19f      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e4:	4b2b      	ldr	r3, [pc, #172]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d0f0      	beq.n	80035d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f0:	4b28      	ldr	r3, [pc, #160]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4925      	ldr	r1, [pc, #148]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003600:	4313      	orrs	r3, r2
 8003602:	600b      	str	r3, [r1, #0]
 8003604:	e015      	b.n	8003632 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003606:	4b24      	ldr	r3, [pc, #144]	; (8003698 <HAL_RCC_OscConfig+0x244>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360c:	f7fe fb5a 	bl	8001cc4 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003614:	f7fe fb56 	bl	8001cc4 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e17e      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003626:	4b1b      	ldr	r3, [pc, #108]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0308 	and.w	r3, r3, #8
 800363a:	2b00      	cmp	r3, #0
 800363c:	d036      	beq.n	80036ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d016      	beq.n	8003674 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003646:	4b15      	ldr	r3, [pc, #84]	; (800369c <HAL_RCC_OscConfig+0x248>)
 8003648:	2201      	movs	r2, #1
 800364a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800364c:	f7fe fb3a 	bl	8001cc4 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003654:	f7fe fb36 	bl	8001cc4 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e15e      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003666:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <HAL_RCC_OscConfig+0x240>)
 8003668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0x200>
 8003672:	e01b      	b.n	80036ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003674:	4b09      	ldr	r3, [pc, #36]	; (800369c <HAL_RCC_OscConfig+0x248>)
 8003676:	2200      	movs	r2, #0
 8003678:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800367a:	f7fe fb23 	bl	8001cc4 <HAL_GetTick>
 800367e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003680:	e00e      	b.n	80036a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003682:	f7fe fb1f 	bl	8001cc4 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d907      	bls.n	80036a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e147      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
 8003694:	40023800 	.word	0x40023800
 8003698:	42470000 	.word	0x42470000
 800369c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a0:	4b88      	ldr	r3, [pc, #544]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80036a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1ea      	bne.n	8003682 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0304 	and.w	r3, r3, #4
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 8097 	beq.w	80037e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ba:	2300      	movs	r3, #0
 80036bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036be:	4b81      	ldr	r3, [pc, #516]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10f      	bne.n	80036ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	4b7d      	ldr	r3, [pc, #500]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80036d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d2:	4a7c      	ldr	r2, [pc, #496]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80036d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036d8:	6413      	str	r3, [r2, #64]	; 0x40
 80036da:	4b7a      	ldr	r3, [pc, #488]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e2:	60bb      	str	r3, [r7, #8]
 80036e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036e6:	2301      	movs	r3, #1
 80036e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ea:	4b77      	ldr	r3, [pc, #476]	; (80038c8 <HAL_RCC_OscConfig+0x474>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d118      	bne.n	8003728 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036f6:	4b74      	ldr	r3, [pc, #464]	; (80038c8 <HAL_RCC_OscConfig+0x474>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a73      	ldr	r2, [pc, #460]	; (80038c8 <HAL_RCC_OscConfig+0x474>)
 80036fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003702:	f7fe fadf 	bl	8001cc4 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800370a:	f7fe fadb 	bl	8001cc4 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e103      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371c:	4b6a      	ldr	r3, [pc, #424]	; (80038c8 <HAL_RCC_OscConfig+0x474>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0f0      	beq.n	800370a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d106      	bne.n	800373e <HAL_RCC_OscConfig+0x2ea>
 8003730:	4b64      	ldr	r3, [pc, #400]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003734:	4a63      	ldr	r2, [pc, #396]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003736:	f043 0301 	orr.w	r3, r3, #1
 800373a:	6713      	str	r3, [r2, #112]	; 0x70
 800373c:	e01c      	b.n	8003778 <HAL_RCC_OscConfig+0x324>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	2b05      	cmp	r3, #5
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x30c>
 8003746:	4b5f      	ldr	r3, [pc, #380]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800374a:	4a5e      	ldr	r2, [pc, #376]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 800374c:	f043 0304 	orr.w	r3, r3, #4
 8003750:	6713      	str	r3, [r2, #112]	; 0x70
 8003752:	4b5c      	ldr	r3, [pc, #368]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003756:	4a5b      	ldr	r2, [pc, #364]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003758:	f043 0301 	orr.w	r3, r3, #1
 800375c:	6713      	str	r3, [r2, #112]	; 0x70
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0x324>
 8003760:	4b58      	ldr	r3, [pc, #352]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003764:	4a57      	ldr	r2, [pc, #348]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003766:	f023 0301 	bic.w	r3, r3, #1
 800376a:	6713      	str	r3, [r2, #112]	; 0x70
 800376c:	4b55      	ldr	r3, [pc, #340]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 800376e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003770:	4a54      	ldr	r2, [pc, #336]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003772:	f023 0304 	bic.w	r3, r3, #4
 8003776:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d015      	beq.n	80037ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003780:	f7fe faa0 	bl	8001cc4 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003786:	e00a      	b.n	800379e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003788:	f7fe fa9c 	bl	8001cc4 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	f241 3288 	movw	r2, #5000	; 0x1388
 8003796:	4293      	cmp	r3, r2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e0c2      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379e:	4b49      	ldr	r3, [pc, #292]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80037a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d0ee      	beq.n	8003788 <HAL_RCC_OscConfig+0x334>
 80037aa:	e014      	b.n	80037d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ac:	f7fe fa8a 	bl	8001cc4 <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037b2:	e00a      	b.n	80037ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037b4:	f7fe fa86 	bl	8001cc4 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	f241 3288 	movw	r2, #5000	; 0x1388
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e0ac      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037ca:	4b3e      	ldr	r3, [pc, #248]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80037cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1ee      	bne.n	80037b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037d6:	7dfb      	ldrb	r3, [r7, #23]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d105      	bne.n	80037e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037dc:	4b39      	ldr	r3, [pc, #228]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	4a38      	ldr	r2, [pc, #224]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80037e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 8098 	beq.w	8003922 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037f2:	4b34      	ldr	r3, [pc, #208]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 030c 	and.w	r3, r3, #12
 80037fa:	2b08      	cmp	r3, #8
 80037fc:	d05c      	beq.n	80038b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d141      	bne.n	800388a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003806:	4b31      	ldr	r3, [pc, #196]	; (80038cc <HAL_RCC_OscConfig+0x478>)
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800380c:	f7fe fa5a 	bl	8001cc4 <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003814:	f7fe fa56 	bl	8001cc4 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e07e      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003826:	4b27      	ldr	r3, [pc, #156]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1f0      	bne.n	8003814 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69da      	ldr	r2, [r3, #28]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	431a      	orrs	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	019b      	lsls	r3, r3, #6
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003848:	085b      	lsrs	r3, r3, #1
 800384a:	3b01      	subs	r3, #1
 800384c:	041b      	lsls	r3, r3, #16
 800384e:	431a      	orrs	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003854:	061b      	lsls	r3, r3, #24
 8003856:	491b      	ldr	r1, [pc, #108]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 8003858:	4313      	orrs	r3, r2
 800385a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800385c:	4b1b      	ldr	r3, [pc, #108]	; (80038cc <HAL_RCC_OscConfig+0x478>)
 800385e:	2201      	movs	r2, #1
 8003860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003862:	f7fe fa2f 	bl	8001cc4 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800386a:	f7fe fa2b 	bl	8001cc4 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e053      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800387c:	4b11      	ldr	r3, [pc, #68]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x416>
 8003888:	e04b      	b.n	8003922 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800388a:	4b10      	ldr	r3, [pc, #64]	; (80038cc <HAL_RCC_OscConfig+0x478>)
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fe fa18 	bl	8001cc4 <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003898:	f7fe fa14 	bl	8001cc4 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e03c      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038aa:	4b06      	ldr	r3, [pc, #24]	; (80038c4 <HAL_RCC_OscConfig+0x470>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x444>
 80038b6:	e034      	b.n	8003922 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d107      	bne.n	80038d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e02f      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
 80038c4:	40023800 	.word	0x40023800
 80038c8:	40007000 	.word	0x40007000
 80038cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038d0:	4b16      	ldr	r3, [pc, #88]	; (800392c <HAL_RCC_OscConfig+0x4d8>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d11c      	bne.n	800391e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d115      	bne.n	800391e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038f8:	4013      	ands	r3, r2
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80038fe:	4293      	cmp	r3, r2
 8003900:	d10d      	bne.n	800391e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800390c:	429a      	cmp	r2, r3
 800390e:	d106      	bne.n	800391e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800391a:	429a      	cmp	r2, r3
 800391c:	d001      	beq.n	8003922 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40023800 	.word	0x40023800

08003930 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0cc      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003944:	4b68      	ldr	r3, [pc, #416]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 030f 	and.w	r3, r3, #15
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d90c      	bls.n	800396c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003952:	4b65      	ldr	r3, [pc, #404]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b63      	ldr	r3, [pc, #396]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e0b8      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d020      	beq.n	80039ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003984:	4b59      	ldr	r3, [pc, #356]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	4a58      	ldr	r2, [pc, #352]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 800398a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800398e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800399c:	4b53      	ldr	r3, [pc, #332]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	4a52      	ldr	r2, [pc, #328]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a8:	4b50      	ldr	r3, [pc, #320]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	494d      	ldr	r1, [pc, #308]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d044      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d107      	bne.n	80039de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ce:	4b47      	ldr	r3, [pc, #284]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d119      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e07f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d003      	beq.n	80039ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d107      	bne.n	80039fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ee:	4b3f      	ldr	r3, [pc, #252]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d109      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e06f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fe:	4b3b      	ldr	r3, [pc, #236]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e067      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a0e:	4b37      	ldr	r3, [pc, #220]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f023 0203 	bic.w	r2, r3, #3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	4934      	ldr	r1, [pc, #208]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a20:	f7fe f950 	bl	8001cc4 <HAL_GetTick>
 8003a24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a28:	f7fe f94c 	bl	8001cc4 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e04f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a3e:	4b2b      	ldr	r3, [pc, #172]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 020c 	and.w	r2, r3, #12
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d1eb      	bne.n	8003a28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a50:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 030f 	and.w	r3, r3, #15
 8003a58:	683a      	ldr	r2, [r7, #0]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d20c      	bcs.n	8003a78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a5e:	4b22      	ldr	r3, [pc, #136]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	b2d2      	uxtb	r2, r2
 8003a64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a66:	4b20      	ldr	r3, [pc, #128]	; (8003ae8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d001      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e032      	b.n	8003ade <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d008      	beq.n	8003a96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a84:	4b19      	ldr	r3, [pc, #100]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4916      	ldr	r1, [pc, #88]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d009      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aa2:	4b12      	ldr	r3, [pc, #72]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	490e      	ldr	r1, [pc, #56]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ab6:	f000 f821 	bl	8003afc <HAL_RCC_GetSysClockFreq>
 8003aba:	4602      	mov	r2, r0
 8003abc:	4b0b      	ldr	r3, [pc, #44]	; (8003aec <HAL_RCC_ClockConfig+0x1bc>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	490a      	ldr	r1, [pc, #40]	; (8003af0 <HAL_RCC_ClockConfig+0x1c0>)
 8003ac8:	5ccb      	ldrb	r3, [r1, r3]
 8003aca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ace:	4a09      	ldr	r2, [pc, #36]	; (8003af4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ad2:	4b09      	ldr	r3, [pc, #36]	; (8003af8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe f8b0 	bl	8001c3c <HAL_InitTick>

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40023c00 	.word	0x40023c00
 8003aec:	40023800 	.word	0x40023800
 8003af0:	0800742c 	.word	0x0800742c
 8003af4:	20000048 	.word	0x20000048
 8003af8:	2000004c 	.word	0x2000004c

08003afc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b00:	b090      	sub	sp, #64	; 0x40
 8003b02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b04:	2300      	movs	r3, #0
 8003b06:	637b      	str	r3, [r7, #52]	; 0x34
 8003b08:	2300      	movs	r3, #0
 8003b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b14:	4b59      	ldr	r3, [pc, #356]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 030c 	and.w	r3, r3, #12
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d00d      	beq.n	8003b3c <HAL_RCC_GetSysClockFreq+0x40>
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	f200 80a1 	bhi.w	8003c68 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_RCC_GetSysClockFreq+0x34>
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d003      	beq.n	8003b36 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b2e:	e09b      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b30:	4b53      	ldr	r3, [pc, #332]	; (8003c80 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b32:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003b34:	e09b      	b.n	8003c6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b36:	4b53      	ldr	r3, [pc, #332]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b38:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003b3a:	e098      	b.n	8003c6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b3c:	4b4f      	ldr	r3, [pc, #316]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b44:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b46:	4b4d      	ldr	r3, [pc, #308]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d028      	beq.n	8003ba4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b52:	4b4a      	ldr	r3, [pc, #296]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	099b      	lsrs	r3, r3, #6
 8003b58:	2200      	movs	r2, #0
 8003b5a:	623b      	str	r3, [r7, #32]
 8003b5c:	627a      	str	r2, [r7, #36]	; 0x24
 8003b5e:	6a3b      	ldr	r3, [r7, #32]
 8003b60:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b64:	2100      	movs	r1, #0
 8003b66:	4b47      	ldr	r3, [pc, #284]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b68:	fb03 f201 	mul.w	r2, r3, r1
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	fb00 f303 	mul.w	r3, r0, r3
 8003b72:	4413      	add	r3, r2
 8003b74:	4a43      	ldr	r2, [pc, #268]	; (8003c84 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b76:	fba0 1202 	umull	r1, r2, r0, r2
 8003b7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b7c:	460a      	mov	r2, r1
 8003b7e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b82:	4413      	add	r3, r2
 8003b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b88:	2200      	movs	r2, #0
 8003b8a:	61bb      	str	r3, [r7, #24]
 8003b8c:	61fa      	str	r2, [r7, #28]
 8003b8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b92:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b96:	f7fc fd3f 	bl	8000618 <__aeabi_uldivmod>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ba2:	e053      	b.n	8003c4c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ba4:	4b35      	ldr	r3, [pc, #212]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	099b      	lsrs	r3, r3, #6
 8003baa:	2200      	movs	r2, #0
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	617a      	str	r2, [r7, #20]
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003bb6:	f04f 0b00 	mov.w	fp, #0
 8003bba:	4652      	mov	r2, sl
 8003bbc:	465b      	mov	r3, fp
 8003bbe:	f04f 0000 	mov.w	r0, #0
 8003bc2:	f04f 0100 	mov.w	r1, #0
 8003bc6:	0159      	lsls	r1, r3, #5
 8003bc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bcc:	0150      	lsls	r0, r2, #5
 8003bce:	4602      	mov	r2, r0
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	ebb2 080a 	subs.w	r8, r2, sl
 8003bd6:	eb63 090b 	sbc.w	r9, r3, fp
 8003bda:	f04f 0200 	mov.w	r2, #0
 8003bde:	f04f 0300 	mov.w	r3, #0
 8003be2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003be6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003bea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003bee:	ebb2 0408 	subs.w	r4, r2, r8
 8003bf2:	eb63 0509 	sbc.w	r5, r3, r9
 8003bf6:	f04f 0200 	mov.w	r2, #0
 8003bfa:	f04f 0300 	mov.w	r3, #0
 8003bfe:	00eb      	lsls	r3, r5, #3
 8003c00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c04:	00e2      	lsls	r2, r4, #3
 8003c06:	4614      	mov	r4, r2
 8003c08:	461d      	mov	r5, r3
 8003c0a:	eb14 030a 	adds.w	r3, r4, sl
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	eb45 030b 	adc.w	r3, r5, fp
 8003c14:	607b      	str	r3, [r7, #4]
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c22:	4629      	mov	r1, r5
 8003c24:	028b      	lsls	r3, r1, #10
 8003c26:	4621      	mov	r1, r4
 8003c28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c2c:	4621      	mov	r1, r4
 8003c2e:	028a      	lsls	r2, r1, #10
 8003c30:	4610      	mov	r0, r2
 8003c32:	4619      	mov	r1, r3
 8003c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c36:	2200      	movs	r2, #0
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	60fa      	str	r2, [r7, #12]
 8003c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c40:	f7fc fcea 	bl	8000618 <__aeabi_uldivmod>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	4613      	mov	r3, r2
 8003c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <HAL_RCC_GetSysClockFreq+0x180>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	0c1b      	lsrs	r3, r3, #16
 8003c52:	f003 0303 	and.w	r3, r3, #3
 8003c56:	3301      	adds	r3, #1
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003c5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c64:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c66:	e002      	b.n	8003c6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c68:	4b05      	ldr	r3, [pc, #20]	; (8003c80 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c6a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003c6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3740      	adds	r7, #64	; 0x40
 8003c74:	46bd      	mov	sp, r7
 8003c76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	00f42400 	.word	0x00f42400
 8003c84:	017d7840 	.word	0x017d7840

08003c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20000048 	.word	0x20000048

08003ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ca4:	f7ff fff0 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	4b05      	ldr	r3, [pc, #20]	; (8003cc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	0a9b      	lsrs	r3, r3, #10
 8003cb0:	f003 0307 	and.w	r3, r3, #7
 8003cb4:	4903      	ldr	r1, [pc, #12]	; (8003cc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cb6:	5ccb      	ldrb	r3, [r1, r3]
 8003cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	40023800 	.word	0x40023800
 8003cc4:	0800743c 	.word	0x0800743c

08003cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ccc:	f7ff ffdc 	bl	8003c88 <HAL_RCC_GetHCLKFreq>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	0b5b      	lsrs	r3, r3, #13
 8003cd8:	f003 0307 	and.w	r3, r3, #7
 8003cdc:	4903      	ldr	r1, [pc, #12]	; (8003cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cde:	5ccb      	ldrb	r3, [r1, r3]
 8003ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40023800 	.word	0x40023800
 8003cec:	0800743c 	.word	0x0800743c

08003cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e01d      	b.n	8003d3e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fd fdf8 	bl	800190c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3304      	adds	r3, #4
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4610      	mov	r0, r2
 8003d30:	f000 fb5a 	bl	80043e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3708      	adds	r7, #8
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b085      	sub	sp, #20
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68da      	ldr	r2, [r3, #12]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f042 0201 	orr.w	r2, r2, #1
 8003d5c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2b06      	cmp	r3, #6
 8003d6e:	d007      	beq.n	8003d80 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0201 	orr.w	r2, r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e01d      	b.n	8003ddc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d106      	bne.n	8003dba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 f815 	bl	8003de4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	4619      	mov	r1, r3
 8003dcc:	4610      	mov	r0, r2
 8003dce:	f000 fb0b 	bl	80043e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2201      	movs	r2, #1
 8003e08:	6839      	ldr	r1, [r7, #0]
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 fdd6 	bl	80049bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a15      	ldr	r2, [pc, #84]	; (8003e6c <HAL_TIM_PWM_Start+0x74>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d004      	beq.n	8003e24 <HAL_TIM_PWM_Start+0x2c>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a14      	ldr	r2, [pc, #80]	; (8003e70 <HAL_TIM_PWM_Start+0x78>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d101      	bne.n	8003e28 <HAL_TIM_PWM_Start+0x30>
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <HAL_TIM_PWM_Start+0x32>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d007      	beq.n	8003e3e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b06      	cmp	r3, #6
 8003e4e:	d007      	beq.n	8003e60 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40010000 	.word	0x40010000
 8003e70:	40010400 	.word	0x40010400

08003e74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d122      	bne.n	8003ed0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f003 0302 	and.w	r3, r3, #2
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d11b      	bne.n	8003ed0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f06f 0202 	mvn.w	r2, #2
 8003ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d003      	beq.n	8003ebe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fa78 	bl	80043ac <HAL_TIM_IC_CaptureCallback>
 8003ebc:	e005      	b.n	8003eca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fa6a 	bl	8004398 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 fa7b 	bl	80043c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	691b      	ldr	r3, [r3, #16]
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d122      	bne.n	8003f24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d11b      	bne.n	8003f24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f06f 0204 	mvn.w	r2, #4
 8003ef4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d003      	beq.n	8003f12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fa4e 	bl	80043ac <HAL_TIM_IC_CaptureCallback>
 8003f10:	e005      	b.n	8003f1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 fa40 	bl	8004398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fa51 	bl	80043c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	2b08      	cmp	r3, #8
 8003f30:	d122      	bne.n	8003f78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d11b      	bne.n	8003f78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0208 	mvn.w	r2, #8
 8003f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2204      	movs	r2, #4
 8003f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fa24 	bl	80043ac <HAL_TIM_IC_CaptureCallback>
 8003f64:	e005      	b.n	8003f72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fa16 	bl	8004398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 fa27 	bl	80043c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	f003 0310 	and.w	r3, r3, #16
 8003f82:	2b10      	cmp	r3, #16
 8003f84:	d122      	bne.n	8003fcc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	2b10      	cmp	r3, #16
 8003f92:	d11b      	bne.n	8003fcc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f06f 0210 	mvn.w	r2, #16
 8003f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2208      	movs	r2, #8
 8003fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f9fa 	bl	80043ac <HAL_TIM_IC_CaptureCallback>
 8003fb8:	e005      	b.n	8003fc6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f9ec 	bl	8004398 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f9fd 	bl	80043c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d10e      	bne.n	8003ff8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d107      	bne.n	8003ff8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f06f 0201 	mvn.w	r2, #1
 8003ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fd f814 	bl	8001020 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004002:	2b80      	cmp	r3, #128	; 0x80
 8004004:	d10e      	bne.n	8004024 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004010:	2b80      	cmp	r3, #128	; 0x80
 8004012:	d107      	bne.n	8004024 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800401c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 fdca 	bl	8004bb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402e:	2b40      	cmp	r3, #64	; 0x40
 8004030:	d10e      	bne.n	8004050 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800403c:	2b40      	cmp	r3, #64	; 0x40
 800403e:	d107      	bne.n	8004050 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f9c2 	bl	80043d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f003 0320 	and.w	r3, r3, #32
 800405a:	2b20      	cmp	r3, #32
 800405c:	d10e      	bne.n	800407c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f003 0320 	and.w	r3, r3, #32
 8004068:	2b20      	cmp	r3, #32
 800406a:	d107      	bne.n	800407c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f06f 0220 	mvn.w	r2, #32
 8004074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fd94 	bl	8004ba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800407c:	bf00      	nop
 800407e:	3708      	adds	r7, #8
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800409a:	2302      	movs	r3, #2
 800409c:	e0b4      	b.n	8004208 <HAL_TIM_PWM_ConfigChannel+0x184>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b0c      	cmp	r3, #12
 80040b2:	f200 809f 	bhi.w	80041f4 <HAL_TIM_PWM_ConfigChannel+0x170>
 80040b6:	a201      	add	r2, pc, #4	; (adr r2, 80040bc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80040b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040bc:	080040f1 	.word	0x080040f1
 80040c0:	080041f5 	.word	0x080041f5
 80040c4:	080041f5 	.word	0x080041f5
 80040c8:	080041f5 	.word	0x080041f5
 80040cc:	08004131 	.word	0x08004131
 80040d0:	080041f5 	.word	0x080041f5
 80040d4:	080041f5 	.word	0x080041f5
 80040d8:	080041f5 	.word	0x080041f5
 80040dc:	08004173 	.word	0x08004173
 80040e0:	080041f5 	.word	0x080041f5
 80040e4:	080041f5 	.word	0x080041f5
 80040e8:	080041f5 	.word	0x080041f5
 80040ec:	080041b3 	.word	0x080041b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68b9      	ldr	r1, [r7, #8]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fa16 	bl	8004528 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699a      	ldr	r2, [r3, #24]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0208 	orr.w	r2, r2, #8
 800410a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699a      	ldr	r2, [r3, #24]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0204 	bic.w	r2, r2, #4
 800411a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6999      	ldr	r1, [r3, #24]
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	691a      	ldr	r2, [r3, #16]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	430a      	orrs	r2, r1
 800412c:	619a      	str	r2, [r3, #24]
      break;
 800412e:	e062      	b.n	80041f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68b9      	ldr	r1, [r7, #8]
 8004136:	4618      	mov	r0, r3
 8004138:	f000 fa66 	bl	8004608 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699a      	ldr	r2, [r3, #24]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800414a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800415a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6999      	ldr	r1, [r3, #24]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	021a      	lsls	r2, r3, #8
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	619a      	str	r2, [r3, #24]
      break;
 8004170:	e041      	b.n	80041f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68b9      	ldr	r1, [r7, #8]
 8004178:	4618      	mov	r0, r3
 800417a:	f000 fabb 	bl	80046f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	69da      	ldr	r2, [r3, #28]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f042 0208 	orr.w	r2, r2, #8
 800418c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69da      	ldr	r2, [r3, #28]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0204 	bic.w	r2, r2, #4
 800419c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69d9      	ldr	r1, [r3, #28]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	691a      	ldr	r2, [r3, #16]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	430a      	orrs	r2, r1
 80041ae:	61da      	str	r2, [r3, #28]
      break;
 80041b0:	e021      	b.n	80041f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68b9      	ldr	r1, [r7, #8]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fb0f 	bl	80047dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	69da      	ldr	r2, [r3, #28]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69da      	ldr	r2, [r3, #28]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	69d9      	ldr	r1, [r3, #28]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	021a      	lsls	r2, r3, #8
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	61da      	str	r2, [r3, #28]
      break;
 80041f2:	e000      	b.n	80041f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80041f4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004220:	2b01      	cmp	r3, #1
 8004222:	d101      	bne.n	8004228 <HAL_TIM_ConfigClockSource+0x18>
 8004224:	2302      	movs	r3, #2
 8004226:	e0b3      	b.n	8004390 <HAL_TIM_ConfigClockSource+0x180>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2202      	movs	r2, #2
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004246:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800424e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004260:	d03e      	beq.n	80042e0 <HAL_TIM_ConfigClockSource+0xd0>
 8004262:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004266:	f200 8087 	bhi.w	8004378 <HAL_TIM_ConfigClockSource+0x168>
 800426a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800426e:	f000 8085 	beq.w	800437c <HAL_TIM_ConfigClockSource+0x16c>
 8004272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004276:	d87f      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 8004278:	2b70      	cmp	r3, #112	; 0x70
 800427a:	d01a      	beq.n	80042b2 <HAL_TIM_ConfigClockSource+0xa2>
 800427c:	2b70      	cmp	r3, #112	; 0x70
 800427e:	d87b      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 8004280:	2b60      	cmp	r3, #96	; 0x60
 8004282:	d050      	beq.n	8004326 <HAL_TIM_ConfigClockSource+0x116>
 8004284:	2b60      	cmp	r3, #96	; 0x60
 8004286:	d877      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 8004288:	2b50      	cmp	r3, #80	; 0x50
 800428a:	d03c      	beq.n	8004306 <HAL_TIM_ConfigClockSource+0xf6>
 800428c:	2b50      	cmp	r3, #80	; 0x50
 800428e:	d873      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 8004290:	2b40      	cmp	r3, #64	; 0x40
 8004292:	d058      	beq.n	8004346 <HAL_TIM_ConfigClockSource+0x136>
 8004294:	2b40      	cmp	r3, #64	; 0x40
 8004296:	d86f      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 8004298:	2b30      	cmp	r3, #48	; 0x30
 800429a:	d064      	beq.n	8004366 <HAL_TIM_ConfigClockSource+0x156>
 800429c:	2b30      	cmp	r3, #48	; 0x30
 800429e:	d86b      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 80042a0:	2b20      	cmp	r3, #32
 80042a2:	d060      	beq.n	8004366 <HAL_TIM_ConfigClockSource+0x156>
 80042a4:	2b20      	cmp	r3, #32
 80042a6:	d867      	bhi.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d05c      	beq.n	8004366 <HAL_TIM_ConfigClockSource+0x156>
 80042ac:	2b10      	cmp	r3, #16
 80042ae:	d05a      	beq.n	8004366 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80042b0:	e062      	b.n	8004378 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	6899      	ldr	r1, [r3, #8]
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	f000 fb5b 	bl	800497c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	609a      	str	r2, [r3, #8]
      break;
 80042de:	e04e      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6818      	ldr	r0, [r3, #0]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	6899      	ldr	r1, [r3, #8]
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f000 fb44 	bl	800497c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004302:	609a      	str	r2, [r3, #8]
      break;
 8004304:	e03b      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6818      	ldr	r0, [r3, #0]
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	6859      	ldr	r1, [r3, #4]
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	461a      	mov	r2, r3
 8004314:	f000 fab8 	bl	8004888 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2150      	movs	r1, #80	; 0x50
 800431e:	4618      	mov	r0, r3
 8004320:	f000 fb11 	bl	8004946 <TIM_ITRx_SetConfig>
      break;
 8004324:	e02b      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6818      	ldr	r0, [r3, #0]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	6859      	ldr	r1, [r3, #4]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	461a      	mov	r2, r3
 8004334:	f000 fad7 	bl	80048e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2160      	movs	r1, #96	; 0x60
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fb01 	bl	8004946 <TIM_ITRx_SetConfig>
      break;
 8004344:	e01b      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6818      	ldr	r0, [r3, #0]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	6859      	ldr	r1, [r3, #4]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	461a      	mov	r2, r3
 8004354:	f000 fa98 	bl	8004888 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2140      	movs	r1, #64	; 0x40
 800435e:	4618      	mov	r0, r3
 8004360:	f000 faf1 	bl	8004946 <TIM_ITRx_SetConfig>
      break;
 8004364:	e00b      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4619      	mov	r1, r3
 8004370:	4610      	mov	r0, r2
 8004372:	f000 fae8 	bl	8004946 <TIM_ITRx_SetConfig>
      break;
 8004376:	e002      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004378:	bf00      	nop
 800437a:	e000      	b.n	800437e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800437c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b085      	sub	sp, #20
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a40      	ldr	r2, [pc, #256]	; (80044fc <TIM_Base_SetConfig+0x114>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d013      	beq.n	8004428 <TIM_Base_SetConfig+0x40>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004406:	d00f      	beq.n	8004428 <TIM_Base_SetConfig+0x40>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a3d      	ldr	r2, [pc, #244]	; (8004500 <TIM_Base_SetConfig+0x118>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d00b      	beq.n	8004428 <TIM_Base_SetConfig+0x40>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a3c      	ldr	r2, [pc, #240]	; (8004504 <TIM_Base_SetConfig+0x11c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d007      	beq.n	8004428 <TIM_Base_SetConfig+0x40>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a3b      	ldr	r2, [pc, #236]	; (8004508 <TIM_Base_SetConfig+0x120>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d003      	beq.n	8004428 <TIM_Base_SetConfig+0x40>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a3a      	ldr	r2, [pc, #232]	; (800450c <TIM_Base_SetConfig+0x124>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d108      	bne.n	800443a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800442e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a2f      	ldr	r2, [pc, #188]	; (80044fc <TIM_Base_SetConfig+0x114>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d02b      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004448:	d027      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a2c      	ldr	r2, [pc, #176]	; (8004500 <TIM_Base_SetConfig+0x118>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d023      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a2b      	ldr	r2, [pc, #172]	; (8004504 <TIM_Base_SetConfig+0x11c>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d01f      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a2a      	ldr	r2, [pc, #168]	; (8004508 <TIM_Base_SetConfig+0x120>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d01b      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a29      	ldr	r2, [pc, #164]	; (800450c <TIM_Base_SetConfig+0x124>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d017      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a28      	ldr	r2, [pc, #160]	; (8004510 <TIM_Base_SetConfig+0x128>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d013      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a27      	ldr	r2, [pc, #156]	; (8004514 <TIM_Base_SetConfig+0x12c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00f      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a26      	ldr	r2, [pc, #152]	; (8004518 <TIM_Base_SetConfig+0x130>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d00b      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a25      	ldr	r2, [pc, #148]	; (800451c <TIM_Base_SetConfig+0x134>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d007      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a24      	ldr	r2, [pc, #144]	; (8004520 <TIM_Base_SetConfig+0x138>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d003      	beq.n	800449a <TIM_Base_SetConfig+0xb2>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a23      	ldr	r2, [pc, #140]	; (8004524 <TIM_Base_SetConfig+0x13c>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d108      	bne.n	80044ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a0a      	ldr	r2, [pc, #40]	; (80044fc <TIM_Base_SetConfig+0x114>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d003      	beq.n	80044e0 <TIM_Base_SetConfig+0xf8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a0c      	ldr	r2, [pc, #48]	; (800450c <TIM_Base_SetConfig+0x124>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d103      	bne.n	80044e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	691a      	ldr	r2, [r3, #16]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	615a      	str	r2, [r3, #20]
}
 80044ee:	bf00      	nop
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40010000 	.word	0x40010000
 8004500:	40000400 	.word	0x40000400
 8004504:	40000800 	.word	0x40000800
 8004508:	40000c00 	.word	0x40000c00
 800450c:	40010400 	.word	0x40010400
 8004510:	40014000 	.word	0x40014000
 8004514:	40014400 	.word	0x40014400
 8004518:	40014800 	.word	0x40014800
 800451c:	40001800 	.word	0x40001800
 8004520:	40001c00 	.word	0x40001c00
 8004524:	40002000 	.word	0x40002000

08004528 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	f023 0201 	bic.w	r2, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f023 0303 	bic.w	r3, r3, #3
 800455e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	4313      	orrs	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	f023 0302 	bic.w	r3, r3, #2
 8004570:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	4313      	orrs	r3, r2
 800457a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a20      	ldr	r2, [pc, #128]	; (8004600 <TIM_OC1_SetConfig+0xd8>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d003      	beq.n	800458c <TIM_OC1_SetConfig+0x64>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a1f      	ldr	r2, [pc, #124]	; (8004604 <TIM_OC1_SetConfig+0xdc>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d10c      	bne.n	80045a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f023 0308 	bic.w	r3, r3, #8
 8004592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	4313      	orrs	r3, r2
 800459c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f023 0304 	bic.w	r3, r3, #4
 80045a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a15      	ldr	r2, [pc, #84]	; (8004600 <TIM_OC1_SetConfig+0xd8>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <TIM_OC1_SetConfig+0x8e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a14      	ldr	r2, [pc, #80]	; (8004604 <TIM_OC1_SetConfig+0xdc>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d111      	bne.n	80045da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80045c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	621a      	str	r2, [r3, #32]
}
 80045f4:	bf00      	nop
 80045f6:	371c      	adds	r7, #28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	40010000 	.word	0x40010000
 8004604:	40010400 	.word	0x40010400

08004608 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004608:	b480      	push	{r7}
 800460a:	b087      	sub	sp, #28
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	f023 0210 	bic.w	r2, r3, #16
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800463e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	021b      	lsls	r3, r3, #8
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	4313      	orrs	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	f023 0320 	bic.w	r3, r3, #32
 8004652:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4313      	orrs	r3, r2
 800465e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a22      	ldr	r2, [pc, #136]	; (80046ec <TIM_OC2_SetConfig+0xe4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d003      	beq.n	8004670 <TIM_OC2_SetConfig+0x68>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a21      	ldr	r2, [pc, #132]	; (80046f0 <TIM_OC2_SetConfig+0xe8>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d10d      	bne.n	800468c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	4313      	orrs	r3, r2
 8004682:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800468a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a17      	ldr	r2, [pc, #92]	; (80046ec <TIM_OC2_SetConfig+0xe4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d003      	beq.n	800469c <TIM_OC2_SetConfig+0x94>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a16      	ldr	r2, [pc, #88]	; (80046f0 <TIM_OC2_SetConfig+0xe8>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d113      	bne.n	80046c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	693a      	ldr	r2, [r7, #16]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	621a      	str	r2, [r3, #32]
}
 80046de:	bf00      	nop
 80046e0:	371c      	adds	r7, #28
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	40010000 	.word	0x40010000
 80046f0:	40010400 	.word	0x40010400

080046f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
 80046fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f023 0303 	bic.w	r3, r3, #3
 800472a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	4313      	orrs	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800473c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	021b      	lsls	r3, r3, #8
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a21      	ldr	r2, [pc, #132]	; (80047d4 <TIM_OC3_SetConfig+0xe0>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d003      	beq.n	800475a <TIM_OC3_SetConfig+0x66>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a20      	ldr	r2, [pc, #128]	; (80047d8 <TIM_OC3_SetConfig+0xe4>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d10d      	bne.n	8004776 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004760:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	021b      	lsls	r3, r3, #8
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	4313      	orrs	r3, r2
 800476c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004774:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a16      	ldr	r2, [pc, #88]	; (80047d4 <TIM_OC3_SetConfig+0xe0>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d003      	beq.n	8004786 <TIM_OC3_SetConfig+0x92>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a15      	ldr	r2, [pc, #84]	; (80047d8 <TIM_OC3_SetConfig+0xe4>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d113      	bne.n	80047ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800478c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004794:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	4313      	orrs	r3, r2
 80047a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	693a      	ldr	r2, [r7, #16]
 80047b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	621a      	str	r2, [r3, #32]
}
 80047c8:	bf00      	nop
 80047ca:	371c      	adds	r7, #28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	40010000 	.word	0x40010000
 80047d8:	40010400 	.word	0x40010400

080047dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800480a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004812:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	021b      	lsls	r3, r3, #8
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	4313      	orrs	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004826:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	031b      	lsls	r3, r3, #12
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	4313      	orrs	r3, r2
 8004832:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a12      	ldr	r2, [pc, #72]	; (8004880 <TIM_OC4_SetConfig+0xa4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <TIM_OC4_SetConfig+0x68>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a11      	ldr	r2, [pc, #68]	; (8004884 <TIM_OC4_SetConfig+0xa8>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d109      	bne.n	8004858 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800484a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	019b      	lsls	r3, r3, #6
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	621a      	str	r2, [r3, #32]
}
 8004872:	bf00      	nop
 8004874:	371c      	adds	r7, #28
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40010000 	.word	0x40010000
 8004884:	40010400 	.word	0x40010400

08004888 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004888:	b480      	push	{r7}
 800488a:	b087      	sub	sp, #28
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	f023 0201 	bic.w	r2, r3, #1
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	699b      	ldr	r3, [r3, #24]
 80048aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f023 030a 	bic.w	r3, r3, #10
 80048c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	621a      	str	r2, [r3, #32]
}
 80048da:	bf00      	nop
 80048dc:	371c      	adds	r7, #28
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr

080048e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b087      	sub	sp, #28
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	60f8      	str	r0, [r7, #12]
 80048ee:	60b9      	str	r1, [r7, #8]
 80048f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	f023 0210 	bic.w	r2, r3, #16
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a1b      	ldr	r3, [r3, #32]
 8004908:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004910:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	031b      	lsls	r3, r3, #12
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	4313      	orrs	r3, r2
 800491a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004922:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	4313      	orrs	r3, r2
 800492c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	697a      	ldr	r2, [r7, #20]
 8004932:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	621a      	str	r2, [r3, #32]
}
 800493a:	bf00      	nop
 800493c:	371c      	adds	r7, #28
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr

08004946 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004946:	b480      	push	{r7}
 8004948:	b085      	sub	sp, #20
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
 800494e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800495c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	4313      	orrs	r3, r2
 8004964:	f043 0307 	orr.w	r3, r3, #7
 8004968:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	609a      	str	r2, [r3, #8]
}
 8004970:	bf00      	nop
 8004972:	3714      	adds	r7, #20
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800497c:	b480      	push	{r7}
 800497e:	b087      	sub	sp, #28
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004996:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	021a      	lsls	r2, r3, #8
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	431a      	orrs	r2, r3
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	697a      	ldr	r2, [r7, #20]
 80049ae:	609a      	str	r2, [r3, #8]
}
 80049b0:	bf00      	nop
 80049b2:	371c      	adds	r7, #28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049bc:	b480      	push	{r7}
 80049be:	b087      	sub	sp, #28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	f003 031f 	and.w	r3, r3, #31
 80049ce:	2201      	movs	r2, #1
 80049d0:	fa02 f303 	lsl.w	r3, r2, r3
 80049d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6a1a      	ldr	r2, [r3, #32]
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	43db      	mvns	r3, r3
 80049de:	401a      	ands	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a1a      	ldr	r2, [r3, #32]
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	f003 031f 	and.w	r3, r3, #31
 80049ee:	6879      	ldr	r1, [r7, #4]
 80049f0:	fa01 f303 	lsl.w	r3, r1, r3
 80049f4:	431a      	orrs	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	621a      	str	r2, [r3, #32]
}
 80049fa:	bf00      	nop
 80049fc:	371c      	adds	r7, #28
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
	...

08004a08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e05a      	b.n	8004ad6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a21      	ldr	r2, [pc, #132]	; (8004ae4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d022      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a6c:	d01d      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a1d      	ldr	r2, [pc, #116]	; (8004ae8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d018      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a1b      	ldr	r2, [pc, #108]	; (8004aec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d013      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a1a      	ldr	r2, [pc, #104]	; (8004af0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d00e      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a18      	ldr	r2, [pc, #96]	; (8004af4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d009      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a17      	ldr	r2, [pc, #92]	; (8004af8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d004      	beq.n	8004aaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a15      	ldr	r2, [pc, #84]	; (8004afc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d10c      	bne.n	8004ac4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ab0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68ba      	ldr	r2, [r7, #8]
 8004ac2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40010000 	.word	0x40010000
 8004ae8:	40000400 	.word	0x40000400
 8004aec:	40000800 	.word	0x40000800
 8004af0:	40000c00 	.word	0x40000c00
 8004af4:	40010400 	.word	0x40010400
 8004af8:	40014000 	.word	0x40014000
 8004afc:	40001800 	.word	0x40001800

08004b00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d101      	bne.n	8004b1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004b18:	2302      	movs	r3, #2
 8004b1a:	e03d      	b.n	8004b98 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3714      	adds	r7, #20
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e03f      	b.n	8004c5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d106      	bne.n	8004bf8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fc ff02 	bl	80019fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2224      	movs	r2, #36	; 0x24
 8004bfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68da      	ldr	r2, [r3, #12]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 fb4b 	bl	80052ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	691a      	ldr	r2, [r3, #16]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695a      	ldr	r2, [r3, #20]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68da      	ldr	r2, [r3, #12]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b088      	sub	sp, #32
 8004c6a:	af02      	add	r7, sp, #8
 8004c6c:	60f8      	str	r0, [r7, #12]
 8004c6e:	60b9      	str	r1, [r7, #8]
 8004c70:	603b      	str	r3, [r7, #0]
 8004c72:	4613      	mov	r3, r2
 8004c74:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004c76:	2300      	movs	r3, #0
 8004c78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b20      	cmp	r3, #32
 8004c84:	f040 8083 	bne.w	8004d8e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d002      	beq.n	8004c94 <HAL_UART_Transmit+0x2e>
 8004c8e:	88fb      	ldrh	r3, [r7, #6]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d101      	bne.n	8004c98 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e07b      	b.n	8004d90 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d101      	bne.n	8004ca6 <HAL_UART_Transmit+0x40>
 8004ca2:	2302      	movs	r3, #2
 8004ca4:	e074      	b.n	8004d90 <HAL_UART_Transmit+0x12a>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2221      	movs	r2, #33	; 0x21
 8004cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004cbc:	f7fd f802 	bl	8001cc4 <HAL_GetTick>
 8004cc0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	88fa      	ldrh	r2, [r7, #6]
 8004cc6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	88fa      	ldrh	r2, [r7, #6]
 8004ccc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004cd6:	e042      	b.n	8004d5e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cee:	d122      	bne.n	8004d36 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	2180      	movs	r1, #128	; 0x80
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f000 f96a 	bl	8004fd4 <UART_WaitOnFlagUntilTimeout>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d001      	beq.n	8004d0a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e042      	b.n	8004d90 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	461a      	mov	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d1c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d103      	bne.n	8004d2e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	3302      	adds	r3, #2
 8004d2a:	60bb      	str	r3, [r7, #8]
 8004d2c:	e017      	b.n	8004d5e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	3301      	adds	r3, #1
 8004d32:	60bb      	str	r3, [r7, #8]
 8004d34:	e013      	b.n	8004d5e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2180      	movs	r1, #128	; 0x80
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 f947 	bl	8004fd4 <UART_WaitOnFlagUntilTimeout>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d001      	beq.n	8004d50 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e01f      	b.n	8004d90 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	60ba      	str	r2, [r7, #8]
 8004d56:	781a      	ldrb	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1b7      	bne.n	8004cd8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	2140      	movs	r1, #64	; 0x40
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f000 f92e 	bl	8004fd4 <UART_WaitOnFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e006      	b.n	8004d90 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2220      	movs	r2, #32
 8004d86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e000      	b.n	8004d90 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004d8e:	2302      	movs	r3, #2
  }
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3718      	adds	r7, #24
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004db8:	2300      	movs	r3, #0
 8004dba:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004dc0:	69fb      	ldr	r3, [r7, #28]
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10d      	bne.n	8004dea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	f003 0320 	and.w	r3, r3, #32
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d008      	beq.n	8004dea <HAL_UART_IRQHandler+0x52>
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	f003 0320 	and.w	r3, r3, #32
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f9e0 	bl	80051a8 <UART_Receive_IT>
      return;
 8004de8:	e0d0      	b.n	8004f8c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f000 80b0 	beq.w	8004f52 <HAL_UART_IRQHandler+0x1ba>
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f003 0301 	and.w	r3, r3, #1
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d105      	bne.n	8004e08 <HAL_UART_IRQHandler+0x70>
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 80a5 	beq.w	8004f52 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <HAL_UART_IRQHandler+0x90>
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e20:	f043 0201 	orr.w	r2, r3, #1
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	f003 0304 	and.w	r3, r3, #4
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00a      	beq.n	8004e48 <HAL_UART_IRQHandler+0xb0>
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e40:	f043 0202 	orr.w	r2, r3, #2
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <HAL_UART_IRQHandler+0xd0>
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e60:	f043 0204 	orr.w	r2, r3, #4
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00f      	beq.n	8004e92 <HAL_UART_IRQHandler+0xfa>
 8004e72:	69bb      	ldr	r3, [r7, #24]
 8004e74:	f003 0320 	and.w	r3, r3, #32
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d104      	bne.n	8004e86 <HAL_UART_IRQHandler+0xee>
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d005      	beq.n	8004e92 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e8a:	f043 0208 	orr.w	r2, r3, #8
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d077      	beq.n	8004f8a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e9a:	69fb      	ldr	r3, [r7, #28]
 8004e9c:	f003 0320 	and.w	r3, r3, #32
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d007      	beq.n	8004eb4 <HAL_UART_IRQHandler+0x11c>
 8004ea4:	69bb      	ldr	r3, [r7, #24]
 8004ea6:	f003 0320 	and.w	r3, r3, #32
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f97a 	bl	80051a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ebe:	2b40      	cmp	r3, #64	; 0x40
 8004ec0:	bf0c      	ite	eq
 8004ec2:	2301      	moveq	r3, #1
 8004ec4:	2300      	movne	r3, #0
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d102      	bne.n	8004edc <HAL_UART_IRQHandler+0x144>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d031      	beq.n	8004f40 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f8c3 	bl	8005068 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eec:	2b40      	cmp	r3, #64	; 0x40
 8004eee:	d123      	bne.n	8004f38 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695a      	ldr	r2, [r3, #20]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004efe:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d013      	beq.n	8004f30 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0c:	4a21      	ldr	r2, [pc, #132]	; (8004f94 <HAL_UART_IRQHandler+0x1fc>)
 8004f0e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fd f816 	bl	8001f46 <HAL_DMA_Abort_IT>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d016      	beq.n	8004f4e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f2e:	e00e      	b.n	8004f4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f000 f845 	bl	8004fc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f36:	e00a      	b.n	8004f4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f841 	bl	8004fc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f3e:	e006      	b.n	8004f4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 f83d 	bl	8004fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004f4c:	e01d      	b.n	8004f8a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f4e:	bf00      	nop
    return;
 8004f50:	e01b      	b.n	8004f8a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d008      	beq.n	8004f6e <HAL_UART_IRQHandler+0x1d6>
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 f8b0 	bl	80050cc <UART_Transmit_IT>
    return;
 8004f6c:	e00e      	b.n	8004f8c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d009      	beq.n	8004f8c <HAL_UART_IRQHandler+0x1f4>
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d004      	beq.n	8004f8c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f8f8 	bl	8005178 <UART_EndTransmit_IT>
    return;
 8004f88:	e000      	b.n	8004f8c <HAL_UART_IRQHandler+0x1f4>
    return;
 8004f8a:	bf00      	nop
  }
}
 8004f8c:	3720      	adds	r7, #32
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	080050a5 	.word	0x080050a5

08004f98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	603b      	str	r3, [r7, #0]
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fe4:	e02c      	b.n	8005040 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fec:	d028      	beq.n	8005040 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d007      	beq.n	8005004 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ff4:	f7fc fe66 	bl	8001cc4 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	429a      	cmp	r2, r3
 8005002:	d21d      	bcs.n	8005040 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68da      	ldr	r2, [r3, #12]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005012:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	695a      	ldr	r2, [r3, #20]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0201 	bic.w	r2, r2, #1
 8005022:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2220      	movs	r2, #32
 8005030:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e00f      	b.n	8005060 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	4013      	ands	r3, r2
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	429a      	cmp	r2, r3
 800504e:	bf0c      	ite	eq
 8005050:	2301      	moveq	r3, #1
 8005052:	2300      	movne	r3, #0
 8005054:	b2db      	uxtb	r3, r3
 8005056:	461a      	mov	r2, r3
 8005058:	79fb      	ldrb	r3, [r7, #7]
 800505a:	429a      	cmp	r2, r3
 800505c:	d0c3      	beq.n	8004fe6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3710      	adds	r7, #16
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68da      	ldr	r2, [r3, #12]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800507e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	695a      	ldr	r2, [r3, #20]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0201 	bic.w	r2, r2, #1
 800508e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f7ff ff7e 	bl	8004fc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050c4:	bf00      	nop
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	2b21      	cmp	r3, #33	; 0x21
 80050de:	d144      	bne.n	800516a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050e8:	d11a      	bne.n	8005120 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	881b      	ldrh	r3, [r3, #0]
 80050f4:	461a      	mov	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050fe:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d105      	bne.n	8005114 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	1c9a      	adds	r2, r3, #2
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	621a      	str	r2, [r3, #32]
 8005112:	e00e      	b.n	8005132 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a1b      	ldr	r3, [r3, #32]
 8005118:	1c5a      	adds	r2, r3, #1
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	621a      	str	r2, [r3, #32]
 800511e:	e008      	b.n	8005132 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	1c59      	adds	r1, r3, #1
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6211      	str	r1, [r2, #32]
 800512a:	781a      	ldrb	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29b      	uxth	r3, r3
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	4619      	mov	r1, r3
 8005140:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10f      	bne.n	8005166 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005154:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68da      	ldr	r2, [r3, #12]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005164:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	e000      	b.n	800516c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800516a:	2302      	movs	r3, #2
  }
}
 800516c:	4618      	mov	r0, r3
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800518e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2220      	movs	r2, #32
 8005194:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f7ff fefd 	bl	8004f98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b22      	cmp	r3, #34	; 0x22
 80051ba:	d171      	bne.n	80052a0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051c4:	d123      	bne.n	800520e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ca:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10e      	bne.n	80051f2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	b29b      	uxth	r3, r3
 80051dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ea:	1c9a      	adds	r2, r3, #2
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	629a      	str	r2, [r3, #40]	; 0x28
 80051f0:	e029      	b.n	8005246 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005206:	1c5a      	adds	r2, r3, #1
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	629a      	str	r2, [r3, #40]	; 0x28
 800520c:	e01b      	b.n	8005246 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d10a      	bne.n	800522c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	6858      	ldr	r0, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005220:	1c59      	adds	r1, r3, #1
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	6291      	str	r1, [r2, #40]	; 0x28
 8005226:	b2c2      	uxtb	r2, r0
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	e00c      	b.n	8005246 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	b2da      	uxtb	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005238:	1c58      	adds	r0, r3, #1
 800523a:	6879      	ldr	r1, [r7, #4]
 800523c:	6288      	str	r0, [r1, #40]	; 0x28
 800523e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29b      	uxth	r3, r3
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	4619      	mov	r1, r3
 8005254:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005256:	2b00      	cmp	r3, #0
 8005258:	d120      	bne.n	800529c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0220 	bic.w	r2, r2, #32
 8005268:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68da      	ldr	r2, [r3, #12]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005278:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695a      	ldr	r2, [r3, #20]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f022 0201 	bic.w	r2, r2, #1
 8005288:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff fe8a 	bl	8004fac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	e002      	b.n	80052a2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800529c:	2300      	movs	r3, #0
 800529e:	e000      	b.n	80052a2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80052a0:	2302      	movs	r3, #2
  }
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052b0:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80052c6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052ca:	68d9      	ldr	r1, [r3, #12]
 80052cc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	ea40 0301 	orr.w	r3, r0, r1
 80052d6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80052d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052dc:	689a      	ldr	r2, [r3, #8]
 80052de:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	431a      	orrs	r2, r3
 80052e6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	431a      	orrs	r2, r3
 80052ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 80052fa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005306:	f021 010c 	bic.w	r1, r1, #12
 800530a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8005314:	430b      	orrs	r3, r1
 8005316:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005318:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005324:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005328:	6999      	ldr	r1, [r3, #24]
 800532a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	ea40 0301 	orr.w	r3, r0, r1
 8005334:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005336:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800533a:	69db      	ldr	r3, [r3, #28]
 800533c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005340:	f040 824a 	bne.w	80057d8 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005344:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4b96      	ldr	r3, [pc, #600]	; (80055a4 <UART_SetConfig+0x2f8>)
 800534c:	429a      	cmp	r2, r3
 800534e:	d006      	beq.n	800535e <UART_SetConfig+0xb2>
 8005350:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	4b94      	ldr	r3, [pc, #592]	; (80055a8 <UART_SetConfig+0x2fc>)
 8005358:	429a      	cmp	r2, r3
 800535a:	f040 8129 	bne.w	80055b0 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800535e:	f7fe fcb3 	bl	8003cc8 <HAL_RCC_GetPCLK2Freq>
 8005362:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005366:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800536a:	2200      	movs	r2, #0
 800536c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8005370:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8005374:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8005378:	4622      	mov	r2, r4
 800537a:	462b      	mov	r3, r5
 800537c:	1891      	adds	r1, r2, r2
 800537e:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8005382:	415b      	adcs	r3, r3
 8005384:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005388:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800538c:	4621      	mov	r1, r4
 800538e:	1851      	adds	r1, r2, r1
 8005390:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8005394:	4629      	mov	r1, r5
 8005396:	414b      	adcs	r3, r1
 8005398:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	f04f 0300 	mov.w	r3, #0
 80053a4:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80053a8:	4649      	mov	r1, r9
 80053aa:	00cb      	lsls	r3, r1, #3
 80053ac:	4641      	mov	r1, r8
 80053ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053b2:	4641      	mov	r1, r8
 80053b4:	00ca      	lsls	r2, r1, #3
 80053b6:	4610      	mov	r0, r2
 80053b8:	4619      	mov	r1, r3
 80053ba:	4603      	mov	r3, r0
 80053bc:	4622      	mov	r2, r4
 80053be:	189b      	adds	r3, r3, r2
 80053c0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80053c4:	462b      	mov	r3, r5
 80053c6:	460a      	mov	r2, r1
 80053c8:	eb42 0303 	adc.w	r3, r2, r3
 80053cc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80053d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80053dc:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 80053e0:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 80053e4:	460b      	mov	r3, r1
 80053e6:	18db      	adds	r3, r3, r3
 80053e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80053ec:	4613      	mov	r3, r2
 80053ee:	eb42 0303 	adc.w	r3, r2, r3
 80053f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80053f6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80053fa:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 80053fe:	f7fb f90b 	bl	8000618 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4b69      	ldr	r3, [pc, #420]	; (80055ac <UART_SetConfig+0x300>)
 8005408:	fba3 2302 	umull	r2, r3, r3, r2
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	011c      	lsls	r4, r3, #4
 8005410:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005414:	2200      	movs	r2, #0
 8005416:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800541a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800541e:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8005422:	4642      	mov	r2, r8
 8005424:	464b      	mov	r3, r9
 8005426:	1891      	adds	r1, r2, r2
 8005428:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800542c:	415b      	adcs	r3, r3
 800542e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005432:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8005436:	4641      	mov	r1, r8
 8005438:	1851      	adds	r1, r2, r1
 800543a:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 800543e:	4649      	mov	r1, r9
 8005440:	414b      	adcs	r3, r1
 8005442:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005446:	f04f 0200 	mov.w	r2, #0
 800544a:	f04f 0300 	mov.w	r3, #0
 800544e:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8005452:	4659      	mov	r1, fp
 8005454:	00cb      	lsls	r3, r1, #3
 8005456:	4651      	mov	r1, sl
 8005458:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800545c:	4651      	mov	r1, sl
 800545e:	00ca      	lsls	r2, r1, #3
 8005460:	4610      	mov	r0, r2
 8005462:	4619      	mov	r1, r3
 8005464:	4603      	mov	r3, r0
 8005466:	4642      	mov	r2, r8
 8005468:	189b      	adds	r3, r3, r2
 800546a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800546e:	464b      	mov	r3, r9
 8005470:	460a      	mov	r2, r1
 8005472:	eb42 0303 	adc.w	r3, r2, r3
 8005476:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800547a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8005486:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 800548a:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 800548e:	460b      	mov	r3, r1
 8005490:	18db      	adds	r3, r3, r3
 8005492:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005496:	4613      	mov	r3, r2
 8005498:	eb42 0303 	adc.w	r3, r2, r3
 800549c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80054a0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80054a4:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 80054a8:	f7fb f8b6 	bl	8000618 <__aeabi_uldivmod>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4611      	mov	r1, r2
 80054b2:	4b3e      	ldr	r3, [pc, #248]	; (80055ac <UART_SetConfig+0x300>)
 80054b4:	fba3 2301 	umull	r2, r3, r3, r1
 80054b8:	095b      	lsrs	r3, r3, #5
 80054ba:	2264      	movs	r2, #100	; 0x64
 80054bc:	fb02 f303 	mul.w	r3, r2, r3
 80054c0:	1acb      	subs	r3, r1, r3
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80054c8:	4b38      	ldr	r3, [pc, #224]	; (80055ac <UART_SetConfig+0x300>)
 80054ca:	fba3 2302 	umull	r2, r3, r3, r2
 80054ce:	095b      	lsrs	r3, r3, #5
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80054d6:	441c      	add	r4, r3
 80054d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80054dc:	2200      	movs	r2, #0
 80054de:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80054e2:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 80054e6:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 80054ea:	4642      	mov	r2, r8
 80054ec:	464b      	mov	r3, r9
 80054ee:	1891      	adds	r1, r2, r2
 80054f0:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 80054f4:	415b      	adcs	r3, r3
 80054f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80054fa:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80054fe:	4641      	mov	r1, r8
 8005500:	1851      	adds	r1, r2, r1
 8005502:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8005506:	4649      	mov	r1, r9
 8005508:	414b      	adcs	r3, r1
 800550a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800550e:	f04f 0200 	mov.w	r2, #0
 8005512:	f04f 0300 	mov.w	r3, #0
 8005516:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 800551a:	4659      	mov	r1, fp
 800551c:	00cb      	lsls	r3, r1, #3
 800551e:	4651      	mov	r1, sl
 8005520:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005524:	4651      	mov	r1, sl
 8005526:	00ca      	lsls	r2, r1, #3
 8005528:	4610      	mov	r0, r2
 800552a:	4619      	mov	r1, r3
 800552c:	4603      	mov	r3, r0
 800552e:	4642      	mov	r2, r8
 8005530:	189b      	adds	r3, r3, r2
 8005532:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8005536:	464b      	mov	r3, r9
 8005538:	460a      	mov	r2, r1
 800553a:	eb42 0303 	adc.w	r3, r2, r3
 800553e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005542:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 800554e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8005552:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8005556:	460b      	mov	r3, r1
 8005558:	18db      	adds	r3, r3, r3
 800555a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800555e:	4613      	mov	r3, r2
 8005560:	eb42 0303 	adc.w	r3, r2, r3
 8005564:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005568:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800556c:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8005570:	f7fb f852 	bl	8000618 <__aeabi_uldivmod>
 8005574:	4602      	mov	r2, r0
 8005576:	460b      	mov	r3, r1
 8005578:	4b0c      	ldr	r3, [pc, #48]	; (80055ac <UART_SetConfig+0x300>)
 800557a:	fba3 1302 	umull	r1, r3, r3, r2
 800557e:	095b      	lsrs	r3, r3, #5
 8005580:	2164      	movs	r1, #100	; 0x64
 8005582:	fb01 f303 	mul.w	r3, r1, r3
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	00db      	lsls	r3, r3, #3
 800558a:	3332      	adds	r3, #50	; 0x32
 800558c:	4a07      	ldr	r2, [pc, #28]	; (80055ac <UART_SetConfig+0x300>)
 800558e:	fba2 2303 	umull	r2, r3, r2, r3
 8005592:	095b      	lsrs	r3, r3, #5
 8005594:	f003 0207 	and.w	r2, r3, #7
 8005598:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4422      	add	r2, r4
 80055a0:	609a      	str	r2, [r3, #8]
 80055a2:	e349      	b.n	8005c38 <UART_SetConfig+0x98c>
 80055a4:	40011000 	.word	0x40011000
 80055a8:	40011400 	.word	0x40011400
 80055ac:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055b0:	f7fe fb76 	bl	8003ca0 <HAL_RCC_GetPCLK1Freq>
 80055b4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80055bc:	2200      	movs	r2, #0
 80055be:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80055c2:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 80055c6:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 80055ca:	4622      	mov	r2, r4
 80055cc:	462b      	mov	r3, r5
 80055ce:	1891      	adds	r1, r2, r2
 80055d0:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80055d4:	415b      	adcs	r3, r3
 80055d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80055da:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80055de:	4621      	mov	r1, r4
 80055e0:	eb12 0a01 	adds.w	sl, r2, r1
 80055e4:	4629      	mov	r1, r5
 80055e6:	eb43 0b01 	adc.w	fp, r3, r1
 80055ea:	f04f 0200 	mov.w	r2, #0
 80055ee:	f04f 0300 	mov.w	r3, #0
 80055f2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055f6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055fe:	4692      	mov	sl, r2
 8005600:	469b      	mov	fp, r3
 8005602:	4623      	mov	r3, r4
 8005604:	eb1a 0303 	adds.w	r3, sl, r3
 8005608:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800560c:	462b      	mov	r3, r5
 800560e:	eb4b 0303 	adc.w	r3, fp, r3
 8005612:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005616:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8005622:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8005626:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 800562a:	460b      	mov	r3, r1
 800562c:	18db      	adds	r3, r3, r3
 800562e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005632:	4613      	mov	r3, r2
 8005634:	eb42 0303 	adc.w	r3, r2, r3
 8005638:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800563c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005640:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8005644:	f7fa ffe8 	bl	8000618 <__aeabi_uldivmod>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	4b61      	ldr	r3, [pc, #388]	; (80057d4 <UART_SetConfig+0x528>)
 800564e:	fba3 2302 	umull	r2, r3, r3, r2
 8005652:	095b      	lsrs	r3, r3, #5
 8005654:	011c      	lsls	r4, r3, #4
 8005656:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800565a:	2200      	movs	r2, #0
 800565c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8005660:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8005664:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8005668:	4642      	mov	r2, r8
 800566a:	464b      	mov	r3, r9
 800566c:	1891      	adds	r1, r2, r2
 800566e:	67b9      	str	r1, [r7, #120]	; 0x78
 8005670:	415b      	adcs	r3, r3
 8005672:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005674:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005678:	4641      	mov	r1, r8
 800567a:	1851      	adds	r1, r2, r1
 800567c:	6739      	str	r1, [r7, #112]	; 0x70
 800567e:	4649      	mov	r1, r9
 8005680:	414b      	adcs	r3, r1
 8005682:	677b      	str	r3, [r7, #116]	; 0x74
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8005690:	4659      	mov	r1, fp
 8005692:	00cb      	lsls	r3, r1, #3
 8005694:	4651      	mov	r1, sl
 8005696:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800569a:	4651      	mov	r1, sl
 800569c:	00ca      	lsls	r2, r1, #3
 800569e:	4610      	mov	r0, r2
 80056a0:	4619      	mov	r1, r3
 80056a2:	4603      	mov	r3, r0
 80056a4:	4642      	mov	r2, r8
 80056a6:	189b      	adds	r3, r3, r2
 80056a8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80056ac:	464b      	mov	r3, r9
 80056ae:	460a      	mov	r2, r1
 80056b0:	eb42 0303 	adc.w	r3, r2, r3
 80056b4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80056b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80056c4:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80056c8:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 80056cc:	460b      	mov	r3, r1
 80056ce:	18db      	adds	r3, r3, r3
 80056d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80056d2:	4613      	mov	r3, r2
 80056d4:	eb42 0303 	adc.w	r3, r2, r3
 80056d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80056da:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80056de:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80056e2:	f7fa ff99 	bl	8000618 <__aeabi_uldivmod>
 80056e6:	4602      	mov	r2, r0
 80056e8:	460b      	mov	r3, r1
 80056ea:	4611      	mov	r1, r2
 80056ec:	4b39      	ldr	r3, [pc, #228]	; (80057d4 <UART_SetConfig+0x528>)
 80056ee:	fba3 2301 	umull	r2, r3, r3, r1
 80056f2:	095b      	lsrs	r3, r3, #5
 80056f4:	2264      	movs	r2, #100	; 0x64
 80056f6:	fb02 f303 	mul.w	r3, r2, r3
 80056fa:	1acb      	subs	r3, r1, r3
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005702:	4b34      	ldr	r3, [pc, #208]	; (80057d4 <UART_SetConfig+0x528>)
 8005704:	fba3 2302 	umull	r2, r3, r3, r2
 8005708:	095b      	lsrs	r3, r3, #5
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005710:	441c      	add	r4, r3
 8005712:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005716:	2200      	movs	r2, #0
 8005718:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 800571c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8005720:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8005724:	4642      	mov	r2, r8
 8005726:	464b      	mov	r3, r9
 8005728:	1891      	adds	r1, r2, r2
 800572a:	6639      	str	r1, [r7, #96]	; 0x60
 800572c:	415b      	adcs	r3, r3
 800572e:	667b      	str	r3, [r7, #100]	; 0x64
 8005730:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005734:	4641      	mov	r1, r8
 8005736:	1851      	adds	r1, r2, r1
 8005738:	65b9      	str	r1, [r7, #88]	; 0x58
 800573a:	4649      	mov	r1, r9
 800573c:	414b      	adcs	r3, r1
 800573e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005740:	f04f 0200 	mov.w	r2, #0
 8005744:	f04f 0300 	mov.w	r3, #0
 8005748:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 800574c:	4659      	mov	r1, fp
 800574e:	00cb      	lsls	r3, r1, #3
 8005750:	4651      	mov	r1, sl
 8005752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005756:	4651      	mov	r1, sl
 8005758:	00ca      	lsls	r2, r1, #3
 800575a:	4610      	mov	r0, r2
 800575c:	4619      	mov	r1, r3
 800575e:	4603      	mov	r3, r0
 8005760:	4642      	mov	r2, r8
 8005762:	189b      	adds	r3, r3, r2
 8005764:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8005768:	464b      	mov	r3, r9
 800576a:	460a      	mov	r2, r1
 800576c:	eb42 0303 	adc.w	r3, r2, r3
 8005770:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8005774:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8005780:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8005784:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8005788:	460b      	mov	r3, r1
 800578a:	18db      	adds	r3, r3, r3
 800578c:	653b      	str	r3, [r7, #80]	; 0x50
 800578e:	4613      	mov	r3, r2
 8005790:	eb42 0303 	adc.w	r3, r2, r3
 8005794:	657b      	str	r3, [r7, #84]	; 0x54
 8005796:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800579a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800579e:	f7fa ff3b 	bl	8000618 <__aeabi_uldivmod>
 80057a2:	4602      	mov	r2, r0
 80057a4:	460b      	mov	r3, r1
 80057a6:	4b0b      	ldr	r3, [pc, #44]	; (80057d4 <UART_SetConfig+0x528>)
 80057a8:	fba3 1302 	umull	r1, r3, r3, r2
 80057ac:	095b      	lsrs	r3, r3, #5
 80057ae:	2164      	movs	r1, #100	; 0x64
 80057b0:	fb01 f303 	mul.w	r3, r1, r3
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	3332      	adds	r3, #50	; 0x32
 80057ba:	4a06      	ldr	r2, [pc, #24]	; (80057d4 <UART_SetConfig+0x528>)
 80057bc:	fba2 2303 	umull	r2, r3, r2, r3
 80057c0:	095b      	lsrs	r3, r3, #5
 80057c2:	f003 0207 	and.w	r2, r3, #7
 80057c6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4422      	add	r2, r4
 80057ce:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80057d0:	e232      	b.n	8005c38 <UART_SetConfig+0x98c>
 80057d2:	bf00      	nop
 80057d4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	4b8d      	ldr	r3, [pc, #564]	; (8005a14 <UART_SetConfig+0x768>)
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d006      	beq.n	80057f2 <UART_SetConfig+0x546>
 80057e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b8b      	ldr	r3, [pc, #556]	; (8005a18 <UART_SetConfig+0x76c>)
 80057ec:	429a      	cmp	r2, r3
 80057ee:	f040 8117 	bne.w	8005a20 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 80057f2:	f7fe fa69 	bl	8003cc8 <HAL_RCC_GetPCLK2Freq>
 80057f6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80057fe:	2200      	movs	r2, #0
 8005800:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8005804:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8005808:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 800580c:	4622      	mov	r2, r4
 800580e:	462b      	mov	r3, r5
 8005810:	1891      	adds	r1, r2, r2
 8005812:	64b9      	str	r1, [r7, #72]	; 0x48
 8005814:	415b      	adcs	r3, r3
 8005816:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005818:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800581c:	4621      	mov	r1, r4
 800581e:	eb12 0801 	adds.w	r8, r2, r1
 8005822:	4629      	mov	r1, r5
 8005824:	eb43 0901 	adc.w	r9, r3, r1
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	f04f 0300 	mov.w	r3, #0
 8005830:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005834:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005838:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800583c:	4690      	mov	r8, r2
 800583e:	4699      	mov	r9, r3
 8005840:	4623      	mov	r3, r4
 8005842:	eb18 0303 	adds.w	r3, r8, r3
 8005846:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800584a:	462b      	mov	r3, r5
 800584c:	eb49 0303 	adc.w	r3, r9, r3
 8005850:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8005854:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005860:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8005870:	4629      	mov	r1, r5
 8005872:	008b      	lsls	r3, r1, #2
 8005874:	4621      	mov	r1, r4
 8005876:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800587a:	4621      	mov	r1, r4
 800587c:	008a      	lsls	r2, r1, #2
 800587e:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8005882:	f7fa fec9 	bl	8000618 <__aeabi_uldivmod>
 8005886:	4602      	mov	r2, r0
 8005888:	460b      	mov	r3, r1
 800588a:	4b64      	ldr	r3, [pc, #400]	; (8005a1c <UART_SetConfig+0x770>)
 800588c:	fba3 2302 	umull	r2, r3, r3, r2
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	011c      	lsls	r4, r3, #4
 8005894:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005898:	2200      	movs	r2, #0
 800589a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800589e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80058a2:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 80058a6:	4642      	mov	r2, r8
 80058a8:	464b      	mov	r3, r9
 80058aa:	1891      	adds	r1, r2, r2
 80058ac:	6439      	str	r1, [r7, #64]	; 0x40
 80058ae:	415b      	adcs	r3, r3
 80058b0:	647b      	str	r3, [r7, #68]	; 0x44
 80058b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80058b6:	4641      	mov	r1, r8
 80058b8:	1851      	adds	r1, r2, r1
 80058ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80058bc:	4649      	mov	r1, r9
 80058be:	414b      	adcs	r3, r1
 80058c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80058ce:	4659      	mov	r1, fp
 80058d0:	00cb      	lsls	r3, r1, #3
 80058d2:	4651      	mov	r1, sl
 80058d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058d8:	4651      	mov	r1, sl
 80058da:	00ca      	lsls	r2, r1, #3
 80058dc:	4610      	mov	r0, r2
 80058de:	4619      	mov	r1, r3
 80058e0:	4603      	mov	r3, r0
 80058e2:	4642      	mov	r2, r8
 80058e4:	189b      	adds	r3, r3, r2
 80058e6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80058ea:	464b      	mov	r3, r9
 80058ec:	460a      	mov	r2, r1
 80058ee:	eb42 0303 	adc.w	r3, r2, r3
 80058f2:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80058f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8005902:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8005906:	f04f 0200 	mov.w	r2, #0
 800590a:	f04f 0300 	mov.w	r3, #0
 800590e:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8005912:	4649      	mov	r1, r9
 8005914:	008b      	lsls	r3, r1, #2
 8005916:	4641      	mov	r1, r8
 8005918:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800591c:	4641      	mov	r1, r8
 800591e:	008a      	lsls	r2, r1, #2
 8005920:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8005924:	f7fa fe78 	bl	8000618 <__aeabi_uldivmod>
 8005928:	4602      	mov	r2, r0
 800592a:	460b      	mov	r3, r1
 800592c:	4b3b      	ldr	r3, [pc, #236]	; (8005a1c <UART_SetConfig+0x770>)
 800592e:	fba3 1302 	umull	r1, r3, r3, r2
 8005932:	095b      	lsrs	r3, r3, #5
 8005934:	2164      	movs	r1, #100	; 0x64
 8005936:	fb01 f303 	mul.w	r3, r1, r3
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	3332      	adds	r3, #50	; 0x32
 8005940:	4a36      	ldr	r2, [pc, #216]	; (8005a1c <UART_SetConfig+0x770>)
 8005942:	fba2 2303 	umull	r2, r3, r2, r3
 8005946:	095b      	lsrs	r3, r3, #5
 8005948:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800594c:	441c      	add	r4, r3
 800594e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005952:	2200      	movs	r2, #0
 8005954:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8005958:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 800595c:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8005960:	4642      	mov	r2, r8
 8005962:	464b      	mov	r3, r9
 8005964:	1891      	adds	r1, r2, r2
 8005966:	6339      	str	r1, [r7, #48]	; 0x30
 8005968:	415b      	adcs	r3, r3
 800596a:	637b      	str	r3, [r7, #52]	; 0x34
 800596c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005970:	4641      	mov	r1, r8
 8005972:	1851      	adds	r1, r2, r1
 8005974:	62b9      	str	r1, [r7, #40]	; 0x28
 8005976:	4649      	mov	r1, r9
 8005978:	414b      	adcs	r3, r1
 800597a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800597c:	f04f 0200 	mov.w	r2, #0
 8005980:	f04f 0300 	mov.w	r3, #0
 8005984:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8005988:	4659      	mov	r1, fp
 800598a:	00cb      	lsls	r3, r1, #3
 800598c:	4651      	mov	r1, sl
 800598e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005992:	4651      	mov	r1, sl
 8005994:	00ca      	lsls	r2, r1, #3
 8005996:	4610      	mov	r0, r2
 8005998:	4619      	mov	r1, r3
 800599a:	4603      	mov	r3, r0
 800599c:	4642      	mov	r2, r8
 800599e:	189b      	adds	r3, r3, r2
 80059a0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80059a4:	464b      	mov	r3, r9
 80059a6:	460a      	mov	r2, r1
 80059a8:	eb42 0303 	adc.w	r3, r2, r3
 80059ac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80059b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80059bc:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	f04f 0300 	mov.w	r3, #0
 80059c8:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 80059cc:	4649      	mov	r1, r9
 80059ce:	008b      	lsls	r3, r1, #2
 80059d0:	4641      	mov	r1, r8
 80059d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059d6:	4641      	mov	r1, r8
 80059d8:	008a      	lsls	r2, r1, #2
 80059da:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80059de:	f7fa fe1b 	bl	8000618 <__aeabi_uldivmod>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	4b0d      	ldr	r3, [pc, #52]	; (8005a1c <UART_SetConfig+0x770>)
 80059e8:	fba3 1302 	umull	r1, r3, r3, r2
 80059ec:	095b      	lsrs	r3, r3, #5
 80059ee:	2164      	movs	r1, #100	; 0x64
 80059f0:	fb01 f303 	mul.w	r3, r1, r3
 80059f4:	1ad3      	subs	r3, r2, r3
 80059f6:	011b      	lsls	r3, r3, #4
 80059f8:	3332      	adds	r3, #50	; 0x32
 80059fa:	4a08      	ldr	r2, [pc, #32]	; (8005a1c <UART_SetConfig+0x770>)
 80059fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005a00:	095b      	lsrs	r3, r3, #5
 8005a02:	f003 020f 	and.w	r2, r3, #15
 8005a06:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4422      	add	r2, r4
 8005a0e:	609a      	str	r2, [r3, #8]
 8005a10:	e112      	b.n	8005c38 <UART_SetConfig+0x98c>
 8005a12:	bf00      	nop
 8005a14:	40011000 	.word	0x40011000
 8005a18:	40011400 	.word	0x40011400
 8005a1c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a20:	f7fe f93e 	bl	8003ca0 <HAL_RCC_GetPCLK1Freq>
 8005a24:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a28:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005a32:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005a36:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8005a3a:	4642      	mov	r2, r8
 8005a3c:	464b      	mov	r3, r9
 8005a3e:	1891      	adds	r1, r2, r2
 8005a40:	6239      	str	r1, [r7, #32]
 8005a42:	415b      	adcs	r3, r3
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
 8005a46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a4a:	4641      	mov	r1, r8
 8005a4c:	1854      	adds	r4, r2, r1
 8005a4e:	4649      	mov	r1, r9
 8005a50:	eb43 0501 	adc.w	r5, r3, r1
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	f04f 0300 	mov.w	r3, #0
 8005a5c:	00eb      	lsls	r3, r5, #3
 8005a5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a62:	00e2      	lsls	r2, r4, #3
 8005a64:	4614      	mov	r4, r2
 8005a66:	461d      	mov	r5, r3
 8005a68:	4643      	mov	r3, r8
 8005a6a:	18e3      	adds	r3, r4, r3
 8005a6c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8005a70:	464b      	mov	r3, r9
 8005a72:	eb45 0303 	adc.w	r3, r5, r3
 8005a76:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8005a7a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005a86:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8005a8a:	f04f 0200 	mov.w	r2, #0
 8005a8e:	f04f 0300 	mov.w	r3, #0
 8005a92:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8005a96:	4629      	mov	r1, r5
 8005a98:	008b      	lsls	r3, r1, #2
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	008a      	lsls	r2, r1, #2
 8005aa4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8005aa8:	f7fa fdb6 	bl	8000618 <__aeabi_uldivmod>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4b64      	ldr	r3, [pc, #400]	; (8005c44 <UART_SetConfig+0x998>)
 8005ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	011c      	lsls	r4, r3, #4
 8005aba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005ac4:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8005ac8:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8005acc:	4642      	mov	r2, r8
 8005ace:	464b      	mov	r3, r9
 8005ad0:	1891      	adds	r1, r2, r2
 8005ad2:	61b9      	str	r1, [r7, #24]
 8005ad4:	415b      	adcs	r3, r3
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005adc:	4641      	mov	r1, r8
 8005ade:	1851      	adds	r1, r2, r1
 8005ae0:	6139      	str	r1, [r7, #16]
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	414b      	adcs	r3, r1
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	f04f 0300 	mov.w	r3, #0
 8005af0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005af4:	4659      	mov	r1, fp
 8005af6:	00cb      	lsls	r3, r1, #3
 8005af8:	4651      	mov	r1, sl
 8005afa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005afe:	4651      	mov	r1, sl
 8005b00:	00ca      	lsls	r2, r1, #3
 8005b02:	4610      	mov	r0, r2
 8005b04:	4619      	mov	r1, r3
 8005b06:	4603      	mov	r3, r0
 8005b08:	4642      	mov	r2, r8
 8005b0a:	189b      	adds	r3, r3, r2
 8005b0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005b10:	464b      	mov	r3, r9
 8005b12:	460a      	mov	r2, r1
 8005b14:	eb42 0303 	adc.w	r3, r2, r3
 8005b18:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005b1c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005b28:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8005b2c:	f04f 0200 	mov.w	r2, #0
 8005b30:	f04f 0300 	mov.w	r3, #0
 8005b34:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8005b38:	4649      	mov	r1, r9
 8005b3a:	008b      	lsls	r3, r1, #2
 8005b3c:	4641      	mov	r1, r8
 8005b3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b42:	4641      	mov	r1, r8
 8005b44:	008a      	lsls	r2, r1, #2
 8005b46:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8005b4a:	f7fa fd65 	bl	8000618 <__aeabi_uldivmod>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	4b3c      	ldr	r3, [pc, #240]	; (8005c44 <UART_SetConfig+0x998>)
 8005b54:	fba3 1302 	umull	r1, r3, r3, r2
 8005b58:	095b      	lsrs	r3, r3, #5
 8005b5a:	2164      	movs	r1, #100	; 0x64
 8005b5c:	fb01 f303 	mul.w	r3, r1, r3
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	011b      	lsls	r3, r3, #4
 8005b64:	3332      	adds	r3, #50	; 0x32
 8005b66:	4a37      	ldr	r2, [pc, #220]	; (8005c44 <UART_SetConfig+0x998>)
 8005b68:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6c:	095b      	lsrs	r3, r3, #5
 8005b6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b72:	441c      	add	r4, r3
 8005b74:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005b7e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005b82:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8005b86:	4642      	mov	r2, r8
 8005b88:	464b      	mov	r3, r9
 8005b8a:	1891      	adds	r1, r2, r2
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	415b      	adcs	r3, r3
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b96:	4641      	mov	r1, r8
 8005b98:	1851      	adds	r1, r2, r1
 8005b9a:	6039      	str	r1, [r7, #0]
 8005b9c:	4649      	mov	r1, r9
 8005b9e:	414b      	adcs	r3, r1
 8005ba0:	607b      	str	r3, [r7, #4]
 8005ba2:	f04f 0200 	mov.w	r2, #0
 8005ba6:	f04f 0300 	mov.w	r3, #0
 8005baa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005bae:	4659      	mov	r1, fp
 8005bb0:	00cb      	lsls	r3, r1, #3
 8005bb2:	4651      	mov	r1, sl
 8005bb4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bb8:	4651      	mov	r1, sl
 8005bba:	00ca      	lsls	r2, r1, #3
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	4642      	mov	r2, r8
 8005bc4:	189b      	adds	r3, r3, r2
 8005bc6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005bca:	464b      	mov	r3, r9
 8005bcc:	460a      	mov	r2, r1
 8005bce:	eb42 0303 	adc.w	r3, r2, r3
 8005bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005bd6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005be2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005be6:	f04f 0200 	mov.w	r2, #0
 8005bea:	f04f 0300 	mov.w	r3, #0
 8005bee:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8005bf2:	4649      	mov	r1, r9
 8005bf4:	008b      	lsls	r3, r1, #2
 8005bf6:	4641      	mov	r1, r8
 8005bf8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bfc:	4641      	mov	r1, r8
 8005bfe:	008a      	lsls	r2, r1, #2
 8005c00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005c04:	f7fa fd08 	bl	8000618 <__aeabi_uldivmod>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4b0d      	ldr	r3, [pc, #52]	; (8005c44 <UART_SetConfig+0x998>)
 8005c0e:	fba3 1302 	umull	r1, r3, r3, r2
 8005c12:	095b      	lsrs	r3, r3, #5
 8005c14:	2164      	movs	r1, #100	; 0x64
 8005c16:	fb01 f303 	mul.w	r3, r1, r3
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	011b      	lsls	r3, r3, #4
 8005c1e:	3332      	adds	r3, #50	; 0x32
 8005c20:	4a08      	ldr	r2, [pc, #32]	; (8005c44 <UART_SetConfig+0x998>)
 8005c22:	fba2 2303 	umull	r2, r3, r2, r3
 8005c26:	095b      	lsrs	r3, r3, #5
 8005c28:	f003 020f 	and.w	r2, r3, #15
 8005c2c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4422      	add	r2, r4
 8005c34:	609a      	str	r2, [r3, #8]
}
 8005c36:	e7ff      	b.n	8005c38 <UART_SetConfig+0x98c>
 8005c38:	bf00      	nop
 8005c3a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c44:	51eb851f 	.word	0x51eb851f

08005c48 <__errno>:
 8005c48:	4b01      	ldr	r3, [pc, #4]	; (8005c50 <__errno+0x8>)
 8005c4a:	6818      	ldr	r0, [r3, #0]
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000054 	.word	0x20000054

08005c54 <__libc_init_array>:
 8005c54:	b570      	push	{r4, r5, r6, lr}
 8005c56:	4d0d      	ldr	r5, [pc, #52]	; (8005c8c <__libc_init_array+0x38>)
 8005c58:	4c0d      	ldr	r4, [pc, #52]	; (8005c90 <__libc_init_array+0x3c>)
 8005c5a:	1b64      	subs	r4, r4, r5
 8005c5c:	10a4      	asrs	r4, r4, #2
 8005c5e:	2600      	movs	r6, #0
 8005c60:	42a6      	cmp	r6, r4
 8005c62:	d109      	bne.n	8005c78 <__libc_init_array+0x24>
 8005c64:	4d0b      	ldr	r5, [pc, #44]	; (8005c94 <__libc_init_array+0x40>)
 8005c66:	4c0c      	ldr	r4, [pc, #48]	; (8005c98 <__libc_init_array+0x44>)
 8005c68:	f001 f860 	bl	8006d2c <_init>
 8005c6c:	1b64      	subs	r4, r4, r5
 8005c6e:	10a4      	asrs	r4, r4, #2
 8005c70:	2600      	movs	r6, #0
 8005c72:	42a6      	cmp	r6, r4
 8005c74:	d105      	bne.n	8005c82 <__libc_init_array+0x2e>
 8005c76:	bd70      	pop	{r4, r5, r6, pc}
 8005c78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c7c:	4798      	blx	r3
 8005c7e:	3601      	adds	r6, #1
 8005c80:	e7ee      	b.n	8005c60 <__libc_init_array+0xc>
 8005c82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c86:	4798      	blx	r3
 8005c88:	3601      	adds	r6, #1
 8005c8a:	e7f2      	b.n	8005c72 <__libc_init_array+0x1e>
 8005c8c:	08007498 	.word	0x08007498
 8005c90:	08007498 	.word	0x08007498
 8005c94:	08007498 	.word	0x08007498
 8005c98:	0800749c 	.word	0x0800749c

08005c9c <memset>:
 8005c9c:	4402      	add	r2, r0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d100      	bne.n	8005ca6 <memset+0xa>
 8005ca4:	4770      	bx	lr
 8005ca6:	f803 1b01 	strb.w	r1, [r3], #1
 8005caa:	e7f9      	b.n	8005ca0 <memset+0x4>

08005cac <siprintf>:
 8005cac:	b40e      	push	{r1, r2, r3}
 8005cae:	b500      	push	{lr}
 8005cb0:	b09c      	sub	sp, #112	; 0x70
 8005cb2:	ab1d      	add	r3, sp, #116	; 0x74
 8005cb4:	9002      	str	r0, [sp, #8]
 8005cb6:	9006      	str	r0, [sp, #24]
 8005cb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005cbc:	4809      	ldr	r0, [pc, #36]	; (8005ce4 <siprintf+0x38>)
 8005cbe:	9107      	str	r1, [sp, #28]
 8005cc0:	9104      	str	r1, [sp, #16]
 8005cc2:	4909      	ldr	r1, [pc, #36]	; (8005ce8 <siprintf+0x3c>)
 8005cc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cc8:	9105      	str	r1, [sp, #20]
 8005cca:	6800      	ldr	r0, [r0, #0]
 8005ccc:	9301      	str	r3, [sp, #4]
 8005cce:	a902      	add	r1, sp, #8
 8005cd0:	f000 f868 	bl	8005da4 <_svfiprintf_r>
 8005cd4:	9b02      	ldr	r3, [sp, #8]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	701a      	strb	r2, [r3, #0]
 8005cda:	b01c      	add	sp, #112	; 0x70
 8005cdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ce0:	b003      	add	sp, #12
 8005ce2:	4770      	bx	lr
 8005ce4:	20000054 	.word	0x20000054
 8005ce8:	ffff0208 	.word	0xffff0208

08005cec <__ssputs_r>:
 8005cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf0:	688e      	ldr	r6, [r1, #8]
 8005cf2:	429e      	cmp	r6, r3
 8005cf4:	4682      	mov	sl, r0
 8005cf6:	460c      	mov	r4, r1
 8005cf8:	4690      	mov	r8, r2
 8005cfa:	461f      	mov	r7, r3
 8005cfc:	d838      	bhi.n	8005d70 <__ssputs_r+0x84>
 8005cfe:	898a      	ldrh	r2, [r1, #12]
 8005d00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d04:	d032      	beq.n	8005d6c <__ssputs_r+0x80>
 8005d06:	6825      	ldr	r5, [r4, #0]
 8005d08:	6909      	ldr	r1, [r1, #16]
 8005d0a:	eba5 0901 	sub.w	r9, r5, r1
 8005d0e:	6965      	ldr	r5, [r4, #20]
 8005d10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d18:	3301      	adds	r3, #1
 8005d1a:	444b      	add	r3, r9
 8005d1c:	106d      	asrs	r5, r5, #1
 8005d1e:	429d      	cmp	r5, r3
 8005d20:	bf38      	it	cc
 8005d22:	461d      	movcc	r5, r3
 8005d24:	0553      	lsls	r3, r2, #21
 8005d26:	d531      	bpl.n	8005d8c <__ssputs_r+0xa0>
 8005d28:	4629      	mov	r1, r5
 8005d2a:	f000 fb63 	bl	80063f4 <_malloc_r>
 8005d2e:	4606      	mov	r6, r0
 8005d30:	b950      	cbnz	r0, 8005d48 <__ssputs_r+0x5c>
 8005d32:	230c      	movs	r3, #12
 8005d34:	f8ca 3000 	str.w	r3, [sl]
 8005d38:	89a3      	ldrh	r3, [r4, #12]
 8005d3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d3e:	81a3      	strh	r3, [r4, #12]
 8005d40:	f04f 30ff 	mov.w	r0, #4294967295
 8005d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d48:	6921      	ldr	r1, [r4, #16]
 8005d4a:	464a      	mov	r2, r9
 8005d4c:	f000 fabe 	bl	80062cc <memcpy>
 8005d50:	89a3      	ldrh	r3, [r4, #12]
 8005d52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d5a:	81a3      	strh	r3, [r4, #12]
 8005d5c:	6126      	str	r6, [r4, #16]
 8005d5e:	6165      	str	r5, [r4, #20]
 8005d60:	444e      	add	r6, r9
 8005d62:	eba5 0509 	sub.w	r5, r5, r9
 8005d66:	6026      	str	r6, [r4, #0]
 8005d68:	60a5      	str	r5, [r4, #8]
 8005d6a:	463e      	mov	r6, r7
 8005d6c:	42be      	cmp	r6, r7
 8005d6e:	d900      	bls.n	8005d72 <__ssputs_r+0x86>
 8005d70:	463e      	mov	r6, r7
 8005d72:	6820      	ldr	r0, [r4, #0]
 8005d74:	4632      	mov	r2, r6
 8005d76:	4641      	mov	r1, r8
 8005d78:	f000 fab6 	bl	80062e8 <memmove>
 8005d7c:	68a3      	ldr	r3, [r4, #8]
 8005d7e:	1b9b      	subs	r3, r3, r6
 8005d80:	60a3      	str	r3, [r4, #8]
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	4433      	add	r3, r6
 8005d86:	6023      	str	r3, [r4, #0]
 8005d88:	2000      	movs	r0, #0
 8005d8a:	e7db      	b.n	8005d44 <__ssputs_r+0x58>
 8005d8c:	462a      	mov	r2, r5
 8005d8e:	f000 fba5 	bl	80064dc <_realloc_r>
 8005d92:	4606      	mov	r6, r0
 8005d94:	2800      	cmp	r0, #0
 8005d96:	d1e1      	bne.n	8005d5c <__ssputs_r+0x70>
 8005d98:	6921      	ldr	r1, [r4, #16]
 8005d9a:	4650      	mov	r0, sl
 8005d9c:	f000 fabe 	bl	800631c <_free_r>
 8005da0:	e7c7      	b.n	8005d32 <__ssputs_r+0x46>
	...

08005da4 <_svfiprintf_r>:
 8005da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da8:	4698      	mov	r8, r3
 8005daa:	898b      	ldrh	r3, [r1, #12]
 8005dac:	061b      	lsls	r3, r3, #24
 8005dae:	b09d      	sub	sp, #116	; 0x74
 8005db0:	4607      	mov	r7, r0
 8005db2:	460d      	mov	r5, r1
 8005db4:	4614      	mov	r4, r2
 8005db6:	d50e      	bpl.n	8005dd6 <_svfiprintf_r+0x32>
 8005db8:	690b      	ldr	r3, [r1, #16]
 8005dba:	b963      	cbnz	r3, 8005dd6 <_svfiprintf_r+0x32>
 8005dbc:	2140      	movs	r1, #64	; 0x40
 8005dbe:	f000 fb19 	bl	80063f4 <_malloc_r>
 8005dc2:	6028      	str	r0, [r5, #0]
 8005dc4:	6128      	str	r0, [r5, #16]
 8005dc6:	b920      	cbnz	r0, 8005dd2 <_svfiprintf_r+0x2e>
 8005dc8:	230c      	movs	r3, #12
 8005dca:	603b      	str	r3, [r7, #0]
 8005dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd0:	e0d1      	b.n	8005f76 <_svfiprintf_r+0x1d2>
 8005dd2:	2340      	movs	r3, #64	; 0x40
 8005dd4:	616b      	str	r3, [r5, #20]
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8005dda:	2320      	movs	r3, #32
 8005ddc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005de0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005de4:	2330      	movs	r3, #48	; 0x30
 8005de6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005f90 <_svfiprintf_r+0x1ec>
 8005dea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005dee:	f04f 0901 	mov.w	r9, #1
 8005df2:	4623      	mov	r3, r4
 8005df4:	469a      	mov	sl, r3
 8005df6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dfa:	b10a      	cbz	r2, 8005e00 <_svfiprintf_r+0x5c>
 8005dfc:	2a25      	cmp	r2, #37	; 0x25
 8005dfe:	d1f9      	bne.n	8005df4 <_svfiprintf_r+0x50>
 8005e00:	ebba 0b04 	subs.w	fp, sl, r4
 8005e04:	d00b      	beq.n	8005e1e <_svfiprintf_r+0x7a>
 8005e06:	465b      	mov	r3, fp
 8005e08:	4622      	mov	r2, r4
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	4638      	mov	r0, r7
 8005e0e:	f7ff ff6d 	bl	8005cec <__ssputs_r>
 8005e12:	3001      	adds	r0, #1
 8005e14:	f000 80aa 	beq.w	8005f6c <_svfiprintf_r+0x1c8>
 8005e18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e1a:	445a      	add	r2, fp
 8005e1c:	9209      	str	r2, [sp, #36]	; 0x24
 8005e1e:	f89a 3000 	ldrb.w	r3, [sl]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f000 80a2 	beq.w	8005f6c <_svfiprintf_r+0x1c8>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e32:	f10a 0a01 	add.w	sl, sl, #1
 8005e36:	9304      	str	r3, [sp, #16]
 8005e38:	9307      	str	r3, [sp, #28]
 8005e3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e3e:	931a      	str	r3, [sp, #104]	; 0x68
 8005e40:	4654      	mov	r4, sl
 8005e42:	2205      	movs	r2, #5
 8005e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e48:	4851      	ldr	r0, [pc, #324]	; (8005f90 <_svfiprintf_r+0x1ec>)
 8005e4a:	f7fa f9d9 	bl	8000200 <memchr>
 8005e4e:	9a04      	ldr	r2, [sp, #16]
 8005e50:	b9d8      	cbnz	r0, 8005e8a <_svfiprintf_r+0xe6>
 8005e52:	06d0      	lsls	r0, r2, #27
 8005e54:	bf44      	itt	mi
 8005e56:	2320      	movmi	r3, #32
 8005e58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e5c:	0711      	lsls	r1, r2, #28
 8005e5e:	bf44      	itt	mi
 8005e60:	232b      	movmi	r3, #43	; 0x2b
 8005e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e66:	f89a 3000 	ldrb.w	r3, [sl]
 8005e6a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e6c:	d015      	beq.n	8005e9a <_svfiprintf_r+0xf6>
 8005e6e:	9a07      	ldr	r2, [sp, #28]
 8005e70:	4654      	mov	r4, sl
 8005e72:	2000      	movs	r0, #0
 8005e74:	f04f 0c0a 	mov.w	ip, #10
 8005e78:	4621      	mov	r1, r4
 8005e7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e7e:	3b30      	subs	r3, #48	; 0x30
 8005e80:	2b09      	cmp	r3, #9
 8005e82:	d94e      	bls.n	8005f22 <_svfiprintf_r+0x17e>
 8005e84:	b1b0      	cbz	r0, 8005eb4 <_svfiprintf_r+0x110>
 8005e86:	9207      	str	r2, [sp, #28]
 8005e88:	e014      	b.n	8005eb4 <_svfiprintf_r+0x110>
 8005e8a:	eba0 0308 	sub.w	r3, r0, r8
 8005e8e:	fa09 f303 	lsl.w	r3, r9, r3
 8005e92:	4313      	orrs	r3, r2
 8005e94:	9304      	str	r3, [sp, #16]
 8005e96:	46a2      	mov	sl, r4
 8005e98:	e7d2      	b.n	8005e40 <_svfiprintf_r+0x9c>
 8005e9a:	9b03      	ldr	r3, [sp, #12]
 8005e9c:	1d19      	adds	r1, r3, #4
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	9103      	str	r1, [sp, #12]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	bfbb      	ittet	lt
 8005ea6:	425b      	neglt	r3, r3
 8005ea8:	f042 0202 	orrlt.w	r2, r2, #2
 8005eac:	9307      	strge	r3, [sp, #28]
 8005eae:	9307      	strlt	r3, [sp, #28]
 8005eb0:	bfb8      	it	lt
 8005eb2:	9204      	strlt	r2, [sp, #16]
 8005eb4:	7823      	ldrb	r3, [r4, #0]
 8005eb6:	2b2e      	cmp	r3, #46	; 0x2e
 8005eb8:	d10c      	bne.n	8005ed4 <_svfiprintf_r+0x130>
 8005eba:	7863      	ldrb	r3, [r4, #1]
 8005ebc:	2b2a      	cmp	r3, #42	; 0x2a
 8005ebe:	d135      	bne.n	8005f2c <_svfiprintf_r+0x188>
 8005ec0:	9b03      	ldr	r3, [sp, #12]
 8005ec2:	1d1a      	adds	r2, r3, #4
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	9203      	str	r2, [sp, #12]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	bfb8      	it	lt
 8005ecc:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ed0:	3402      	adds	r4, #2
 8005ed2:	9305      	str	r3, [sp, #20]
 8005ed4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005fa0 <_svfiprintf_r+0x1fc>
 8005ed8:	7821      	ldrb	r1, [r4, #0]
 8005eda:	2203      	movs	r2, #3
 8005edc:	4650      	mov	r0, sl
 8005ede:	f7fa f98f 	bl	8000200 <memchr>
 8005ee2:	b140      	cbz	r0, 8005ef6 <_svfiprintf_r+0x152>
 8005ee4:	2340      	movs	r3, #64	; 0x40
 8005ee6:	eba0 000a 	sub.w	r0, r0, sl
 8005eea:	fa03 f000 	lsl.w	r0, r3, r0
 8005eee:	9b04      	ldr	r3, [sp, #16]
 8005ef0:	4303      	orrs	r3, r0
 8005ef2:	3401      	adds	r4, #1
 8005ef4:	9304      	str	r3, [sp, #16]
 8005ef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005efa:	4826      	ldr	r0, [pc, #152]	; (8005f94 <_svfiprintf_r+0x1f0>)
 8005efc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f00:	2206      	movs	r2, #6
 8005f02:	f7fa f97d 	bl	8000200 <memchr>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	d038      	beq.n	8005f7c <_svfiprintf_r+0x1d8>
 8005f0a:	4b23      	ldr	r3, [pc, #140]	; (8005f98 <_svfiprintf_r+0x1f4>)
 8005f0c:	bb1b      	cbnz	r3, 8005f56 <_svfiprintf_r+0x1b2>
 8005f0e:	9b03      	ldr	r3, [sp, #12]
 8005f10:	3307      	adds	r3, #7
 8005f12:	f023 0307 	bic.w	r3, r3, #7
 8005f16:	3308      	adds	r3, #8
 8005f18:	9303      	str	r3, [sp, #12]
 8005f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f1c:	4433      	add	r3, r6
 8005f1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f20:	e767      	b.n	8005df2 <_svfiprintf_r+0x4e>
 8005f22:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f26:	460c      	mov	r4, r1
 8005f28:	2001      	movs	r0, #1
 8005f2a:	e7a5      	b.n	8005e78 <_svfiprintf_r+0xd4>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	3401      	adds	r4, #1
 8005f30:	9305      	str	r3, [sp, #20]
 8005f32:	4619      	mov	r1, r3
 8005f34:	f04f 0c0a 	mov.w	ip, #10
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f3e:	3a30      	subs	r2, #48	; 0x30
 8005f40:	2a09      	cmp	r2, #9
 8005f42:	d903      	bls.n	8005f4c <_svfiprintf_r+0x1a8>
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0c5      	beq.n	8005ed4 <_svfiprintf_r+0x130>
 8005f48:	9105      	str	r1, [sp, #20]
 8005f4a:	e7c3      	b.n	8005ed4 <_svfiprintf_r+0x130>
 8005f4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f50:	4604      	mov	r4, r0
 8005f52:	2301      	movs	r3, #1
 8005f54:	e7f0      	b.n	8005f38 <_svfiprintf_r+0x194>
 8005f56:	ab03      	add	r3, sp, #12
 8005f58:	9300      	str	r3, [sp, #0]
 8005f5a:	462a      	mov	r2, r5
 8005f5c:	4b0f      	ldr	r3, [pc, #60]	; (8005f9c <_svfiprintf_r+0x1f8>)
 8005f5e:	a904      	add	r1, sp, #16
 8005f60:	4638      	mov	r0, r7
 8005f62:	f3af 8000 	nop.w
 8005f66:	1c42      	adds	r2, r0, #1
 8005f68:	4606      	mov	r6, r0
 8005f6a:	d1d6      	bne.n	8005f1a <_svfiprintf_r+0x176>
 8005f6c:	89ab      	ldrh	r3, [r5, #12]
 8005f6e:	065b      	lsls	r3, r3, #25
 8005f70:	f53f af2c 	bmi.w	8005dcc <_svfiprintf_r+0x28>
 8005f74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f76:	b01d      	add	sp, #116	; 0x74
 8005f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f7c:	ab03      	add	r3, sp, #12
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	462a      	mov	r2, r5
 8005f82:	4b06      	ldr	r3, [pc, #24]	; (8005f9c <_svfiprintf_r+0x1f8>)
 8005f84:	a904      	add	r1, sp, #16
 8005f86:	4638      	mov	r0, r7
 8005f88:	f000 f87a 	bl	8006080 <_printf_i>
 8005f8c:	e7eb      	b.n	8005f66 <_svfiprintf_r+0x1c2>
 8005f8e:	bf00      	nop
 8005f90:	08007444 	.word	0x08007444
 8005f94:	0800744e 	.word	0x0800744e
 8005f98:	00000000 	.word	0x00000000
 8005f9c:	08005ced 	.word	0x08005ced
 8005fa0:	0800744a 	.word	0x0800744a

08005fa4 <_printf_common>:
 8005fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fa8:	4616      	mov	r6, r2
 8005faa:	4699      	mov	r9, r3
 8005fac:	688a      	ldr	r2, [r1, #8]
 8005fae:	690b      	ldr	r3, [r1, #16]
 8005fb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	bfb8      	it	lt
 8005fb8:	4613      	movlt	r3, r2
 8005fba:	6033      	str	r3, [r6, #0]
 8005fbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fc0:	4607      	mov	r7, r0
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	b10a      	cbz	r2, 8005fca <_printf_common+0x26>
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	6033      	str	r3, [r6, #0]
 8005fca:	6823      	ldr	r3, [r4, #0]
 8005fcc:	0699      	lsls	r1, r3, #26
 8005fce:	bf42      	ittt	mi
 8005fd0:	6833      	ldrmi	r3, [r6, #0]
 8005fd2:	3302      	addmi	r3, #2
 8005fd4:	6033      	strmi	r3, [r6, #0]
 8005fd6:	6825      	ldr	r5, [r4, #0]
 8005fd8:	f015 0506 	ands.w	r5, r5, #6
 8005fdc:	d106      	bne.n	8005fec <_printf_common+0x48>
 8005fde:	f104 0a19 	add.w	sl, r4, #25
 8005fe2:	68e3      	ldr	r3, [r4, #12]
 8005fe4:	6832      	ldr	r2, [r6, #0]
 8005fe6:	1a9b      	subs	r3, r3, r2
 8005fe8:	42ab      	cmp	r3, r5
 8005fea:	dc26      	bgt.n	800603a <_printf_common+0x96>
 8005fec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ff0:	1e13      	subs	r3, r2, #0
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	bf18      	it	ne
 8005ff6:	2301      	movne	r3, #1
 8005ff8:	0692      	lsls	r2, r2, #26
 8005ffa:	d42b      	bmi.n	8006054 <_printf_common+0xb0>
 8005ffc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006000:	4649      	mov	r1, r9
 8006002:	4638      	mov	r0, r7
 8006004:	47c0      	blx	r8
 8006006:	3001      	adds	r0, #1
 8006008:	d01e      	beq.n	8006048 <_printf_common+0xa4>
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	68e5      	ldr	r5, [r4, #12]
 800600e:	6832      	ldr	r2, [r6, #0]
 8006010:	f003 0306 	and.w	r3, r3, #6
 8006014:	2b04      	cmp	r3, #4
 8006016:	bf08      	it	eq
 8006018:	1aad      	subeq	r5, r5, r2
 800601a:	68a3      	ldr	r3, [r4, #8]
 800601c:	6922      	ldr	r2, [r4, #16]
 800601e:	bf0c      	ite	eq
 8006020:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006024:	2500      	movne	r5, #0
 8006026:	4293      	cmp	r3, r2
 8006028:	bfc4      	itt	gt
 800602a:	1a9b      	subgt	r3, r3, r2
 800602c:	18ed      	addgt	r5, r5, r3
 800602e:	2600      	movs	r6, #0
 8006030:	341a      	adds	r4, #26
 8006032:	42b5      	cmp	r5, r6
 8006034:	d11a      	bne.n	800606c <_printf_common+0xc8>
 8006036:	2000      	movs	r0, #0
 8006038:	e008      	b.n	800604c <_printf_common+0xa8>
 800603a:	2301      	movs	r3, #1
 800603c:	4652      	mov	r2, sl
 800603e:	4649      	mov	r1, r9
 8006040:	4638      	mov	r0, r7
 8006042:	47c0      	blx	r8
 8006044:	3001      	adds	r0, #1
 8006046:	d103      	bne.n	8006050 <_printf_common+0xac>
 8006048:	f04f 30ff 	mov.w	r0, #4294967295
 800604c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006050:	3501      	adds	r5, #1
 8006052:	e7c6      	b.n	8005fe2 <_printf_common+0x3e>
 8006054:	18e1      	adds	r1, r4, r3
 8006056:	1c5a      	adds	r2, r3, #1
 8006058:	2030      	movs	r0, #48	; 0x30
 800605a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800605e:	4422      	add	r2, r4
 8006060:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006064:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006068:	3302      	adds	r3, #2
 800606a:	e7c7      	b.n	8005ffc <_printf_common+0x58>
 800606c:	2301      	movs	r3, #1
 800606e:	4622      	mov	r2, r4
 8006070:	4649      	mov	r1, r9
 8006072:	4638      	mov	r0, r7
 8006074:	47c0      	blx	r8
 8006076:	3001      	adds	r0, #1
 8006078:	d0e6      	beq.n	8006048 <_printf_common+0xa4>
 800607a:	3601      	adds	r6, #1
 800607c:	e7d9      	b.n	8006032 <_printf_common+0x8e>
	...

08006080 <_printf_i>:
 8006080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006084:	7e0f      	ldrb	r7, [r1, #24]
 8006086:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006088:	2f78      	cmp	r7, #120	; 0x78
 800608a:	4691      	mov	r9, r2
 800608c:	4680      	mov	r8, r0
 800608e:	460c      	mov	r4, r1
 8006090:	469a      	mov	sl, r3
 8006092:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006096:	d807      	bhi.n	80060a8 <_printf_i+0x28>
 8006098:	2f62      	cmp	r7, #98	; 0x62
 800609a:	d80a      	bhi.n	80060b2 <_printf_i+0x32>
 800609c:	2f00      	cmp	r7, #0
 800609e:	f000 80d8 	beq.w	8006252 <_printf_i+0x1d2>
 80060a2:	2f58      	cmp	r7, #88	; 0x58
 80060a4:	f000 80a3 	beq.w	80061ee <_printf_i+0x16e>
 80060a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060b0:	e03a      	b.n	8006128 <_printf_i+0xa8>
 80060b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060b6:	2b15      	cmp	r3, #21
 80060b8:	d8f6      	bhi.n	80060a8 <_printf_i+0x28>
 80060ba:	a101      	add	r1, pc, #4	; (adr r1, 80060c0 <_printf_i+0x40>)
 80060bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060c0:	08006119 	.word	0x08006119
 80060c4:	0800612d 	.word	0x0800612d
 80060c8:	080060a9 	.word	0x080060a9
 80060cc:	080060a9 	.word	0x080060a9
 80060d0:	080060a9 	.word	0x080060a9
 80060d4:	080060a9 	.word	0x080060a9
 80060d8:	0800612d 	.word	0x0800612d
 80060dc:	080060a9 	.word	0x080060a9
 80060e0:	080060a9 	.word	0x080060a9
 80060e4:	080060a9 	.word	0x080060a9
 80060e8:	080060a9 	.word	0x080060a9
 80060ec:	08006239 	.word	0x08006239
 80060f0:	0800615d 	.word	0x0800615d
 80060f4:	0800621b 	.word	0x0800621b
 80060f8:	080060a9 	.word	0x080060a9
 80060fc:	080060a9 	.word	0x080060a9
 8006100:	0800625b 	.word	0x0800625b
 8006104:	080060a9 	.word	0x080060a9
 8006108:	0800615d 	.word	0x0800615d
 800610c:	080060a9 	.word	0x080060a9
 8006110:	080060a9 	.word	0x080060a9
 8006114:	08006223 	.word	0x08006223
 8006118:	682b      	ldr	r3, [r5, #0]
 800611a:	1d1a      	adds	r2, r3, #4
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	602a      	str	r2, [r5, #0]
 8006120:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006124:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006128:	2301      	movs	r3, #1
 800612a:	e0a3      	b.n	8006274 <_printf_i+0x1f4>
 800612c:	6820      	ldr	r0, [r4, #0]
 800612e:	6829      	ldr	r1, [r5, #0]
 8006130:	0606      	lsls	r6, r0, #24
 8006132:	f101 0304 	add.w	r3, r1, #4
 8006136:	d50a      	bpl.n	800614e <_printf_i+0xce>
 8006138:	680e      	ldr	r6, [r1, #0]
 800613a:	602b      	str	r3, [r5, #0]
 800613c:	2e00      	cmp	r6, #0
 800613e:	da03      	bge.n	8006148 <_printf_i+0xc8>
 8006140:	232d      	movs	r3, #45	; 0x2d
 8006142:	4276      	negs	r6, r6
 8006144:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006148:	485e      	ldr	r0, [pc, #376]	; (80062c4 <_printf_i+0x244>)
 800614a:	230a      	movs	r3, #10
 800614c:	e019      	b.n	8006182 <_printf_i+0x102>
 800614e:	680e      	ldr	r6, [r1, #0]
 8006150:	602b      	str	r3, [r5, #0]
 8006152:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006156:	bf18      	it	ne
 8006158:	b236      	sxthne	r6, r6
 800615a:	e7ef      	b.n	800613c <_printf_i+0xbc>
 800615c:	682b      	ldr	r3, [r5, #0]
 800615e:	6820      	ldr	r0, [r4, #0]
 8006160:	1d19      	adds	r1, r3, #4
 8006162:	6029      	str	r1, [r5, #0]
 8006164:	0601      	lsls	r1, r0, #24
 8006166:	d501      	bpl.n	800616c <_printf_i+0xec>
 8006168:	681e      	ldr	r6, [r3, #0]
 800616a:	e002      	b.n	8006172 <_printf_i+0xf2>
 800616c:	0646      	lsls	r6, r0, #25
 800616e:	d5fb      	bpl.n	8006168 <_printf_i+0xe8>
 8006170:	881e      	ldrh	r6, [r3, #0]
 8006172:	4854      	ldr	r0, [pc, #336]	; (80062c4 <_printf_i+0x244>)
 8006174:	2f6f      	cmp	r7, #111	; 0x6f
 8006176:	bf0c      	ite	eq
 8006178:	2308      	moveq	r3, #8
 800617a:	230a      	movne	r3, #10
 800617c:	2100      	movs	r1, #0
 800617e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006182:	6865      	ldr	r5, [r4, #4]
 8006184:	60a5      	str	r5, [r4, #8]
 8006186:	2d00      	cmp	r5, #0
 8006188:	bfa2      	ittt	ge
 800618a:	6821      	ldrge	r1, [r4, #0]
 800618c:	f021 0104 	bicge.w	r1, r1, #4
 8006190:	6021      	strge	r1, [r4, #0]
 8006192:	b90e      	cbnz	r6, 8006198 <_printf_i+0x118>
 8006194:	2d00      	cmp	r5, #0
 8006196:	d04d      	beq.n	8006234 <_printf_i+0x1b4>
 8006198:	4615      	mov	r5, r2
 800619a:	fbb6 f1f3 	udiv	r1, r6, r3
 800619e:	fb03 6711 	mls	r7, r3, r1, r6
 80061a2:	5dc7      	ldrb	r7, [r0, r7]
 80061a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061a8:	4637      	mov	r7, r6
 80061aa:	42bb      	cmp	r3, r7
 80061ac:	460e      	mov	r6, r1
 80061ae:	d9f4      	bls.n	800619a <_printf_i+0x11a>
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d10b      	bne.n	80061cc <_printf_i+0x14c>
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	07de      	lsls	r6, r3, #31
 80061b8:	d508      	bpl.n	80061cc <_printf_i+0x14c>
 80061ba:	6923      	ldr	r3, [r4, #16]
 80061bc:	6861      	ldr	r1, [r4, #4]
 80061be:	4299      	cmp	r1, r3
 80061c0:	bfde      	ittt	le
 80061c2:	2330      	movle	r3, #48	; 0x30
 80061c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80061cc:	1b52      	subs	r2, r2, r5
 80061ce:	6122      	str	r2, [r4, #16]
 80061d0:	f8cd a000 	str.w	sl, [sp]
 80061d4:	464b      	mov	r3, r9
 80061d6:	aa03      	add	r2, sp, #12
 80061d8:	4621      	mov	r1, r4
 80061da:	4640      	mov	r0, r8
 80061dc:	f7ff fee2 	bl	8005fa4 <_printf_common>
 80061e0:	3001      	adds	r0, #1
 80061e2:	d14c      	bne.n	800627e <_printf_i+0x1fe>
 80061e4:	f04f 30ff 	mov.w	r0, #4294967295
 80061e8:	b004      	add	sp, #16
 80061ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061ee:	4835      	ldr	r0, [pc, #212]	; (80062c4 <_printf_i+0x244>)
 80061f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80061f4:	6829      	ldr	r1, [r5, #0]
 80061f6:	6823      	ldr	r3, [r4, #0]
 80061f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80061fc:	6029      	str	r1, [r5, #0]
 80061fe:	061d      	lsls	r5, r3, #24
 8006200:	d514      	bpl.n	800622c <_printf_i+0x1ac>
 8006202:	07df      	lsls	r7, r3, #31
 8006204:	bf44      	itt	mi
 8006206:	f043 0320 	orrmi.w	r3, r3, #32
 800620a:	6023      	strmi	r3, [r4, #0]
 800620c:	b91e      	cbnz	r6, 8006216 <_printf_i+0x196>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	f023 0320 	bic.w	r3, r3, #32
 8006214:	6023      	str	r3, [r4, #0]
 8006216:	2310      	movs	r3, #16
 8006218:	e7b0      	b.n	800617c <_printf_i+0xfc>
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	f043 0320 	orr.w	r3, r3, #32
 8006220:	6023      	str	r3, [r4, #0]
 8006222:	2378      	movs	r3, #120	; 0x78
 8006224:	4828      	ldr	r0, [pc, #160]	; (80062c8 <_printf_i+0x248>)
 8006226:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800622a:	e7e3      	b.n	80061f4 <_printf_i+0x174>
 800622c:	0659      	lsls	r1, r3, #25
 800622e:	bf48      	it	mi
 8006230:	b2b6      	uxthmi	r6, r6
 8006232:	e7e6      	b.n	8006202 <_printf_i+0x182>
 8006234:	4615      	mov	r5, r2
 8006236:	e7bb      	b.n	80061b0 <_printf_i+0x130>
 8006238:	682b      	ldr	r3, [r5, #0]
 800623a:	6826      	ldr	r6, [r4, #0]
 800623c:	6961      	ldr	r1, [r4, #20]
 800623e:	1d18      	adds	r0, r3, #4
 8006240:	6028      	str	r0, [r5, #0]
 8006242:	0635      	lsls	r5, r6, #24
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	d501      	bpl.n	800624c <_printf_i+0x1cc>
 8006248:	6019      	str	r1, [r3, #0]
 800624a:	e002      	b.n	8006252 <_printf_i+0x1d2>
 800624c:	0670      	lsls	r0, r6, #25
 800624e:	d5fb      	bpl.n	8006248 <_printf_i+0x1c8>
 8006250:	8019      	strh	r1, [r3, #0]
 8006252:	2300      	movs	r3, #0
 8006254:	6123      	str	r3, [r4, #16]
 8006256:	4615      	mov	r5, r2
 8006258:	e7ba      	b.n	80061d0 <_printf_i+0x150>
 800625a:	682b      	ldr	r3, [r5, #0]
 800625c:	1d1a      	adds	r2, r3, #4
 800625e:	602a      	str	r2, [r5, #0]
 8006260:	681d      	ldr	r5, [r3, #0]
 8006262:	6862      	ldr	r2, [r4, #4]
 8006264:	2100      	movs	r1, #0
 8006266:	4628      	mov	r0, r5
 8006268:	f7f9 ffca 	bl	8000200 <memchr>
 800626c:	b108      	cbz	r0, 8006272 <_printf_i+0x1f2>
 800626e:	1b40      	subs	r0, r0, r5
 8006270:	6060      	str	r0, [r4, #4]
 8006272:	6863      	ldr	r3, [r4, #4]
 8006274:	6123      	str	r3, [r4, #16]
 8006276:	2300      	movs	r3, #0
 8006278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800627c:	e7a8      	b.n	80061d0 <_printf_i+0x150>
 800627e:	6923      	ldr	r3, [r4, #16]
 8006280:	462a      	mov	r2, r5
 8006282:	4649      	mov	r1, r9
 8006284:	4640      	mov	r0, r8
 8006286:	47d0      	blx	sl
 8006288:	3001      	adds	r0, #1
 800628a:	d0ab      	beq.n	80061e4 <_printf_i+0x164>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	079b      	lsls	r3, r3, #30
 8006290:	d413      	bmi.n	80062ba <_printf_i+0x23a>
 8006292:	68e0      	ldr	r0, [r4, #12]
 8006294:	9b03      	ldr	r3, [sp, #12]
 8006296:	4298      	cmp	r0, r3
 8006298:	bfb8      	it	lt
 800629a:	4618      	movlt	r0, r3
 800629c:	e7a4      	b.n	80061e8 <_printf_i+0x168>
 800629e:	2301      	movs	r3, #1
 80062a0:	4632      	mov	r2, r6
 80062a2:	4649      	mov	r1, r9
 80062a4:	4640      	mov	r0, r8
 80062a6:	47d0      	blx	sl
 80062a8:	3001      	adds	r0, #1
 80062aa:	d09b      	beq.n	80061e4 <_printf_i+0x164>
 80062ac:	3501      	adds	r5, #1
 80062ae:	68e3      	ldr	r3, [r4, #12]
 80062b0:	9903      	ldr	r1, [sp, #12]
 80062b2:	1a5b      	subs	r3, r3, r1
 80062b4:	42ab      	cmp	r3, r5
 80062b6:	dcf2      	bgt.n	800629e <_printf_i+0x21e>
 80062b8:	e7eb      	b.n	8006292 <_printf_i+0x212>
 80062ba:	2500      	movs	r5, #0
 80062bc:	f104 0619 	add.w	r6, r4, #25
 80062c0:	e7f5      	b.n	80062ae <_printf_i+0x22e>
 80062c2:	bf00      	nop
 80062c4:	08007455 	.word	0x08007455
 80062c8:	08007466 	.word	0x08007466

080062cc <memcpy>:
 80062cc:	440a      	add	r2, r1
 80062ce:	4291      	cmp	r1, r2
 80062d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80062d4:	d100      	bne.n	80062d8 <memcpy+0xc>
 80062d6:	4770      	bx	lr
 80062d8:	b510      	push	{r4, lr}
 80062da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062e2:	4291      	cmp	r1, r2
 80062e4:	d1f9      	bne.n	80062da <memcpy+0xe>
 80062e6:	bd10      	pop	{r4, pc}

080062e8 <memmove>:
 80062e8:	4288      	cmp	r0, r1
 80062ea:	b510      	push	{r4, lr}
 80062ec:	eb01 0402 	add.w	r4, r1, r2
 80062f0:	d902      	bls.n	80062f8 <memmove+0x10>
 80062f2:	4284      	cmp	r4, r0
 80062f4:	4623      	mov	r3, r4
 80062f6:	d807      	bhi.n	8006308 <memmove+0x20>
 80062f8:	1e43      	subs	r3, r0, #1
 80062fa:	42a1      	cmp	r1, r4
 80062fc:	d008      	beq.n	8006310 <memmove+0x28>
 80062fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006302:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006306:	e7f8      	b.n	80062fa <memmove+0x12>
 8006308:	4402      	add	r2, r0
 800630a:	4601      	mov	r1, r0
 800630c:	428a      	cmp	r2, r1
 800630e:	d100      	bne.n	8006312 <memmove+0x2a>
 8006310:	bd10      	pop	{r4, pc}
 8006312:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006316:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800631a:	e7f7      	b.n	800630c <memmove+0x24>

0800631c <_free_r>:
 800631c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800631e:	2900      	cmp	r1, #0
 8006320:	d044      	beq.n	80063ac <_free_r+0x90>
 8006322:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006326:	9001      	str	r0, [sp, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	f1a1 0404 	sub.w	r4, r1, #4
 800632e:	bfb8      	it	lt
 8006330:	18e4      	addlt	r4, r4, r3
 8006332:	f000 f913 	bl	800655c <__malloc_lock>
 8006336:	4a1e      	ldr	r2, [pc, #120]	; (80063b0 <_free_r+0x94>)
 8006338:	9801      	ldr	r0, [sp, #4]
 800633a:	6813      	ldr	r3, [r2, #0]
 800633c:	b933      	cbnz	r3, 800634c <_free_r+0x30>
 800633e:	6063      	str	r3, [r4, #4]
 8006340:	6014      	str	r4, [r2, #0]
 8006342:	b003      	add	sp, #12
 8006344:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006348:	f000 b90e 	b.w	8006568 <__malloc_unlock>
 800634c:	42a3      	cmp	r3, r4
 800634e:	d908      	bls.n	8006362 <_free_r+0x46>
 8006350:	6825      	ldr	r5, [r4, #0]
 8006352:	1961      	adds	r1, r4, r5
 8006354:	428b      	cmp	r3, r1
 8006356:	bf01      	itttt	eq
 8006358:	6819      	ldreq	r1, [r3, #0]
 800635a:	685b      	ldreq	r3, [r3, #4]
 800635c:	1949      	addeq	r1, r1, r5
 800635e:	6021      	streq	r1, [r4, #0]
 8006360:	e7ed      	b.n	800633e <_free_r+0x22>
 8006362:	461a      	mov	r2, r3
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	b10b      	cbz	r3, 800636c <_free_r+0x50>
 8006368:	42a3      	cmp	r3, r4
 800636a:	d9fa      	bls.n	8006362 <_free_r+0x46>
 800636c:	6811      	ldr	r1, [r2, #0]
 800636e:	1855      	adds	r5, r2, r1
 8006370:	42a5      	cmp	r5, r4
 8006372:	d10b      	bne.n	800638c <_free_r+0x70>
 8006374:	6824      	ldr	r4, [r4, #0]
 8006376:	4421      	add	r1, r4
 8006378:	1854      	adds	r4, r2, r1
 800637a:	42a3      	cmp	r3, r4
 800637c:	6011      	str	r1, [r2, #0]
 800637e:	d1e0      	bne.n	8006342 <_free_r+0x26>
 8006380:	681c      	ldr	r4, [r3, #0]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	6053      	str	r3, [r2, #4]
 8006386:	4421      	add	r1, r4
 8006388:	6011      	str	r1, [r2, #0]
 800638a:	e7da      	b.n	8006342 <_free_r+0x26>
 800638c:	d902      	bls.n	8006394 <_free_r+0x78>
 800638e:	230c      	movs	r3, #12
 8006390:	6003      	str	r3, [r0, #0]
 8006392:	e7d6      	b.n	8006342 <_free_r+0x26>
 8006394:	6825      	ldr	r5, [r4, #0]
 8006396:	1961      	adds	r1, r4, r5
 8006398:	428b      	cmp	r3, r1
 800639a:	bf04      	itt	eq
 800639c:	6819      	ldreq	r1, [r3, #0]
 800639e:	685b      	ldreq	r3, [r3, #4]
 80063a0:	6063      	str	r3, [r4, #4]
 80063a2:	bf04      	itt	eq
 80063a4:	1949      	addeq	r1, r1, r5
 80063a6:	6021      	streq	r1, [r4, #0]
 80063a8:	6054      	str	r4, [r2, #4]
 80063aa:	e7ca      	b.n	8006342 <_free_r+0x26>
 80063ac:	b003      	add	sp, #12
 80063ae:	bd30      	pop	{r4, r5, pc}
 80063b0:	20000208 	.word	0x20000208

080063b4 <sbrk_aligned>:
 80063b4:	b570      	push	{r4, r5, r6, lr}
 80063b6:	4e0e      	ldr	r6, [pc, #56]	; (80063f0 <sbrk_aligned+0x3c>)
 80063b8:	460c      	mov	r4, r1
 80063ba:	6831      	ldr	r1, [r6, #0]
 80063bc:	4605      	mov	r5, r0
 80063be:	b911      	cbnz	r1, 80063c6 <sbrk_aligned+0x12>
 80063c0:	f000 f8bc 	bl	800653c <_sbrk_r>
 80063c4:	6030      	str	r0, [r6, #0]
 80063c6:	4621      	mov	r1, r4
 80063c8:	4628      	mov	r0, r5
 80063ca:	f000 f8b7 	bl	800653c <_sbrk_r>
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	d00a      	beq.n	80063e8 <sbrk_aligned+0x34>
 80063d2:	1cc4      	adds	r4, r0, #3
 80063d4:	f024 0403 	bic.w	r4, r4, #3
 80063d8:	42a0      	cmp	r0, r4
 80063da:	d007      	beq.n	80063ec <sbrk_aligned+0x38>
 80063dc:	1a21      	subs	r1, r4, r0
 80063de:	4628      	mov	r0, r5
 80063e0:	f000 f8ac 	bl	800653c <_sbrk_r>
 80063e4:	3001      	adds	r0, #1
 80063e6:	d101      	bne.n	80063ec <sbrk_aligned+0x38>
 80063e8:	f04f 34ff 	mov.w	r4, #4294967295
 80063ec:	4620      	mov	r0, r4
 80063ee:	bd70      	pop	{r4, r5, r6, pc}
 80063f0:	2000020c 	.word	0x2000020c

080063f4 <_malloc_r>:
 80063f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063f8:	1ccd      	adds	r5, r1, #3
 80063fa:	f025 0503 	bic.w	r5, r5, #3
 80063fe:	3508      	adds	r5, #8
 8006400:	2d0c      	cmp	r5, #12
 8006402:	bf38      	it	cc
 8006404:	250c      	movcc	r5, #12
 8006406:	2d00      	cmp	r5, #0
 8006408:	4607      	mov	r7, r0
 800640a:	db01      	blt.n	8006410 <_malloc_r+0x1c>
 800640c:	42a9      	cmp	r1, r5
 800640e:	d905      	bls.n	800641c <_malloc_r+0x28>
 8006410:	230c      	movs	r3, #12
 8006412:	603b      	str	r3, [r7, #0]
 8006414:	2600      	movs	r6, #0
 8006416:	4630      	mov	r0, r6
 8006418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800641c:	4e2e      	ldr	r6, [pc, #184]	; (80064d8 <_malloc_r+0xe4>)
 800641e:	f000 f89d 	bl	800655c <__malloc_lock>
 8006422:	6833      	ldr	r3, [r6, #0]
 8006424:	461c      	mov	r4, r3
 8006426:	bb34      	cbnz	r4, 8006476 <_malloc_r+0x82>
 8006428:	4629      	mov	r1, r5
 800642a:	4638      	mov	r0, r7
 800642c:	f7ff ffc2 	bl	80063b4 <sbrk_aligned>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	4604      	mov	r4, r0
 8006434:	d14d      	bne.n	80064d2 <_malloc_r+0xde>
 8006436:	6834      	ldr	r4, [r6, #0]
 8006438:	4626      	mov	r6, r4
 800643a:	2e00      	cmp	r6, #0
 800643c:	d140      	bne.n	80064c0 <_malloc_r+0xcc>
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	4631      	mov	r1, r6
 8006442:	4638      	mov	r0, r7
 8006444:	eb04 0803 	add.w	r8, r4, r3
 8006448:	f000 f878 	bl	800653c <_sbrk_r>
 800644c:	4580      	cmp	r8, r0
 800644e:	d13a      	bne.n	80064c6 <_malloc_r+0xd2>
 8006450:	6821      	ldr	r1, [r4, #0]
 8006452:	3503      	adds	r5, #3
 8006454:	1a6d      	subs	r5, r5, r1
 8006456:	f025 0503 	bic.w	r5, r5, #3
 800645a:	3508      	adds	r5, #8
 800645c:	2d0c      	cmp	r5, #12
 800645e:	bf38      	it	cc
 8006460:	250c      	movcc	r5, #12
 8006462:	4629      	mov	r1, r5
 8006464:	4638      	mov	r0, r7
 8006466:	f7ff ffa5 	bl	80063b4 <sbrk_aligned>
 800646a:	3001      	adds	r0, #1
 800646c:	d02b      	beq.n	80064c6 <_malloc_r+0xd2>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	442b      	add	r3, r5
 8006472:	6023      	str	r3, [r4, #0]
 8006474:	e00e      	b.n	8006494 <_malloc_r+0xa0>
 8006476:	6822      	ldr	r2, [r4, #0]
 8006478:	1b52      	subs	r2, r2, r5
 800647a:	d41e      	bmi.n	80064ba <_malloc_r+0xc6>
 800647c:	2a0b      	cmp	r2, #11
 800647e:	d916      	bls.n	80064ae <_malloc_r+0xba>
 8006480:	1961      	adds	r1, r4, r5
 8006482:	42a3      	cmp	r3, r4
 8006484:	6025      	str	r5, [r4, #0]
 8006486:	bf18      	it	ne
 8006488:	6059      	strne	r1, [r3, #4]
 800648a:	6863      	ldr	r3, [r4, #4]
 800648c:	bf08      	it	eq
 800648e:	6031      	streq	r1, [r6, #0]
 8006490:	5162      	str	r2, [r4, r5]
 8006492:	604b      	str	r3, [r1, #4]
 8006494:	4638      	mov	r0, r7
 8006496:	f104 060b 	add.w	r6, r4, #11
 800649a:	f000 f865 	bl	8006568 <__malloc_unlock>
 800649e:	f026 0607 	bic.w	r6, r6, #7
 80064a2:	1d23      	adds	r3, r4, #4
 80064a4:	1af2      	subs	r2, r6, r3
 80064a6:	d0b6      	beq.n	8006416 <_malloc_r+0x22>
 80064a8:	1b9b      	subs	r3, r3, r6
 80064aa:	50a3      	str	r3, [r4, r2]
 80064ac:	e7b3      	b.n	8006416 <_malloc_r+0x22>
 80064ae:	6862      	ldr	r2, [r4, #4]
 80064b0:	42a3      	cmp	r3, r4
 80064b2:	bf0c      	ite	eq
 80064b4:	6032      	streq	r2, [r6, #0]
 80064b6:	605a      	strne	r2, [r3, #4]
 80064b8:	e7ec      	b.n	8006494 <_malloc_r+0xa0>
 80064ba:	4623      	mov	r3, r4
 80064bc:	6864      	ldr	r4, [r4, #4]
 80064be:	e7b2      	b.n	8006426 <_malloc_r+0x32>
 80064c0:	4634      	mov	r4, r6
 80064c2:	6876      	ldr	r6, [r6, #4]
 80064c4:	e7b9      	b.n	800643a <_malloc_r+0x46>
 80064c6:	230c      	movs	r3, #12
 80064c8:	603b      	str	r3, [r7, #0]
 80064ca:	4638      	mov	r0, r7
 80064cc:	f000 f84c 	bl	8006568 <__malloc_unlock>
 80064d0:	e7a1      	b.n	8006416 <_malloc_r+0x22>
 80064d2:	6025      	str	r5, [r4, #0]
 80064d4:	e7de      	b.n	8006494 <_malloc_r+0xa0>
 80064d6:	bf00      	nop
 80064d8:	20000208 	.word	0x20000208

080064dc <_realloc_r>:
 80064dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064e0:	4680      	mov	r8, r0
 80064e2:	4614      	mov	r4, r2
 80064e4:	460e      	mov	r6, r1
 80064e6:	b921      	cbnz	r1, 80064f2 <_realloc_r+0x16>
 80064e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064ec:	4611      	mov	r1, r2
 80064ee:	f7ff bf81 	b.w	80063f4 <_malloc_r>
 80064f2:	b92a      	cbnz	r2, 8006500 <_realloc_r+0x24>
 80064f4:	f7ff ff12 	bl	800631c <_free_r>
 80064f8:	4625      	mov	r5, r4
 80064fa:	4628      	mov	r0, r5
 80064fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006500:	f000 f838 	bl	8006574 <_malloc_usable_size_r>
 8006504:	4284      	cmp	r4, r0
 8006506:	4607      	mov	r7, r0
 8006508:	d802      	bhi.n	8006510 <_realloc_r+0x34>
 800650a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800650e:	d812      	bhi.n	8006536 <_realloc_r+0x5a>
 8006510:	4621      	mov	r1, r4
 8006512:	4640      	mov	r0, r8
 8006514:	f7ff ff6e 	bl	80063f4 <_malloc_r>
 8006518:	4605      	mov	r5, r0
 800651a:	2800      	cmp	r0, #0
 800651c:	d0ed      	beq.n	80064fa <_realloc_r+0x1e>
 800651e:	42bc      	cmp	r4, r7
 8006520:	4622      	mov	r2, r4
 8006522:	4631      	mov	r1, r6
 8006524:	bf28      	it	cs
 8006526:	463a      	movcs	r2, r7
 8006528:	f7ff fed0 	bl	80062cc <memcpy>
 800652c:	4631      	mov	r1, r6
 800652e:	4640      	mov	r0, r8
 8006530:	f7ff fef4 	bl	800631c <_free_r>
 8006534:	e7e1      	b.n	80064fa <_realloc_r+0x1e>
 8006536:	4635      	mov	r5, r6
 8006538:	e7df      	b.n	80064fa <_realloc_r+0x1e>
	...

0800653c <_sbrk_r>:
 800653c:	b538      	push	{r3, r4, r5, lr}
 800653e:	4d06      	ldr	r5, [pc, #24]	; (8006558 <_sbrk_r+0x1c>)
 8006540:	2300      	movs	r3, #0
 8006542:	4604      	mov	r4, r0
 8006544:	4608      	mov	r0, r1
 8006546:	602b      	str	r3, [r5, #0]
 8006548:	f7fb faea 	bl	8001b20 <_sbrk>
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	d102      	bne.n	8006556 <_sbrk_r+0x1a>
 8006550:	682b      	ldr	r3, [r5, #0]
 8006552:	b103      	cbz	r3, 8006556 <_sbrk_r+0x1a>
 8006554:	6023      	str	r3, [r4, #0]
 8006556:	bd38      	pop	{r3, r4, r5, pc}
 8006558:	20000210 	.word	0x20000210

0800655c <__malloc_lock>:
 800655c:	4801      	ldr	r0, [pc, #4]	; (8006564 <__malloc_lock+0x8>)
 800655e:	f000 b811 	b.w	8006584 <__retarget_lock_acquire_recursive>
 8006562:	bf00      	nop
 8006564:	20000214 	.word	0x20000214

08006568 <__malloc_unlock>:
 8006568:	4801      	ldr	r0, [pc, #4]	; (8006570 <__malloc_unlock+0x8>)
 800656a:	f000 b80c 	b.w	8006586 <__retarget_lock_release_recursive>
 800656e:	bf00      	nop
 8006570:	20000214 	.word	0x20000214

08006574 <_malloc_usable_size_r>:
 8006574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006578:	1f18      	subs	r0, r3, #4
 800657a:	2b00      	cmp	r3, #0
 800657c:	bfbc      	itt	lt
 800657e:	580b      	ldrlt	r3, [r1, r0]
 8006580:	18c0      	addlt	r0, r0, r3
 8006582:	4770      	bx	lr

08006584 <__retarget_lock_acquire_recursive>:
 8006584:	4770      	bx	lr

08006586 <__retarget_lock_release_recursive>:
 8006586:	4770      	bx	lr

08006588 <powf>:
 8006588:	b508      	push	{r3, lr}
 800658a:	ed2d 8b04 	vpush	{d8-d9}
 800658e:	eeb0 8a60 	vmov.f32	s16, s1
 8006592:	eeb0 9a40 	vmov.f32	s18, s0
 8006596:	f000 f84f 	bl	8006638 <__ieee754_powf>
 800659a:	eeb4 8a48 	vcmp.f32	s16, s16
 800659e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065a2:	eef0 8a40 	vmov.f32	s17, s0
 80065a6:	d63e      	bvs.n	8006626 <powf+0x9e>
 80065a8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80065ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b0:	d112      	bne.n	80065d8 <powf+0x50>
 80065b2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80065b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ba:	d039      	beq.n	8006630 <powf+0xa8>
 80065bc:	eeb0 0a48 	vmov.f32	s0, s16
 80065c0:	f000 fb35 	bl	8006c2e <finitef>
 80065c4:	b378      	cbz	r0, 8006626 <powf+0x9e>
 80065c6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80065ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ce:	d52a      	bpl.n	8006626 <powf+0x9e>
 80065d0:	f7ff fb3a 	bl	8005c48 <__errno>
 80065d4:	2322      	movs	r3, #34	; 0x22
 80065d6:	e014      	b.n	8006602 <powf+0x7a>
 80065d8:	f000 fb29 	bl	8006c2e <finitef>
 80065dc:	b998      	cbnz	r0, 8006606 <powf+0x7e>
 80065de:	eeb0 0a49 	vmov.f32	s0, s18
 80065e2:	f000 fb24 	bl	8006c2e <finitef>
 80065e6:	b170      	cbz	r0, 8006606 <powf+0x7e>
 80065e8:	eeb0 0a48 	vmov.f32	s0, s16
 80065ec:	f000 fb1f 	bl	8006c2e <finitef>
 80065f0:	b148      	cbz	r0, 8006606 <powf+0x7e>
 80065f2:	eef4 8a68 	vcmp.f32	s17, s17
 80065f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065fa:	d7e9      	bvc.n	80065d0 <powf+0x48>
 80065fc:	f7ff fb24 	bl	8005c48 <__errno>
 8006600:	2321      	movs	r3, #33	; 0x21
 8006602:	6003      	str	r3, [r0, #0]
 8006604:	e00f      	b.n	8006626 <powf+0x9e>
 8006606:	eef5 8a40 	vcmp.f32	s17, #0.0
 800660a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800660e:	d10a      	bne.n	8006626 <powf+0x9e>
 8006610:	eeb0 0a49 	vmov.f32	s0, s18
 8006614:	f000 fb0b 	bl	8006c2e <finitef>
 8006618:	b128      	cbz	r0, 8006626 <powf+0x9e>
 800661a:	eeb0 0a48 	vmov.f32	s0, s16
 800661e:	f000 fb06 	bl	8006c2e <finitef>
 8006622:	2800      	cmp	r0, #0
 8006624:	d1d4      	bne.n	80065d0 <powf+0x48>
 8006626:	eeb0 0a68 	vmov.f32	s0, s17
 800662a:	ecbd 8b04 	vpop	{d8-d9}
 800662e:	bd08      	pop	{r3, pc}
 8006630:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8006634:	e7f7      	b.n	8006626 <powf+0x9e>
	...

08006638 <__ieee754_powf>:
 8006638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800663c:	ee10 4a90 	vmov	r4, s1
 8006640:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8006644:	ed2d 8b02 	vpush	{d8}
 8006648:	ee10 6a10 	vmov	r6, s0
 800664c:	eeb0 8a40 	vmov.f32	s16, s0
 8006650:	eef0 8a60 	vmov.f32	s17, s1
 8006654:	d10c      	bne.n	8006670 <__ieee754_powf+0x38>
 8006656:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800665a:	0076      	lsls	r6, r6, #1
 800665c:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8006660:	f240 8296 	bls.w	8006b90 <__ieee754_powf+0x558>
 8006664:	ee38 0a28 	vadd.f32	s0, s16, s17
 8006668:	ecbd 8b02 	vpop	{d8}
 800666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006670:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8006674:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8006678:	dcf4      	bgt.n	8006664 <__ieee754_powf+0x2c>
 800667a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800667e:	dd08      	ble.n	8006692 <__ieee754_powf+0x5a>
 8006680:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8006684:	d1ee      	bne.n	8006664 <__ieee754_powf+0x2c>
 8006686:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800668a:	0064      	lsls	r4, r4, #1
 800668c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8006690:	e7e6      	b.n	8006660 <__ieee754_powf+0x28>
 8006692:	2e00      	cmp	r6, #0
 8006694:	da20      	bge.n	80066d8 <__ieee754_powf+0xa0>
 8006696:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800669a:	da2d      	bge.n	80066f8 <__ieee754_powf+0xc0>
 800669c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80066a0:	f2c0 827f 	blt.w	8006ba2 <__ieee754_powf+0x56a>
 80066a4:	ea4f 53e8 	mov.w	r3, r8, asr #23
 80066a8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80066ac:	fa48 f703 	asr.w	r7, r8, r3
 80066b0:	fa07 f303 	lsl.w	r3, r7, r3
 80066b4:	4543      	cmp	r3, r8
 80066b6:	f040 8274 	bne.w	8006ba2 <__ieee754_powf+0x56a>
 80066ba:	f007 0701 	and.w	r7, r7, #1
 80066be:	f1c7 0702 	rsb	r7, r7, #2
 80066c2:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80066c6:	d11f      	bne.n	8006708 <__ieee754_powf+0xd0>
 80066c8:	2c00      	cmp	r4, #0
 80066ca:	f280 8267 	bge.w	8006b9c <__ieee754_powf+0x564>
 80066ce:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80066d2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80066d6:	e7c7      	b.n	8006668 <__ieee754_powf+0x30>
 80066d8:	2700      	movs	r7, #0
 80066da:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 80066de:	d1f0      	bne.n	80066c2 <__ieee754_powf+0x8a>
 80066e0:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 80066e4:	f000 8254 	beq.w	8006b90 <__ieee754_powf+0x558>
 80066e8:	dd08      	ble.n	80066fc <__ieee754_powf+0xc4>
 80066ea:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 80069f4 <__ieee754_powf+0x3bc>
 80066ee:	2c00      	cmp	r4, #0
 80066f0:	bfa8      	it	ge
 80066f2:	eeb0 0a68 	vmovge.f32	s0, s17
 80066f6:	e7b7      	b.n	8006668 <__ieee754_powf+0x30>
 80066f8:	2702      	movs	r7, #2
 80066fa:	e7ee      	b.n	80066da <__ieee754_powf+0xa2>
 80066fc:	2c00      	cmp	r4, #0
 80066fe:	f280 824a 	bge.w	8006b96 <__ieee754_powf+0x55e>
 8006702:	eeb1 0a68 	vneg.f32	s0, s17
 8006706:	e7af      	b.n	8006668 <__ieee754_powf+0x30>
 8006708:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800670c:	d102      	bne.n	8006714 <__ieee754_powf+0xdc>
 800670e:	ee28 0a08 	vmul.f32	s0, s16, s16
 8006712:	e7a9      	b.n	8006668 <__ieee754_powf+0x30>
 8006714:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8006718:	eeb0 0a48 	vmov.f32	s0, s16
 800671c:	d107      	bne.n	800672e <__ieee754_powf+0xf6>
 800671e:	2e00      	cmp	r6, #0
 8006720:	db05      	blt.n	800672e <__ieee754_powf+0xf6>
 8006722:	ecbd 8b02 	vpop	{d8}
 8006726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800672a:	f000 ba53 	b.w	8006bd4 <__ieee754_sqrtf>
 800672e:	f000 fa77 	bl	8006c20 <fabsf>
 8006732:	b125      	cbz	r5, 800673e <__ieee754_powf+0x106>
 8006734:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8006738:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800673c:	d116      	bne.n	800676c <__ieee754_powf+0x134>
 800673e:	2c00      	cmp	r4, #0
 8006740:	bfbc      	itt	lt
 8006742:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8006746:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800674a:	2e00      	cmp	r6, #0
 800674c:	da8c      	bge.n	8006668 <__ieee754_powf+0x30>
 800674e:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8006752:	ea55 0307 	orrs.w	r3, r5, r7
 8006756:	d104      	bne.n	8006762 <__ieee754_powf+0x12a>
 8006758:	ee70 7a40 	vsub.f32	s15, s0, s0
 800675c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006760:	e782      	b.n	8006668 <__ieee754_powf+0x30>
 8006762:	2f01      	cmp	r7, #1
 8006764:	d180      	bne.n	8006668 <__ieee754_powf+0x30>
 8006766:	eeb1 0a40 	vneg.f32	s0, s0
 800676a:	e77d      	b.n	8006668 <__ieee754_powf+0x30>
 800676c:	0ff0      	lsrs	r0, r6, #31
 800676e:	3801      	subs	r0, #1
 8006770:	ea57 0300 	orrs.w	r3, r7, r0
 8006774:	d104      	bne.n	8006780 <__ieee754_powf+0x148>
 8006776:	ee38 8a48 	vsub.f32	s16, s16, s16
 800677a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800677e:	e773      	b.n	8006668 <__ieee754_powf+0x30>
 8006780:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8006784:	dd74      	ble.n	8006870 <__ieee754_powf+0x238>
 8006786:	4b9c      	ldr	r3, [pc, #624]	; (80069f8 <__ieee754_powf+0x3c0>)
 8006788:	429d      	cmp	r5, r3
 800678a:	dc08      	bgt.n	800679e <__ieee754_powf+0x166>
 800678c:	2c00      	cmp	r4, #0
 800678e:	da0b      	bge.n	80067a8 <__ieee754_powf+0x170>
 8006790:	2000      	movs	r0, #0
 8006792:	ecbd 8b02 	vpop	{d8}
 8006796:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800679a:	f000 ba3b 	b.w	8006c14 <__math_oflowf>
 800679e:	4b97      	ldr	r3, [pc, #604]	; (80069fc <__ieee754_powf+0x3c4>)
 80067a0:	429d      	cmp	r5, r3
 80067a2:	dd08      	ble.n	80067b6 <__ieee754_powf+0x17e>
 80067a4:	2c00      	cmp	r4, #0
 80067a6:	dcf3      	bgt.n	8006790 <__ieee754_powf+0x158>
 80067a8:	2000      	movs	r0, #0
 80067aa:	ecbd 8b02 	vpop	{d8}
 80067ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067b2:	f000 ba29 	b.w	8006c08 <__math_uflowf>
 80067b6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80067ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 80067be:	eddf 6a90 	vldr	s13, [pc, #576]	; 8006a00 <__ieee754_powf+0x3c8>
 80067c2:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80067c6:	eee0 6a67 	vfms.f32	s13, s0, s15
 80067ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80067ce:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80067d2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80067d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067da:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8006a04 <__ieee754_powf+0x3cc>
 80067de:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80067e2:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8006a08 <__ieee754_powf+0x3d0>
 80067e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80067ea:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8006a0c <__ieee754_powf+0x3d4>
 80067ee:	eef0 6a67 	vmov.f32	s13, s15
 80067f2:	eee0 6a07 	vfma.f32	s13, s0, s14
 80067f6:	ee16 3a90 	vmov	r3, s13
 80067fa:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80067fe:	f023 030f 	bic.w	r3, r3, #15
 8006802:	ee00 3a90 	vmov	s1, r3
 8006806:	eee0 0a47 	vfms.f32	s1, s0, s14
 800680a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800680e:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8006812:	f024 040f 	bic.w	r4, r4, #15
 8006816:	ee07 4a10 	vmov	s14, r4
 800681a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800681e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8006822:	ee07 3a90 	vmov	s15, r3
 8006826:	eee7 0a27 	vfma.f32	s1, s14, s15
 800682a:	3f01      	subs	r7, #1
 800682c:	ea57 0200 	orrs.w	r2, r7, r0
 8006830:	ee07 4a10 	vmov	s14, r4
 8006834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006838:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800683c:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8006840:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8006844:	ee17 4a10 	vmov	r4, s14
 8006848:	bf08      	it	eq
 800684a:	eeb0 8a40 	vmoveq.f32	s16, s0
 800684e:	2c00      	cmp	r4, #0
 8006850:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006854:	f340 817e 	ble.w	8006b54 <__ieee754_powf+0x51c>
 8006858:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800685c:	f340 80f8 	ble.w	8006a50 <__ieee754_powf+0x418>
 8006860:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006868:	bf4c      	ite	mi
 800686a:	2001      	movmi	r0, #1
 800686c:	2000      	movpl	r0, #0
 800686e:	e790      	b.n	8006792 <__ieee754_powf+0x15a>
 8006870:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8006874:	bf01      	itttt	eq
 8006876:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8006a10 <__ieee754_powf+0x3d8>
 800687a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800687e:	f06f 0217 	mvneq.w	r2, #23
 8006882:	ee17 5a90 	vmoveq	r5, s15
 8006886:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800688a:	bf18      	it	ne
 800688c:	2200      	movne	r2, #0
 800688e:	3b7f      	subs	r3, #127	; 0x7f
 8006890:	4413      	add	r3, r2
 8006892:	4a60      	ldr	r2, [pc, #384]	; (8006a14 <__ieee754_powf+0x3dc>)
 8006894:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8006898:	4295      	cmp	r5, r2
 800689a:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800689e:	dd06      	ble.n	80068ae <__ieee754_powf+0x276>
 80068a0:	4a5d      	ldr	r2, [pc, #372]	; (8006a18 <__ieee754_powf+0x3e0>)
 80068a2:	4295      	cmp	r5, r2
 80068a4:	f340 80a4 	ble.w	80069f0 <__ieee754_powf+0x3b8>
 80068a8:	3301      	adds	r3, #1
 80068aa:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80068ae:	2500      	movs	r5, #0
 80068b0:	4a5a      	ldr	r2, [pc, #360]	; (8006a1c <__ieee754_powf+0x3e4>)
 80068b2:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80068b6:	ee07 1a90 	vmov	s15, r1
 80068ba:	ed92 7a00 	vldr	s14, [r2]
 80068be:	4a58      	ldr	r2, [pc, #352]	; (8006a20 <__ieee754_powf+0x3e8>)
 80068c0:	ee37 6a27 	vadd.f32	s12, s14, s15
 80068c4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80068c8:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80068cc:	1049      	asrs	r1, r1, #1
 80068ce:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80068d2:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80068d6:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 80068da:	ee37 5ac7 	vsub.f32	s10, s15, s14
 80068de:	ee06 1a10 	vmov	s12, r1
 80068e2:	ee65 4a26 	vmul.f32	s9, s10, s13
 80068e6:	ee36 7a47 	vsub.f32	s14, s12, s14
 80068ea:	ee14 6a90 	vmov	r6, s9
 80068ee:	4016      	ands	r6, r2
 80068f0:	ee05 6a90 	vmov	s11, r6
 80068f4:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80068f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068fc:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006a24 <__ieee754_powf+0x3ec>
 8006900:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8006904:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8006908:	ee25 6a26 	vmul.f32	s12, s10, s13
 800690c:	eddf 6a46 	vldr	s13, [pc, #280]	; 8006a28 <__ieee754_powf+0x3f0>
 8006910:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8006914:	eddf 6a45 	vldr	s13, [pc, #276]	; 8006a2c <__ieee754_powf+0x3f4>
 8006918:	eee7 6a27 	vfma.f32	s13, s14, s15
 800691c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8006a00 <__ieee754_powf+0x3c8>
 8006920:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006924:	eddf 6a42 	vldr	s13, [pc, #264]	; 8006a30 <__ieee754_powf+0x3f8>
 8006928:	eee7 6a27 	vfma.f32	s13, s14, s15
 800692c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8006a34 <__ieee754_powf+0x3fc>
 8006930:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006934:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8006938:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800693c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8006940:	eee5 6a07 	vfma.f32	s13, s10, s14
 8006944:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8006948:	eef0 7a45 	vmov.f32	s15, s10
 800694c:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8006950:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006954:	ee17 1a90 	vmov	r1, s15
 8006958:	4011      	ands	r1, r2
 800695a:	ee07 1a90 	vmov	s15, r1
 800695e:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8006962:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8006966:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800696a:	ee27 7a24 	vmul.f32	s14, s14, s9
 800696e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8006972:	eeb0 6a47 	vmov.f32	s12, s14
 8006976:	eea5 6aa7 	vfma.f32	s12, s11, s15
 800697a:	ee16 1a10 	vmov	r1, s12
 800697e:	4011      	ands	r1, r2
 8006980:	ee06 1a90 	vmov	s13, r1
 8006984:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8006988:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006a38 <__ieee754_powf+0x400>
 800698c:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8006a3c <__ieee754_powf+0x404>
 8006990:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006994:	ee06 1a10 	vmov	s12, r1
 8006998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800699c:	eddf 7a28 	vldr	s15, [pc, #160]	; 8006a40 <__ieee754_powf+0x408>
 80069a0:	4928      	ldr	r1, [pc, #160]	; (8006a44 <__ieee754_powf+0x40c>)
 80069a2:	eea6 7a27 	vfma.f32	s14, s12, s15
 80069a6:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80069aa:	edd1 7a00 	vldr	s15, [r1]
 80069ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069b2:	ee07 3a90 	vmov	s15, r3
 80069b6:	4b24      	ldr	r3, [pc, #144]	; (8006a48 <__ieee754_powf+0x410>)
 80069b8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80069bc:	eef0 7a47 	vmov.f32	s15, s14
 80069c0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80069c4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80069c8:	edd5 0a00 	vldr	s1, [r5]
 80069cc:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80069d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069d4:	ee17 3a90 	vmov	r3, s15
 80069d8:	4013      	ands	r3, r2
 80069da:	ee07 3a90 	vmov	s15, r3
 80069de:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80069e2:	ee76 6ae0 	vsub.f32	s13, s13, s1
 80069e6:	eee6 6a65 	vfms.f32	s13, s12, s11
 80069ea:	ee77 7a66 	vsub.f32	s15, s14, s13
 80069ee:	e70e      	b.n	800680e <__ieee754_powf+0x1d6>
 80069f0:	2501      	movs	r5, #1
 80069f2:	e75d      	b.n	80068b0 <__ieee754_powf+0x278>
 80069f4:	00000000 	.word	0x00000000
 80069f8:	3f7ffff3 	.word	0x3f7ffff3
 80069fc:	3f800007 	.word	0x3f800007
 8006a00:	3eaaaaab 	.word	0x3eaaaaab
 8006a04:	3fb8aa3b 	.word	0x3fb8aa3b
 8006a08:	36eca570 	.word	0x36eca570
 8006a0c:	3fb8aa00 	.word	0x3fb8aa00
 8006a10:	4b800000 	.word	0x4b800000
 8006a14:	001cc471 	.word	0x001cc471
 8006a18:	005db3d6 	.word	0x005db3d6
 8006a1c:	08007478 	.word	0x08007478
 8006a20:	fffff000 	.word	0xfffff000
 8006a24:	3e6c3255 	.word	0x3e6c3255
 8006a28:	3e53f142 	.word	0x3e53f142
 8006a2c:	3e8ba305 	.word	0x3e8ba305
 8006a30:	3edb6db7 	.word	0x3edb6db7
 8006a34:	3f19999a 	.word	0x3f19999a
 8006a38:	3f76384f 	.word	0x3f76384f
 8006a3c:	3f763800 	.word	0x3f763800
 8006a40:	369dc3a0 	.word	0x369dc3a0
 8006a44:	08007488 	.word	0x08007488
 8006a48:	08007480 	.word	0x08007480
 8006a4c:	3338aa3c 	.word	0x3338aa3c
 8006a50:	f040 8095 	bne.w	8006b7e <__ieee754_powf+0x546>
 8006a54:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8006a4c <__ieee754_powf+0x414>
 8006a58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006a5c:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006a60:	eef4 6ac7 	vcmpe.f32	s13, s14
 8006a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a68:	f73f aefa 	bgt.w	8006860 <__ieee754_powf+0x228>
 8006a6c:	15db      	asrs	r3, r3, #23
 8006a6e:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8006a72:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006a76:	4103      	asrs	r3, r0
 8006a78:	4423      	add	r3, r4
 8006a7a:	494b      	ldr	r1, [pc, #300]	; (8006ba8 <__ieee754_powf+0x570>)
 8006a7c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006a80:	3a7f      	subs	r2, #127	; 0x7f
 8006a82:	4111      	asrs	r1, r2
 8006a84:	ea23 0101 	bic.w	r1, r3, r1
 8006a88:	ee07 1a10 	vmov	s14, r1
 8006a8c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8006a90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006a94:	f1c2 0217 	rsb	r2, r2, #23
 8006a98:	4110      	asrs	r0, r2
 8006a9a:	2c00      	cmp	r4, #0
 8006a9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006aa0:	bfb8      	it	lt
 8006aa2:	4240      	neglt	r0, r0
 8006aa4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8006aa8:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8006bac <__ieee754_powf+0x574>
 8006aac:	eddf 6a40 	vldr	s13, [pc, #256]	; 8006bb0 <__ieee754_powf+0x578>
 8006ab0:	ee17 3a10 	vmov	r3, s14
 8006ab4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006ab8:	f023 030f 	bic.w	r3, r3, #15
 8006abc:	ee07 3a10 	vmov	s14, r3
 8006ac0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ac4:	ee27 0a00 	vmul.f32	s0, s14, s0
 8006ac8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8006acc:	eddf 7a39 	vldr	s15, [pc, #228]	; 8006bb4 <__ieee754_powf+0x57c>
 8006ad0:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8006ad4:	eef0 7a40 	vmov.f32	s15, s0
 8006ad8:	eee7 7a26 	vfma.f32	s15, s14, s13
 8006adc:	eeb0 6a67 	vmov.f32	s12, s15
 8006ae0:	eea7 6a66 	vfms.f32	s12, s14, s13
 8006ae4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8006ae8:	ee30 0a46 	vsub.f32	s0, s0, s12
 8006aec:	eddf 6a32 	vldr	s13, [pc, #200]	; 8006bb8 <__ieee754_powf+0x580>
 8006af0:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8006bbc <__ieee754_powf+0x584>
 8006af4:	eee7 6a06 	vfma.f32	s13, s14, s12
 8006af8:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8006bc0 <__ieee754_powf+0x588>
 8006afc:	eea6 6a87 	vfma.f32	s12, s13, s14
 8006b00:	eddf 6a30 	vldr	s13, [pc, #192]	; 8006bc4 <__ieee754_powf+0x58c>
 8006b04:	eee6 6a07 	vfma.f32	s13, s12, s14
 8006b08:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8006bc8 <__ieee754_powf+0x590>
 8006b0c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8006b10:	eef0 6a67 	vmov.f32	s13, s15
 8006b14:	eee6 6a47 	vfms.f32	s13, s12, s14
 8006b18:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8006b1c:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8006b20:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8006b24:	eea7 0a80 	vfma.f32	s0, s15, s0
 8006b28:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006b2c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8006b30:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006b34:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006b38:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006b3c:	ee10 3a10 	vmov	r3, s0
 8006b40:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8006b44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006b48:	da1f      	bge.n	8006b8a <__ieee754_powf+0x552>
 8006b4a:	f000 f87d 	bl	8006c48 <scalbnf>
 8006b4e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006b52:	e589      	b.n	8006668 <__ieee754_powf+0x30>
 8006b54:	4a1d      	ldr	r2, [pc, #116]	; (8006bcc <__ieee754_powf+0x594>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	dd07      	ble.n	8006b6a <__ieee754_powf+0x532>
 8006b5a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b62:	bf4c      	ite	mi
 8006b64:	2001      	movmi	r0, #1
 8006b66:	2000      	movpl	r0, #0
 8006b68:	e61f      	b.n	80067aa <__ieee754_powf+0x172>
 8006b6a:	d108      	bne.n	8006b7e <__ieee754_powf+0x546>
 8006b6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006b70:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b78:	f6ff af78 	blt.w	8006a6c <__ieee754_powf+0x434>
 8006b7c:	e7ed      	b.n	8006b5a <__ieee754_powf+0x522>
 8006b7e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8006b82:	f73f af73 	bgt.w	8006a6c <__ieee754_powf+0x434>
 8006b86:	2000      	movs	r0, #0
 8006b88:	e78c      	b.n	8006aa4 <__ieee754_powf+0x46c>
 8006b8a:	ee00 3a10 	vmov	s0, r3
 8006b8e:	e7de      	b.n	8006b4e <__ieee754_powf+0x516>
 8006b90:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006b94:	e568      	b.n	8006668 <__ieee754_powf+0x30>
 8006b96:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8006bd0 <__ieee754_powf+0x598>
 8006b9a:	e565      	b.n	8006668 <__ieee754_powf+0x30>
 8006b9c:	eeb0 0a48 	vmov.f32	s0, s16
 8006ba0:	e562      	b.n	8006668 <__ieee754_powf+0x30>
 8006ba2:	2700      	movs	r7, #0
 8006ba4:	e58d      	b.n	80066c2 <__ieee754_powf+0x8a>
 8006ba6:	bf00      	nop
 8006ba8:	007fffff 	.word	0x007fffff
 8006bac:	35bfbe8c 	.word	0x35bfbe8c
 8006bb0:	3f317200 	.word	0x3f317200
 8006bb4:	3f317218 	.word	0x3f317218
 8006bb8:	b5ddea0e 	.word	0xb5ddea0e
 8006bbc:	3331bb4c 	.word	0x3331bb4c
 8006bc0:	388ab355 	.word	0x388ab355
 8006bc4:	bb360b61 	.word	0xbb360b61
 8006bc8:	3e2aaaab 	.word	0x3e2aaaab
 8006bcc:	43160000 	.word	0x43160000
 8006bd0:	00000000 	.word	0x00000000

08006bd4 <__ieee754_sqrtf>:
 8006bd4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006bd8:	4770      	bx	lr

08006bda <with_errnof>:
 8006bda:	b513      	push	{r0, r1, r4, lr}
 8006bdc:	4604      	mov	r4, r0
 8006bde:	ed8d 0a01 	vstr	s0, [sp, #4]
 8006be2:	f7ff f831 	bl	8005c48 <__errno>
 8006be6:	ed9d 0a01 	vldr	s0, [sp, #4]
 8006bea:	6004      	str	r4, [r0, #0]
 8006bec:	b002      	add	sp, #8
 8006bee:	bd10      	pop	{r4, pc}

08006bf0 <xflowf>:
 8006bf0:	b130      	cbz	r0, 8006c00 <xflowf+0x10>
 8006bf2:	eef1 7a40 	vneg.f32	s15, s0
 8006bf6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006bfa:	2022      	movs	r0, #34	; 0x22
 8006bfc:	f7ff bfed 	b.w	8006bda <with_errnof>
 8006c00:	eef0 7a40 	vmov.f32	s15, s0
 8006c04:	e7f7      	b.n	8006bf6 <xflowf+0x6>
	...

08006c08 <__math_uflowf>:
 8006c08:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006c10 <__math_uflowf+0x8>
 8006c0c:	f7ff bff0 	b.w	8006bf0 <xflowf>
 8006c10:	10000000 	.word	0x10000000

08006c14 <__math_oflowf>:
 8006c14:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006c1c <__math_oflowf+0x8>
 8006c18:	f7ff bfea 	b.w	8006bf0 <xflowf>
 8006c1c:	70000000 	.word	0x70000000

08006c20 <fabsf>:
 8006c20:	ee10 3a10 	vmov	r3, s0
 8006c24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c28:	ee00 3a10 	vmov	s0, r3
 8006c2c:	4770      	bx	lr

08006c2e <finitef>:
 8006c2e:	b082      	sub	sp, #8
 8006c30:	ed8d 0a01 	vstr	s0, [sp, #4]
 8006c34:	9801      	ldr	r0, [sp, #4]
 8006c36:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006c3a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8006c3e:	bfac      	ite	ge
 8006c40:	2000      	movge	r0, #0
 8006c42:	2001      	movlt	r0, #1
 8006c44:	b002      	add	sp, #8
 8006c46:	4770      	bx	lr

08006c48 <scalbnf>:
 8006c48:	ee10 3a10 	vmov	r3, s0
 8006c4c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8006c50:	d025      	beq.n	8006c9e <scalbnf+0x56>
 8006c52:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8006c56:	d302      	bcc.n	8006c5e <scalbnf+0x16>
 8006c58:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006c5c:	4770      	bx	lr
 8006c5e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8006c62:	d122      	bne.n	8006caa <scalbnf+0x62>
 8006c64:	4b2a      	ldr	r3, [pc, #168]	; (8006d10 <scalbnf+0xc8>)
 8006c66:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006d14 <scalbnf+0xcc>
 8006c6a:	4298      	cmp	r0, r3
 8006c6c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006c70:	db16      	blt.n	8006ca0 <scalbnf+0x58>
 8006c72:	ee10 3a10 	vmov	r3, s0
 8006c76:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006c7a:	3a19      	subs	r2, #25
 8006c7c:	4402      	add	r2, r0
 8006c7e:	2afe      	cmp	r2, #254	; 0xfe
 8006c80:	dd15      	ble.n	8006cae <scalbnf+0x66>
 8006c82:	ee10 3a10 	vmov	r3, s0
 8006c86:	eddf 7a24 	vldr	s15, [pc, #144]	; 8006d18 <scalbnf+0xd0>
 8006c8a:	eddf 6a24 	vldr	s13, [pc, #144]	; 8006d1c <scalbnf+0xd4>
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	eeb0 7a67 	vmov.f32	s14, s15
 8006c94:	bfb8      	it	lt
 8006c96:	eef0 7a66 	vmovlt.f32	s15, s13
 8006c9a:	ee27 0a27 	vmul.f32	s0, s14, s15
 8006c9e:	4770      	bx	lr
 8006ca0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006d20 <scalbnf+0xd8>
 8006ca4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006ca8:	4770      	bx	lr
 8006caa:	0dd2      	lsrs	r2, r2, #23
 8006cac:	e7e6      	b.n	8006c7c <scalbnf+0x34>
 8006cae:	2a00      	cmp	r2, #0
 8006cb0:	dd06      	ble.n	8006cc0 <scalbnf+0x78>
 8006cb2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006cb6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8006cba:	ee00 3a10 	vmov	s0, r3
 8006cbe:	4770      	bx	lr
 8006cc0:	f112 0f16 	cmn.w	r2, #22
 8006cc4:	da1a      	bge.n	8006cfc <scalbnf+0xb4>
 8006cc6:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006cca:	4298      	cmp	r0, r3
 8006ccc:	ee10 3a10 	vmov	r3, s0
 8006cd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cd4:	dd0a      	ble.n	8006cec <scalbnf+0xa4>
 8006cd6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8006d18 <scalbnf+0xd0>
 8006cda:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8006d1c <scalbnf+0xd4>
 8006cde:	eef0 7a40 	vmov.f32	s15, s0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	bf18      	it	ne
 8006ce6:	eeb0 0a47 	vmovne.f32	s0, s14
 8006cea:	e7db      	b.n	8006ca4 <scalbnf+0x5c>
 8006cec:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8006d20 <scalbnf+0xd8>
 8006cf0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8006d24 <scalbnf+0xdc>
 8006cf4:	eef0 7a40 	vmov.f32	s15, s0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	e7f3      	b.n	8006ce4 <scalbnf+0x9c>
 8006cfc:	3219      	adds	r2, #25
 8006cfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006d02:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8006d06:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006d28 <scalbnf+0xe0>
 8006d0a:	ee07 3a10 	vmov	s14, r3
 8006d0e:	e7c4      	b.n	8006c9a <scalbnf+0x52>
 8006d10:	ffff3cb0 	.word	0xffff3cb0
 8006d14:	4c000000 	.word	0x4c000000
 8006d18:	7149f2ca 	.word	0x7149f2ca
 8006d1c:	f149f2ca 	.word	0xf149f2ca
 8006d20:	0da24260 	.word	0x0da24260
 8006d24:	8da24260 	.word	0x8da24260
 8006d28:	33000000 	.word	0x33000000

08006d2c <_init>:
 8006d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d2e:	bf00      	nop
 8006d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d32:	bc08      	pop	{r3}
 8006d34:	469e      	mov	lr, r3
 8006d36:	4770      	bx	lr

08006d38 <_fini>:
 8006d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d3a:	bf00      	nop
 8006d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d3e:	bc08      	pop	{r3}
 8006d40:	469e      	mov	lr, r3
 8006d42:	4770      	bx	lr
