{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540544762596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540544762597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 14:36:02 2018 " "Processing started: Fri Oct 26 14:36:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540544762597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544762597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off outputlogic -c outputlogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off outputlogic -c outputlogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544762597 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540544762756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statereg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statereg-description " "Found design unit 1: statereg-description" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544773556 ""} { "Info" "ISGN_ENTITY_NAME" "1 statereg " "Found entity 1: statereg" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544773556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544773556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputlogic-arch " "Found design unit 1: outputlogic-arch" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544773557 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputlogic " "Found entity 1: outputlogic" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540544773557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544773557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "outputlogic " "Elaborating entity \"outputlogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540544773614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statereg statereg:state " "Elaborating entity \"statereg\" for hierarchy \"statereg:state\"" {  } { { "outputlogic.vhd" "state" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540544773629 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[0\] " "Inserted always-enabled tri-state buffer between \"currentstate\[0\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[1\] " "Inserted always-enabled tri-state buffer between \"currentstate\[1\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[2\] " "Inserted always-enabled tri-state buffer between \"currentstate\[2\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[3\] " "Inserted always-enabled tri-state buffer between \"currentstate\[3\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "currentstate\[4\] " "Inserted always-enabled tri-state buffer between \"currentstate\[4\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[0\] " "Inserted always-enabled tri-state buffer between \"nextstate\[0\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[1\] " "Inserted always-enabled tri-state buffer between \"nextstate\[1\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[2\] " "Inserted always-enabled tri-state buffer between \"nextstate\[2\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[3\] " "Inserted always-enabled tri-state buffer between \"nextstate\[3\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nextstate\[4\] " "Inserted always-enabled tri-state buffer between \"nextstate\[4\]\" and its non-tri-state driver." {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1540544773912 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1540544773912 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[0\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[1\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[2\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[3\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "currentstate\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"currentstate\[4\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[0\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[1\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[2\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[3\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nextstate\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nextstate\[4\]\" is moved to its source" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1540544773913 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1540544773913 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[0\]~synth " "Node \"currentstate\[0\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[1\]~synth " "Node \"currentstate\[1\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[2\]~synth " "Node \"currentstate\[2\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[3\]~synth " "Node \"currentstate\[3\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "currentstate\[4\]~synth " "Node \"currentstate\[4\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[0\]~synth " "Node \"nextstate\[0\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[1\]~synth " "Node \"nextstate\[1\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[2\]~synth " "Node \"nextstate\[2\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[3\]~synth " "Node \"nextstate\[3\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nextstate\[4\]~synth " "Node \"nextstate\[4\]~synth\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544773982 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1540544773982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control_signal\[6\] GND " "Pin \"control_signal\[6\]\" is stuck at GND" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540544773982 "|outputlogic|control_signal[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_signal\[26\] GND " "Pin \"control_signal\[26\]\" is stuck at GND" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540544773982 "|outputlogic|control_signal[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control_signal\[30\] GND " "Pin \"control_signal\[30\]\" is stuck at GND" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540544773982 "|outputlogic|control_signal[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540544773982 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "statereg.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/statereg.vhd" 20 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540544773984 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[2\] " "No output dependent on input pin \"ir\[2\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[3\] " "No output dependent on input pin \"ir\[3\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[4\] " "No output dependent on input pin \"ir\[4\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[5\] " "No output dependent on input pin \"ir\[5\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[6\] " "No output dependent on input pin \"ir\[6\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[7\] " "No output dependent on input pin \"ir\[7\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[8\] " "No output dependent on input pin \"ir\[8\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[9\] " "No output dependent on input pin \"ir\[9\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[10\] " "No output dependent on input pin \"ir\[10\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[11\] " "No output dependent on input pin \"ir\[11\]\"" {  } { { "outputlogic.vhd" "" { Text "/home/pranil/Desktop/EE309 Microcontrollers/outputlogic/outputlogic.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540544774222 "|outputlogic|ir[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540544774222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540544774222 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540544774222 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1540544774222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540544774222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540544774222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540544774261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 14:36:14 2018 " "Processing ended: Fri Oct 26 14:36:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540544774261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540544774261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540544774261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540544774261 ""}
