<stg><name>put_obmc</name>


<trans_list>

<trans id="1607" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %top = getelementptr [500 x i32]* %src, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %left = getelementptr [500 x i32]* %src, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="9">
<![CDATA[
:24  %top_load = load i32* %top, align 4

]]></Node>
<StgValue><ssdm name="top_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:25  %left_load = load i32* %left, align 4

]]></Node>
<StgValue><ssdm name="left_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %mid = getelementptr [500 x i32]* %src, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mid"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %src_addr = getelementptr [500 x i32]* %src, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="9">
<![CDATA[
:24  %top_load = load i32* %top, align 4

]]></Node>
<StgValue><ssdm name="top_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:25  %left_load = load i32* %left, align 4

]]></Node>
<StgValue><ssdm name="left_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
:26  %mid_load = load i32* %mid, align 4

]]></Node>
<StgValue><ssdm name="mid_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="32">
<![CDATA[
:29  %empty = trunc i32 %left_load to i31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="32">
<![CDATA[
:30  %empty_4 = trunc i32 %top_load to i31

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:31  %tmp529 = add i31 %empty_4, %empty

]]></Node>
<StgValue><ssdm name="tmp529"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="9">
<![CDATA[
:38  %src_load = load i32* %src_addr, align 4

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %src_addr_1 = getelementptr [500 x i32]* %src, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="src_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %src_addr_2 = getelementptr [500 x i32]* %src, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="src_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %dst_addr = getelementptr [100 x i32]* %dst, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
:26  %mid_load = load i32* %mid, align 4

]]></Node>
<StgValue><ssdm name="mid_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %shl_ln33 = shl i32 %mid_load, 2

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:32  %tmp1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp529, i1 false)

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %add_ln33 = add i32 4, %shl_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %add_ln33_1 = add i32 %add_ln33, %tmp1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %trunc_ln = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln33_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="29">
<![CDATA[
:36  %sext_ln33 = sext i29 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:37  store i32 %sext_ln33, i32* %dst_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="9">
<![CDATA[
:38  %src_load = load i32* %src_addr, align 4

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
:40  %src_load_1 = load i32* %src_addr_1, align 4

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="9">
<![CDATA[
:41  %src_load_2 = load i32* %src_addr_2, align 4

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %src_addr_5 = getelementptr [500 x i32]* %src, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="src_addr_5"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %src_addr_6 = getelementptr [500 x i32]* %src, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="src_addr_6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %shl_ln34 = shl i32 %src_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln34"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
:40  %src_load_1 = load i32* %src_addr_1, align 4

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="9">
<![CDATA[
:41  %src_load_2 = load i32* %src_addr_2, align 4

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %shl_ln34_1 = shl i32 %src_load_2, 2

]]></Node>
<StgValue><ssdm name="shl_ln34_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %add_ln34 = add i32 %src_load_1, %src_load_2

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %add_ln34_1 = add i32 4, %shl_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %add_ln34_3 = add i32 %add_ln34_1, %shl_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %add_ln34_2 = add i32 %add_ln34_3, %add_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %trunc_ln1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln34_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
:52  %src_load_4 = load i32* %src_addr_5, align 4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
:54  %src_load_5 = load i32* %src_addr_6, align 4

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %src_addr_7 = getelementptr [500 x i32]* %src, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="src_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %src_addr_10 = getelementptr [500 x i32]* %src, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="src_addr_10"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="29">
<![CDATA[
:49  %sext_ln34 = sext i29 %trunc_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %dst_addr_1 = getelementptr [100 x i32]* %dst, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dst_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:51  store i32 %sext_ln34, i32* %dst_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
:52  %src_load_4 = load i32* %src_addr_5, align 4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="9">
<![CDATA[
:54  %src_load_5 = load i32* %src_addr_6, align 4

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
:55  %src_load_6 = load i32* %src_addr_7, align 4

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
:66  %src_load_8 = load i32* %src_addr_10, align 4

]]></Node>
<StgValue><ssdm name="src_load_8"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="31" op_0_bw="32">
<![CDATA[
:210  %empty_6 = trunc i32 %src_load_5 to i31

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %src_addr_11 = getelementptr [500 x i32]* %src, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="src_addr_11"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %src_addr_12 = getelementptr [500 x i32]* %src, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="src_addr_12"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %shl_ln35 = shl i32 %src_load_4, 1

]]></Node>
<StgValue><ssdm name="shl_ln35"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
:55  %src_load_6 = load i32* %src_addr_7, align 4

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %shl_ln35_1 = shl i32 %src_load_6, 2

]]></Node>
<StgValue><ssdm name="shl_ln35_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %add_ln35 = add i32 %src_load_5, %src_load_6

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  %add_ln35_1 = add i32 4, %shl_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  %add_ln35_3 = add i32 %add_ln35_1, %shl_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %add_ln35_2 = add i32 %add_ln35_3, %add_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %trunc_ln2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln35_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
:66  %src_load_8 = load i32* %src_addr_10, align 4

]]></Node>
<StgValue><ssdm name="src_load_8"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
:68  %src_load_9 = load i32* %src_addr_11, align 4

]]></Node>
<StgValue><ssdm name="src_load_9"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
:69  %src_load_10 = load i32* %src_addr_12, align 4

]]></Node>
<StgValue><ssdm name="src_load_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stride) nounwind

]]></Node>
<StgValue><ssdm name="stride_read"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="29">
<![CDATA[
:63  %sext_ln35_2 = sext i29 %trunc_ln2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln35_2"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %dst_addr_2 = getelementptr [100 x i32]* %dst, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dst_addr_2"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:65  store i32 %sext_ln35_2, i32* %dst_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %shl_ln35_2 = shl i32 %src_load_8, 1

]]></Node>
<StgValue><ssdm name="shl_ln35_2"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
:68  %src_load_9 = load i32* %src_addr_11, align 4

]]></Node>
<StgValue><ssdm name="src_load_9"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
:69  %src_load_10 = load i32* %src_addr_12, align 4

]]></Node>
<StgValue><ssdm name="src_load_10"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %shl_ln35_3 = shl i32 %src_load_10, 2

]]></Node>
<StgValue><ssdm name="shl_ln35_3"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %add_ln35_4 = add i32 %src_load_9, %src_load_10

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %add_ln35_7 = add i32 4, %shl_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %add_ln35_8 = add i32 %add_ln35_7, %shl_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %add_ln35_5 = add i32 %add_ln35_8, %add_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %trunc_ln35_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln35_5, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln35_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %add_ln35_6 = add nsw i32 2, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32">
<![CDATA[
:81  %trunc_ln35 = trunc i32 %add_ln35_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:82  %add_ln35_18 = add i10 5, %trunc_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_18"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
:83  %sext_ln35_6 = sext i10 %add_ln35_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_6"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %src_addr_15 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35_6

]]></Node>
<StgValue><ssdm name="src_addr_15"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:85  %add_ln35_19 = add i10 10, %trunc_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_19"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
:86  %sext_ln35_7 = sext i10 %add_ln35_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_7"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %src_addr_16 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35_7

]]></Node>
<StgValue><ssdm name="src_addr_16"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
:92  %src_load_11 = load i32* %src_addr_15, align 4

]]></Node>
<StgValue><ssdm name="src_load_11"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="9">
<![CDATA[
:94  %src_load_12 = load i32* %src_addr_16, align 4

]]></Node>
<StgValue><ssdm name="src_load_12"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="32">
<![CDATA[
:284  %trunc_ln45 = trunc i32 %stride_read to i9

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="32">
<![CDATA[
:631  %trunc_ln50 = trunc i32 %stride_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="29">
<![CDATA[
:76  %sext_ln35_3 = sext i29 %trunc_ln35_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln35_3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %dst_addr_3 = getelementptr [100 x i32]* %dst, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dst_addr_3"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:78  store i32 %sext_ln35_3, i32* %dst_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:80  %sext_ln35 = sext i32 %add_ln35_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %src_addr_17 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35

]]></Node>
<StgValue><ssdm name="src_addr_17"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
:92  %src_load_11 = load i32* %src_addr_15, align 4

]]></Node>
<StgValue><ssdm name="src_load_11"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="9">
<![CDATA[
:94  %src_load_12 = load i32* %src_addr_16, align 4

]]></Node>
<StgValue><ssdm name="src_load_12"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
:95  %src_load_13 = load i32* %src_addr_17, align 4

]]></Node>
<StgValue><ssdm name="src_load_13"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %add_ln35_10 = add nsw i32 3, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln35_10"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32">
<![CDATA[
:108  %trunc_ln35_4 = trunc i32 %add_ln35_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln35_4"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:109  %add_ln35_21 = add i10 5, %trunc_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_21"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
:110  %sext_ln35_9 = sext i10 %add_ln35_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_9"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %src_addr_19 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35_9

]]></Node>
<StgValue><ssdm name="src_addr_19"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
:116  %src_load_15 = load i32* %src_addr_19, align 4

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %shl_ln35_4 = shl i32 %src_load_11, 1

]]></Node>
<StgValue><ssdm name="shl_ln35_4"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="9">
<![CDATA[
:95  %src_load_13 = load i32* %src_addr_17, align 4

]]></Node>
<StgValue><ssdm name="src_load_13"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %shl_ln35_5 = shl i32 %src_load_13, 2

]]></Node>
<StgValue><ssdm name="shl_ln35_5"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %add_ln35_11 = add i32 %src_load_12, %src_load_13

]]></Node>
<StgValue><ssdm name="add_ln35_11"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %add_ln35_12 = add i32 4, %shl_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln35_12"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  %add_ln35_14 = add i32 %add_ln35_12, %shl_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_14"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %add_ln35_9 = add i32 %add_ln35_14, %add_ln35_11

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:102  %trunc_ln35_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln35_9, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln35_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
:107  %sext_ln35_1 = sext i32 %add_ln35_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:112  %add_ln35_22 = add i10 10, %trunc_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_22"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
:113  %sext_ln35_10 = sext i10 %add_ln35_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_10"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %src_addr_20 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35_10

]]></Node>
<StgValue><ssdm name="src_addr_20"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %src_addr_21 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="src_addr_21"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
:116  %src_load_15 = load i32* %src_addr_19, align 4

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
:118  %src_load_16 = load i32* %src_addr_20, align 4

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
:119  %src_load_17 = load i32* %src_addr_21, align 4

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %bottom = getelementptr [500 x i32]* %src, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="bottom"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %src_addr_22 = getelementptr [500 x i32]* %src, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="src_addr_22"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
:28  %bottom_load = load i32* %bottom, align 4

]]></Node>
<StgValue><ssdm name="bottom_load"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="29">
<![CDATA[
:103  %sext_ln35_4 = sext i29 %trunc_ln35_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln35_4"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %dst_addr_4 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln35

]]></Node>
<StgValue><ssdm name="dst_addr_4"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:105  store i32 %sext_ln35_4, i32* %dst_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %shl_ln35_6 = shl i32 %src_load_15, 1

]]></Node>
<StgValue><ssdm name="shl_ln35_6"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
:118  %src_load_16 = load i32* %src_addr_20, align 4

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
:119  %src_load_17 = load i32* %src_addr_21, align 4

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120  %shl_ln35_7 = shl i32 %src_load_17, 2

]]></Node>
<StgValue><ssdm name="shl_ln35_7"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %add_ln35_15 = add i32 %src_load_16, %src_load_17

]]></Node>
<StgValue><ssdm name="add_ln35_15"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %add_ln35_16 = add i32 4, %shl_ln35_7

]]></Node>
<StgValue><ssdm name="add_ln35_16"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %add_ln35_17 = add i32 %add_ln35_16, %shl_ln35_6

]]></Node>
<StgValue><ssdm name="add_ln35_17"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  %add_ln35_13 = add i32 %add_ln35_17, %add_ln35_15

]]></Node>
<StgValue><ssdm name="add_ln35_13"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:125  %trunc_ln35_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln35_13, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln35_3"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="9">
<![CDATA[
:129  %src_load_18 = load i32* %src_addr_22, align 4

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %src_addr_23 = getelementptr [500 x i32]* %src, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="src_addr_23"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %src_addr_24 = getelementptr [500 x i32]* %src, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="src_addr_24"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
:28  %bottom_load = load i32* %bottom, align 4

]]></Node>
<StgValue><ssdm name="bottom_load"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="29">
<![CDATA[
:126  %sext_ln35_5 = sext i29 %trunc_ln35_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln35_5"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %dst_addr_5 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln35_1

]]></Node>
<StgValue><ssdm name="dst_addr_5"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:128  store i32 %sext_ln35_5, i32* %dst_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="9">
<![CDATA[
:129  %src_load_18 = load i32* %src_addr_22, align 4

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9">
<![CDATA[
:131  %src_load_19 = load i32* %src_addr_23, align 4

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="9">
<![CDATA[
:133  %src_load_20 = load i32* %src_addr_24, align 4

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %shl_ln36_2 = shl i32 %left_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln36_2"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %shl_ln36_3 = shl i32 %top_load, 2

]]></Node>
<StgValue><ssdm name="shl_ln36_3"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %add_ln36_4 = add i32 %top_load, %bottom_load

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:145  %add_ln36_7 = add i32 4, %shl_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %add_ln36_8 = add i32 %add_ln36_7, %shl_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %add_ln36_5 = add i32 %add_ln36_8, %add_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:148  %trunc_ln36_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln36_5, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %shl_ln36 = shl i32 %src_load_18, 1

]]></Node>
<StgValue><ssdm name="shl_ln36"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9">
<![CDATA[
:131  %src_load_19 = load i32* %src_addr_23, align 4

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  %shl_ln36_1 = shl i32 %src_load_19, 2

]]></Node>
<StgValue><ssdm name="shl_ln36_1"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="9">
<![CDATA[
:133  %src_load_20 = load i32* %src_addr_24, align 4

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %add_ln36 = add i32 %src_load_19, %src_load_20

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %add_ln36_1 = add i32 4, %shl_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  %add_ln36_3 = add i32 %add_ln36_1, %shl_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %add_ln36_2 = add i32 %add_ln36_3, %add_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:138  %trunc_ln3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln36_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="29">
<![CDATA[
:149  %sext_ln36_3 = sext i29 %trunc_ln36_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_3"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %dst_addr_7 = getelementptr [100 x i32]* %dst, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dst_addr_7"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:151  store i32 %sext_ln36_3, i32* %dst_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:152  %add_ln36_6 = add nsw i32 4, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="32">
<![CDATA[
:153  %sext_ln36 = sext i32 %add_ln36_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32">
<![CDATA[
:154  %trunc_ln36 = trunc i32 %add_ln36_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:155  %add_ln36_18 = add i10 5, %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_18"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
:156  %sext_ln36_6 = sext i10 %add_ln36_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36_6"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %src_addr_25 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln36_6

]]></Node>
<StgValue><ssdm name="src_addr_25"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %src_addr_26 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="src_addr_26"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="9">
<![CDATA[
:162  %src_load_21 = load i32* %src_addr_25, align 4

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="9">
<![CDATA[
:164  %src_load_22 = load i32* %src_addr_26, align 4

]]></Node>
<StgValue><ssdm name="src_load_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="29">
<![CDATA[
:139  %sext_ln36_2 = sext i29 %trunc_ln3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %dst_addr_6 = getelementptr [100 x i32]* %dst, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dst_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:141  store i32 %sext_ln36_2, i32* %dst_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:159  %add_ln36_19 = add i10 15, %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_19"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="10">
<![CDATA[
:160  %sext_ln36_7 = sext i10 %add_ln36_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36_7"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %src_addr_27 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln36_7

]]></Node>
<StgValue><ssdm name="src_addr_27"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="9">
<![CDATA[
:162  %src_load_21 = load i32* %src_addr_25, align 4

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="9">
<![CDATA[
:164  %src_load_22 = load i32* %src_addr_26, align 4

]]></Node>
<StgValue><ssdm name="src_load_22"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="9">
<![CDATA[
:166  %src_load_23 = load i32* %src_addr_27, align 4

]]></Node>
<StgValue><ssdm name="src_load_23"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:175  %add_ln36_10 = add nsw i32 5, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln36_10"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32">
<![CDATA[
:177  %trunc_ln36_4 = trunc i32 %add_ln36_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln36_4"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:178  %add_ln36_20 = add i10 5, %trunc_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_20"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
:179  %sext_ln36_8 = sext i10 %add_ln36_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36_8"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %src_addr_28 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln36_8

]]></Node>
<StgValue><ssdm name="src_addr_28"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="9">
<![CDATA[
:185  %src_load_24 = load i32* %src_addr_28, align 4

]]></Node>
<StgValue><ssdm name="src_load_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %shl_ln36_4 = shl i32 %src_load_21, 1

]]></Node>
<StgValue><ssdm name="shl_ln36_4"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %shl_ln36_5 = shl i32 %src_load_22, 2

]]></Node>
<StgValue><ssdm name="shl_ln36_5"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="9">
<![CDATA[
:166  %src_load_23 = load i32* %src_addr_27, align 4

]]></Node>
<StgValue><ssdm name="src_load_23"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %add_ln36_11 = add i32 %src_load_22, %src_load_23

]]></Node>
<StgValue><ssdm name="add_ln36_11"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:168  %add_ln36_12 = add i32 4, %shl_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_12"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:169  %add_ln36_14 = add i32 %add_ln36_12, %shl_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_14"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:170  %add_ln36_9 = add i32 %add_ln36_14, %add_ln36_11

]]></Node>
<StgValue><ssdm name="add_ln36_9"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:171  %trunc_ln36_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln36_9, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln36_2"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="29">
<![CDATA[
:172  %sext_ln36_4 = sext i29 %trunc_ln36_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_4"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %dst_addr_8 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln36

]]></Node>
<StgValue><ssdm name="dst_addr_8"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:174  store i32 %sext_ln36_4, i32* %dst_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
:176  %sext_ln36_1 = sext i32 %add_ln36_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %src_addr_29 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="src_addr_29"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:182  %add_ln36_21 = add i10 15, %trunc_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_21"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
:183  %sext_ln36_9 = sext i10 %add_ln36_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln36_9"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %src_addr_30 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln36_9

]]></Node>
<StgValue><ssdm name="src_addr_30"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="9">
<![CDATA[
:185  %src_load_24 = load i32* %src_addr_28, align 4

]]></Node>
<StgValue><ssdm name="src_load_24"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="9">
<![CDATA[
:187  %src_load_25 = load i32* %src_addr_29, align 4

]]></Node>
<StgValue><ssdm name="src_load_25"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9">
<![CDATA[
:189  %src_load_26 = load i32* %src_addr_30, align 4

]]></Node>
<StgValue><ssdm name="src_load_26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %src_addr_4 = getelementptr [500 x i32]* %src, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="src_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %src_addr_9 = getelementptr [500 x i32]* %src, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="src_addr_9"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
:43  %src_load_3 = load i32* %src_addr_4, align 4

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
:57  %src_load_7 = load i32* %src_addr_9, align 4

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:186  %shl_ln36_6 = shl i32 %src_load_24, 1

]]></Node>
<StgValue><ssdm name="shl_ln36_6"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="9">
<![CDATA[
:187  %src_load_25 = load i32* %src_addr_29, align 4

]]></Node>
<StgValue><ssdm name="src_load_25"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188  %shl_ln36_7 = shl i32 %src_load_25, 2

]]></Node>
<StgValue><ssdm name="shl_ln36_7"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9">
<![CDATA[
:189  %src_load_26 = load i32* %src_addr_30, align 4

]]></Node>
<StgValue><ssdm name="src_load_26"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %add_ln36_15 = add i32 %src_load_25, %src_load_26

]]></Node>
<StgValue><ssdm name="add_ln36_15"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:191  %add_ln36_16 = add i32 4, %shl_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_16"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  %add_ln36_17 = add i32 %add_ln36_16, %shl_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln36_17"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:193  %add_ln36_13 = add i32 %add_ln36_17, %add_ln36_15

]]></Node>
<StgValue><ssdm name="add_ln36_13"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:194  %trunc_ln36_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln36_13, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln36_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
:43  %src_load_3 = load i32* %src_addr_4, align 4

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="9">
<![CDATA[
:57  %src_load_7 = load i32* %src_addr_9, align 4

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:89  %add_ln35_20 = add i10 20, %trunc_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_20"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
:90  %sext_ln35_8 = sext i10 %add_ln35_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35_8"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %src_addr_18 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln35_8

]]></Node>
<StgValue><ssdm name="src_addr_18"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="9">
<![CDATA[
:97  %src_load_14 = load i32* %src_addr_18, align 4

]]></Node>
<StgValue><ssdm name="src_load_14"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="29">
<![CDATA[
:195  %sext_ln36_5 = sext i29 %trunc_ln36_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_5"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %dst_addr_9 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="dst_addr_9"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:197  store i32 %sext_ln36_5, i32* %dst_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %shl_ln37 = shl i32 %src_load_1, 1

]]></Node>
<StgValue><ssdm name="shl_ln37"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  %shl_ln37_1 = shl i32 %src_load, 2

]]></Node>
<StgValue><ssdm name="shl_ln37_1"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  %add_ln37 = add i32 %src_load, %src_load_3

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %add_ln37_1 = add i32 4, %shl_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  %add_ln37_3 = add i32 %add_ln37_1, %shl_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_3"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203  %add_ln37_2 = add i32 %add_ln37_3, %add_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_2"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:204  %trunc_ln4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln37_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %shl_ln38 = shl i32 %src_load_4, 2

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="32">
<![CDATA[
:209  %empty_5 = trunc i32 %src_load_7 to i31

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:211  %tmp2517 = add i31 %empty_6, %empty_5

]]></Node>
<StgValue><ssdm name="tmp2517"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:212  %tmp3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp2517, i1 false)

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:213  %add_ln38 = add i32 4, %tmp3

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %add_ln38_1 = add i32 %add_ln38, %shl_ln38

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:215  %trunc_ln5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln38_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
:219  %sext_ln40 = sext i32 %stride_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %src_addr_31 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="src_addr_31"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
:221  %src_load_27 = load i32* %src_addr_31, align 4

]]></Node>
<StgValue><ssdm name="src_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="331" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="9">
<![CDATA[
:97  %src_load_14 = load i32* %src_addr_18, align 4

]]></Node>
<StgValue><ssdm name="src_load_14"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="29">
<![CDATA[
:205  %sext_ln37 = sext i29 %trunc_ln4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %dst_addr_10 = getelementptr [100 x i32]* %dst, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dst_addr_10"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:207  store i32 %sext_ln37, i32* %dst_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="29">
<![CDATA[
:216  %sext_ln38 = sext i29 %trunc_ln5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %dst_addr_11 = getelementptr [100 x i32]* %dst, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dst_addr_11"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:218  store i32 %sext_ln38, i32* %dst_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
:221  %src_load_27 = load i32* %src_addr_31, align 4

]]></Node>
<StgValue><ssdm name="src_load_27"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:222  %shl_ln40 = shl i32 %src_load_27, 2

]]></Node>
<StgValue><ssdm name="shl_ln40"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:223  %add_ln40 = add i32 %src_load_25, %src_load_27

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:224  %add_ln40_1 = add i32 4, %shl_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:225  %add_ln40_3 = add i32 %add_ln40_1, %shl_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %add_ln40_2 = add i32 %add_ln40_3, %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:227  %trunc_ln6 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln40_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:231  %add_ln41 = add nsw i32 1, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="32">
<![CDATA[
:233  %trunc_ln41 = trunc i32 %add_ln41 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:234  %add_ln41_5 = add i10 5, %trunc_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="10">
<![CDATA[
:235  %sext_ln41_2 = sext i10 %add_ln41_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %src_addr_32 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln41_2

]]></Node>
<StgValue><ssdm name="src_addr_32"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:237  %add_ln41_6 = add i10 10, %trunc_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="10">
<![CDATA[
:238  %sext_ln41_3 = sext i10 %add_ln41_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln41_3"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %src_addr_33 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln41_3

]]></Node>
<StgValue><ssdm name="src_addr_33"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:244  %src_load_28 = load i32* %src_addr_32, align 4

]]></Node>
<StgValue><ssdm name="src_load_28"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="9">
<![CDATA[
:245  %src_load_29 = load i32* %src_addr_33, align 4

]]></Node>
<StgValue><ssdm name="src_load_29"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %shl_ln43 = shl i32 %src_load_11, 2

]]></Node>
<StgValue><ssdm name="shl_ln43"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %shl_ln43_1 = shl i32 %src_load_14, 1

]]></Node>
<StgValue><ssdm name="shl_ln43_1"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %add_ln43_1 = add i32 %src_load_12, %src_load_11

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %add_ln43_2 = add i32 4, %shl_ln43_1

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %add_ln43_4 = add i32 %add_ln43_2, %shl_ln43

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %add_ln43_3 = add i32 %add_ln43_4, %add_ln43_1

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:278  %trunc_ln9 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln43_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="29">
<![CDATA[
:228  %sext_ln40_1 = sext i29 %trunc_ln6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %dst_addr_12 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="dst_addr_12"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:230  store i32 %sext_ln40_1, i32* %dst_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
:232  %sext_ln41 = sext i32 %add_ln41 to i64

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240  %src_addr_34 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="src_addr_34"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:241  %add_ln41_7 = add i10 20, %trunc_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="10">
<![CDATA[
:242  %sext_ln41_4 = sext i10 %add_ln41_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln41_4"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %src_addr_35 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln41_4

]]></Node>
<StgValue><ssdm name="src_addr_35"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9">
<![CDATA[
:244  %src_load_28 = load i32* %src_addr_32, align 4

]]></Node>
<StgValue><ssdm name="src_load_28"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="9">
<![CDATA[
:245  %src_load_29 = load i32* %src_addr_33, align 4

]]></Node>
<StgValue><ssdm name="src_load_29"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="9">
<![CDATA[
:247  %src_load_30 = load i32* %src_addr_34, align 4

]]></Node>
<StgValue><ssdm name="src_load_30"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="9">
<![CDATA[
:249  %src_load_31 = load i32* %src_addr_35, align 4

]]></Node>
<StgValue><ssdm name="src_load_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246  %shl_ln41 = shl i32 %src_load_29, 1

]]></Node>
<StgValue><ssdm name="shl_ln41"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="9">
<![CDATA[
:247  %src_load_30 = load i32* %src_addr_34, align 4

]]></Node>
<StgValue><ssdm name="src_load_30"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  %shl_ln41_1 = shl i32 %src_load_30, 2

]]></Node>
<StgValue><ssdm name="shl_ln41_1"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="9">
<![CDATA[
:249  %src_load_31 = load i32* %src_addr_35, align 4

]]></Node>
<StgValue><ssdm name="src_load_31"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %add_ln41_1 = add i32 %src_load_28, %src_load_30

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %add_ln41_2 = add i32 4, %shl_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %add_ln41_4 = add i32 %add_ln41_2, %shl_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %add_ln41_3 = add i32 %add_ln41_4, %add_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:254  %trunc_ln7 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln41_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  %shl_ln42 = shl i32 %src_load_28, 2

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261  %shl_ln42_1 = shl i32 %src_load_31, 1

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %add_ln42_1 = add i32 %src_load_29, %src_load_28

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:263  %add_ln42_2 = add i32 4, %shl_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %add_ln42_4 = add i32 %add_ln42_2, %shl_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %add_ln42_3 = add i32 %add_ln42_4, %add_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:266  %trunc_ln8 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln42_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:285  %sext_ln45_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln45, i1 false)

]]></Node>
<StgValue><ssdm name="sext_ln45_cast"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:286  %add_ln45_18 = add i10 5, %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="add_ln45_18"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="10">
<![CDATA[
:287  %sext_ln45_8 = sext i10 %add_ln45_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_8"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %src_addr_36 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_8

]]></Node>
<StgValue><ssdm name="src_addr_36"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:289  %add_ln45_19 = add i10 10, %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="add_ln45_19"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="10">
<![CDATA[
:290  %sext_ln45_9 = sext i10 %add_ln45_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_9"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291  %src_addr_37 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_9

]]></Node>
<StgValue><ssdm name="src_addr_37"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="9">
<![CDATA[
:296  %src_load_32 = load i32* %src_addr_36, align 4

]]></Node>
<StgValue><ssdm name="src_load_32"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="9">
<![CDATA[
:297  %src_load_33 = load i32* %src_addr_37, align 4

]]></Node>
<StgValue><ssdm name="src_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="29">
<![CDATA[
:255  %sext_ln41_1 = sext i29 %trunc_ln7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256  %dst_addr_13 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="dst_addr_13"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:257  store i32 %sext_ln41_1, i32* %dst_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %add_ln43 = add nsw i32 7, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
:271  %sext_ln43 = sext i32 %add_ln43 to i64

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="29">
<![CDATA[
:279  %sext_ln43_1 = sext i29 %trunc_ln9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln43_1"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %dst_addr_15 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln43

]]></Node>
<StgValue><ssdm name="dst_addr_15"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:281  store i32 %sext_ln43_1, i32* %dst_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:282  %x = shl i32 %stride_read, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
:283  %sext_ln45 = sext i32 %x to i64

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %src_addr_38 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="src_addr_38"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="9">
<![CDATA[
:296  %src_load_32 = load i32* %src_addr_36, align 4

]]></Node>
<StgValue><ssdm name="src_load_32"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="9">
<![CDATA[
:297  %src_load_33 = load i32* %src_addr_37, align 4

]]></Node>
<StgValue><ssdm name="src_load_33"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="9">
<![CDATA[
:299  %src_load_34 = load i32* %src_addr_38, align 4

]]></Node>
<StgValue><ssdm name="src_load_34"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %or_ln45 = or i32 %x, 1

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32">
<![CDATA[
:312  %trunc_ln45_4 = trunc i32 %or_ln45 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln45_4"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:313  %add_ln45_21 = add i10 5, %trunc_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_21"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="10">
<![CDATA[
:314  %sext_ln45_11 = sext i10 %add_ln45_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_11"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315  %src_addr_40 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_11

]]></Node>
<StgValue><ssdm name="src_addr_40"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9">
<![CDATA[
:323  %src_load_36 = load i32* %src_addr_40, align 4

]]></Node>
<StgValue><ssdm name="src_load_36"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="419" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258  %add_ln42 = add nsw i32 6, %stride_read

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
:259  %sext_ln42 = sext i32 %add_ln42 to i64

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="29">
<![CDATA[
:267  %sext_ln42_1 = sext i29 %trunc_ln8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %dst_addr_14 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln42

]]></Node>
<StgValue><ssdm name="dst_addr_14"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:269  store i32 %sext_ln42_1, i32* %dst_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %shl_ln45 = shl i32 %src_load_33, 1

]]></Node>
<StgValue><ssdm name="shl_ln45"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="9">
<![CDATA[
:299  %src_load_34 = load i32* %src_addr_38, align 4

]]></Node>
<StgValue><ssdm name="src_load_34"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:300  %shl_ln45_1 = shl i32 %src_load_34, 2

]]></Node>
<StgValue><ssdm name="shl_ln45_1"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:302  %add_ln45 = add i32 %src_load_32, %src_load_34

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:303  %add_ln45_1 = add i32 4, %shl_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %add_ln45_3 = add i32 %add_ln45_1, %shl_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:305  %add_ln45_2 = add i32 %add_ln45_3, %add_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:306  %trunc_ln10 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln45_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
:311  %sext_ln45_1 = sext i32 %or_ln45 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:316  %add_ln45_22 = add i10 10, %trunc_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_22"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="10">
<![CDATA[
:317  %sext_ln45_12 = sext i10 %add_ln45_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_12"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %src_addr_41 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_12

]]></Node>
<StgValue><ssdm name="src_addr_41"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %src_addr_42 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="src_addr_42"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9">
<![CDATA[
:323  %src_load_36 = load i32* %src_addr_40, align 4

]]></Node>
<StgValue><ssdm name="src_load_36"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
:324  %src_load_37 = load i32* %src_addr_41, align 4

]]></Node>
<StgValue><ssdm name="src_load_37"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
:326  %src_load_38 = load i32* %src_addr_42, align 4

]]></Node>
<StgValue><ssdm name="src_load_38"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="440" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="29">
<![CDATA[
:307  %sext_ln45_4 = sext i29 %trunc_ln10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln45_4"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %dst_addr_16 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln45

]]></Node>
<StgValue><ssdm name="dst_addr_16"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:309  store i32 %sext_ln45_4, i32* %dst_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
:324  %src_load_37 = load i32* %src_addr_41, align 4

]]></Node>
<StgValue><ssdm name="src_load_37"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:325  %shl_ln45_2 = shl i32 %src_load_37, 1

]]></Node>
<StgValue><ssdm name="shl_ln45_2"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
:326  %src_load_38 = load i32* %src_addr_42, align 4

]]></Node>
<StgValue><ssdm name="src_load_38"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:327  %shl_ln45_3 = shl i32 %src_load_38, 2

]]></Node>
<StgValue><ssdm name="shl_ln45_3"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:329  %add_ln45_4 = add i32 %src_load_36, %src_load_38

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:330  %add_ln45_7 = add i32 4, %shl_ln45_3

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:331  %add_ln45_8 = add i32 %add_ln45_7, %shl_ln45_2

]]></Node>
<StgValue><ssdm name="add_ln45_8"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:332  %add_ln45_5 = add i32 %add_ln45_8, %add_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:333  %trunc_ln45_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln45_5, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:337  %add_ln45_6 = add nsw i32 %stride_read, %x

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="32">
<![CDATA[
:339  %trunc_ln45_5 = trunc i32 %add_ln45_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln45_5"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:340  %add_ln45_24 = add i10 5, %trunc_ln45_5

]]></Node>
<StgValue><ssdm name="add_ln45_24"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
:341  %sext_ln45_14 = sext i10 %add_ln45_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_14"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342  %src_addr_44 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_14

]]></Node>
<StgValue><ssdm name="src_addr_44"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:343  %add_ln45_25 = add i10 10, %trunc_ln45_5

]]></Node>
<StgValue><ssdm name="add_ln45_25"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
:344  %sext_ln45_15 = sext i10 %add_ln45_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_15"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345  %src_addr_45 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_15

]]></Node>
<StgValue><ssdm name="src_addr_45"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
:347  %src_load_40 = load i32* %src_addr_44, align 4

]]></Node>
<StgValue><ssdm name="src_load_40"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="9">
<![CDATA[
:348  %src_load_41 = load i32* %src_addr_45, align 4

]]></Node>
<StgValue><ssdm name="src_load_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="29">
<![CDATA[
:334  %sext_ln45_5 = sext i29 %trunc_ln45_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln45_5"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %dst_addr_17 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="dst_addr_17"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:336  store i32 %sext_ln45_5, i32* %dst_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
:338  %sext_ln45_2 = sext i32 %add_ln45_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_2"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346  %src_addr_46 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_2

]]></Node>
<StgValue><ssdm name="src_addr_46"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
:347  %src_load_40 = load i32* %src_addr_44, align 4

]]></Node>
<StgValue><ssdm name="src_load_40"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="9">
<![CDATA[
:348  %src_load_41 = load i32* %src_addr_45, align 4

]]></Node>
<StgValue><ssdm name="src_load_41"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
:350  %src_load_42 = load i32* %src_addr_46, align 4

]]></Node>
<StgValue><ssdm name="src_load_42"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:360  %add_ln45_10 = add nsw i32 %stride_read, %or_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_10"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="32">
<![CDATA[
:362  %trunc_ln45_6 = trunc i32 %add_ln45_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln45_6"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:363  %add_ln45_26 = add i10 5, %trunc_ln45_6

]]></Node>
<StgValue><ssdm name="add_ln45_26"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
:364  %sext_ln45_16 = sext i10 %add_ln45_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_16"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365  %src_addr_47 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_16

]]></Node>
<StgValue><ssdm name="src_addr_47"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="9">
<![CDATA[
:370  %src_load_43 = load i32* %src_addr_47, align 4

]]></Node>
<StgValue><ssdm name="src_load_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:349  %shl_ln45_4 = shl i32 %src_load_41, 1

]]></Node>
<StgValue><ssdm name="shl_ln45_4"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
:350  %src_load_42 = load i32* %src_addr_46, align 4

]]></Node>
<StgValue><ssdm name="src_load_42"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:351  %shl_ln45_5 = shl i32 %src_load_42, 2

]]></Node>
<StgValue><ssdm name="shl_ln45_5"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %add_ln45_11 = add i32 %src_load_40, %src_load_42

]]></Node>
<StgValue><ssdm name="add_ln45_11"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:353  %add_ln45_12 = add i32 4, %shl_ln45_5

]]></Node>
<StgValue><ssdm name="add_ln45_12"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:354  %add_ln45_14 = add i32 %add_ln45_12, %shl_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_14"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:355  %add_ln45_9 = add i32 %add_ln45_14, %add_ln45_11

]]></Node>
<StgValue><ssdm name="add_ln45_9"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:356  %trunc_ln45_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln45_9, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="32">
<![CDATA[
:361  %sext_ln45_3 = sext i32 %add_ln45_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_3"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:366  %add_ln45_27 = add i10 10, %trunc_ln45_6

]]></Node>
<StgValue><ssdm name="add_ln45_27"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10">
<![CDATA[
:367  %sext_ln45_17 = sext i10 %add_ln45_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_17"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %src_addr_48 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_17

]]></Node>
<StgValue><ssdm name="src_addr_48"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369  %src_addr_49 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_3

]]></Node>
<StgValue><ssdm name="src_addr_49"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="9">
<![CDATA[
:370  %src_load_43 = load i32* %src_addr_47, align 4

]]></Node>
<StgValue><ssdm name="src_load_43"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
:371  %src_load_44 = load i32* %src_addr_48, align 4

]]></Node>
<StgValue><ssdm name="src_load_44"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="9">
<![CDATA[
:373  %src_load_45 = load i32* %src_addr_49, align 4

]]></Node>
<StgValue><ssdm name="src_load_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="29">
<![CDATA[
:357  %sext_ln45_6 = sext i29 %trunc_ln45_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln45_6"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358  %dst_addr_18 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln45_2

]]></Node>
<StgValue><ssdm name="dst_addr_18"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:359  store i32 %sext_ln45_6, i32* %dst_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
:371  %src_load_44 = load i32* %src_addr_48, align 4

]]></Node>
<StgValue><ssdm name="src_load_44"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:372  %shl_ln45_6 = shl i32 %src_load_44, 1

]]></Node>
<StgValue><ssdm name="shl_ln45_6"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="9">
<![CDATA[
:373  %src_load_45 = load i32* %src_addr_49, align 4

]]></Node>
<StgValue><ssdm name="src_load_45"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:374  %shl_ln45_7 = shl i32 %src_load_45, 2

]]></Node>
<StgValue><ssdm name="shl_ln45_7"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:375  %add_ln45_15 = add i32 %src_load_43, %src_load_45

]]></Node>
<StgValue><ssdm name="add_ln45_15"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %add_ln45_16 = add i32 4, %shl_ln45_7

]]></Node>
<StgValue><ssdm name="add_ln45_16"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:377  %add_ln45_17 = add i32 %add_ln45_16, %shl_ln45_6

]]></Node>
<StgValue><ssdm name="add_ln45_17"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:378  %add_ln45_13 = add i32 %add_ln45_17, %add_ln45_15

]]></Node>
<StgValue><ssdm name="add_ln45_13"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:379  %trunc_ln45_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln45_13, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_3"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:383  %add_ln46 = add nsw i32 2, %x

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="32">
<![CDATA[
:385  %trunc_ln46 = trunc i32 %add_ln46 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:386  %add_ln46_16 = add i10 5, %trunc_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_16"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
:387  %sext_ln46_8 = sext i10 %add_ln46_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_8"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:388  %src_addr_50 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_8

]]></Node>
<StgValue><ssdm name="src_addr_50"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:389  %add_ln46_17 = add i10 10, %trunc_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_17"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="10">
<![CDATA[
:390  %sext_ln46_9 = sext i10 %add_ln46_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_9"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391  %src_addr_51 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_9

]]></Node>
<StgValue><ssdm name="src_addr_51"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
:396  %src_load_46 = load i32* %src_addr_50, align 4

]]></Node>
<StgValue><ssdm name="src_load_46"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="9">
<![CDATA[
:397  %src_load_47 = load i32* %src_addr_51, align 4

]]></Node>
<StgValue><ssdm name="src_load_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="514" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="29">
<![CDATA[
:380  %sext_ln45_7 = sext i29 %trunc_ln45_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln45_7"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381  %dst_addr_19 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln45_3

]]></Node>
<StgValue><ssdm name="dst_addr_19"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:382  store i32 %sext_ln45_7, i32* %dst_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="32">
<![CDATA[
:384  %sext_ln46 = sext i32 %add_ln46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392  %src_addr_52 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="src_addr_52"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
:396  %src_load_46 = load i32* %src_addr_50, align 4

]]></Node>
<StgValue><ssdm name="src_load_46"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="9">
<![CDATA[
:397  %src_load_47 = load i32* %src_addr_51, align 4

]]></Node>
<StgValue><ssdm name="src_load_47"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
:398  %src_load_48 = load i32* %src_addr_52, align 4

]]></Node>
<StgValue><ssdm name="src_load_48"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:410  %add_ln46_4 = add nsw i32 3, %x

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="32">
<![CDATA[
:412  %trunc_ln46_4 = trunc i32 %add_ln46_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln46_4"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:413  %add_ln46_19 = add i10 5, %trunc_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln46_19"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="10">
<![CDATA[
:414  %sext_ln46_11 = sext i10 %add_ln46_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_11"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415  %src_addr_54 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_11

]]></Node>
<StgValue><ssdm name="src_addr_54"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="9">
<![CDATA[
:420  %src_load_50 = load i32* %src_addr_54, align 4

]]></Node>
<StgValue><ssdm name="src_load_50"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="528" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
:398  %src_load_48 = load i32* %src_addr_52, align 4

]]></Node>
<StgValue><ssdm name="src_load_48"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:399  %shl_ln46 = shl i32 %src_load_48, 3

]]></Node>
<StgValue><ssdm name="shl_ln46"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:400  %shl_ln46_1 = shl i32 %src_load_48, 1

]]></Node>
<StgValue><ssdm name="shl_ln46_1"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %sub_ln46 = sub i32 %shl_ln46, %shl_ln46_1

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:403  %add_ln46_1 = add i32 %src_load_46, %src_load_47

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:404  %add_ln46_2 = add i32 4, %sub_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:405  %add_ln46_3 = add i32 %add_ln46_2, %add_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:406  %trunc_ln11 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln46_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
:411  %sext_ln46_1 = sext i32 %add_ln46_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:416  %add_ln46_20 = add i10 10, %trunc_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln46_20"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="10">
<![CDATA[
:417  %sext_ln46_12 = sext i10 %add_ln46_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_12"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:418  %src_addr_55 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_12

]]></Node>
<StgValue><ssdm name="src_addr_55"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419  %src_addr_56 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="src_addr_56"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="9">
<![CDATA[
:420  %src_load_50 = load i32* %src_addr_54, align 4

]]></Node>
<StgValue><ssdm name="src_load_50"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="9">
<![CDATA[
:421  %src_load_51 = load i32* %src_addr_55, align 4

]]></Node>
<StgValue><ssdm name="src_load_51"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="9">
<![CDATA[
:422  %src_load_52 = load i32* %src_addr_56, align 4

]]></Node>
<StgValue><ssdm name="src_load_52"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="29">
<![CDATA[
:407  %sext_ln46_4 = sext i29 %trunc_ln11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_4"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:408  %dst_addr_20 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="dst_addr_20"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:409  store i32 %sext_ln46_4, i32* %dst_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="9">
<![CDATA[
:421  %src_load_51 = load i32* %src_addr_55, align 4

]]></Node>
<StgValue><ssdm name="src_load_51"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="9">
<![CDATA[
:422  %src_load_52 = load i32* %src_addr_56, align 4

]]></Node>
<StgValue><ssdm name="src_load_52"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:423  %shl_ln46_2 = shl i32 %src_load_52, 3

]]></Node>
<StgValue><ssdm name="shl_ln46_2"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:424  %shl_ln46_3 = shl i32 %src_load_52, 1

]]></Node>
<StgValue><ssdm name="shl_ln46_3"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %sub_ln46_1 = sub i32 %shl_ln46_2, %shl_ln46_3

]]></Node>
<StgValue><ssdm name="sub_ln46_1"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:426  %add_ln46_5 = add i32 %src_load_50, %src_load_51

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:427  %add_ln46_6 = add i32 4, %sub_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:428  %add_ln46_7 = add i32 %add_ln46_6, %add_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:429  %trunc_ln46_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln46_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:433  %add_ln46_8 = add i32 %add_ln35_6, %x

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="32">
<![CDATA[
:435  %trunc_ln46_5 = trunc i32 %add_ln46_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln46_5"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:436  %add_ln46_21 = add i10 5, %trunc_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_21"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="10">
<![CDATA[
:437  %sext_ln46_13 = sext i10 %add_ln46_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_13"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:438  %src_addr_57 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_13

]]></Node>
<StgValue><ssdm name="src_addr_57"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:439  %add_ln46_22 = add i10 10, %trunc_ln46_5

]]></Node>
<StgValue><ssdm name="add_ln46_22"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
:440  %sext_ln46_14 = sext i10 %add_ln46_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_14"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:441  %src_addr_58 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_14

]]></Node>
<StgValue><ssdm name="src_addr_58"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="9">
<![CDATA[
:443  %src_load_53 = load i32* %src_addr_57, align 4

]]></Node>
<StgValue><ssdm name="src_load_53"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="9">
<![CDATA[
:444  %src_load_54 = load i32* %src_addr_58, align 4

]]></Node>
<StgValue><ssdm name="src_load_54"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="29">
<![CDATA[
:430  %sext_ln46_5 = sext i29 %trunc_ln46_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_5"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:431  %dst_addr_21 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="dst_addr_21"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:432  store i32 %sext_ln46_5, i32* %dst_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="32">
<![CDATA[
:434  %sext_ln46_2 = sext i32 %add_ln46_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_2"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:442  %src_addr_59 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_2

]]></Node>
<StgValue><ssdm name="src_addr_59"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="9">
<![CDATA[
:443  %src_load_53 = load i32* %src_addr_57, align 4

]]></Node>
<StgValue><ssdm name="src_load_53"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="9">
<![CDATA[
:444  %src_load_54 = load i32* %src_addr_58, align 4

]]></Node>
<StgValue><ssdm name="src_load_54"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="9">
<![CDATA[
:445  %src_load_55 = load i32* %src_addr_59, align 4

]]></Node>
<StgValue><ssdm name="src_load_55"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:456  %add_ln46_12 = add i32 %add_ln35_10, %x

]]></Node>
<StgValue><ssdm name="add_ln46_12"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="32">
<![CDATA[
:458  %trunc_ln46_6 = trunc i32 %add_ln46_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln46_6"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:459  %add_ln46_23 = add i10 5, %trunc_ln46_6

]]></Node>
<StgValue><ssdm name="add_ln46_23"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="10">
<![CDATA[
:460  %sext_ln46_15 = sext i10 %add_ln46_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_15"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:461  %src_addr_60 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_15

]]></Node>
<StgValue><ssdm name="src_addr_60"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
:466  %src_load_56 = load i32* %src_addr_60, align 4

]]></Node>
<StgValue><ssdm name="src_load_56"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="580" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="9">
<![CDATA[
:445  %src_load_55 = load i32* %src_addr_59, align 4

]]></Node>
<StgValue><ssdm name="src_load_55"/></StgValue>
</operation>

<operation id="581" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:446  %shl_ln46_4 = shl i32 %src_load_55, 3

]]></Node>
<StgValue><ssdm name="shl_ln46_4"/></StgValue>
</operation>

<operation id="582" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:447  %shl_ln46_5 = shl i32 %src_load_55, 1

]]></Node>
<StgValue><ssdm name="shl_ln46_5"/></StgValue>
</operation>

<operation id="583" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:448  %sub_ln46_2 = sub i32 %shl_ln46_4, %shl_ln46_5

]]></Node>
<StgValue><ssdm name="sub_ln46_2"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %add_ln46_9 = add i32 %src_load_53, %src_load_54

]]></Node>
<StgValue><ssdm name="add_ln46_9"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:450  %add_ln46_10 = add i32 4, %sub_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_10"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:451  %add_ln46_11 = add i32 %add_ln46_10, %add_ln46_9

]]></Node>
<StgValue><ssdm name="add_ln46_11"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:452  %trunc_ln46_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln46_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="32">
<![CDATA[
:457  %sext_ln46_3 = sext i32 %add_ln46_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_3"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:462  %add_ln46_24 = add i10 10, %trunc_ln46_6

]]></Node>
<StgValue><ssdm name="add_ln46_24"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="10">
<![CDATA[
:463  %sext_ln46_16 = sext i10 %add_ln46_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_16"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:464  %src_addr_61 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_16

]]></Node>
<StgValue><ssdm name="src_addr_61"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:465  %src_addr_62 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="src_addr_62"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
:466  %src_load_56 = load i32* %src_addr_60, align 4

]]></Node>
<StgValue><ssdm name="src_load_56"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
:467  %src_load_57 = load i32* %src_addr_61, align 4

]]></Node>
<StgValue><ssdm name="src_load_57"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
:468  %src_load_58 = load i32* %src_addr_62, align 4

]]></Node>
<StgValue><ssdm name="src_load_58"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="596" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:293  %add_ln45_20 = add i10 20, %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="add_ln45_20"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
:294  %sext_ln45_10 = sext i10 %add_ln45_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_10"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %src_addr_39 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_10

]]></Node>
<StgValue><ssdm name="src_addr_39"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9">
<![CDATA[
:301  %src_load_35 = load i32* %src_addr_39, align 4

]]></Node>
<StgValue><ssdm name="src_load_35"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="29">
<![CDATA[
:453  %sext_ln46_6 = sext i29 %trunc_ln46_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_6"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:454  %dst_addr_22 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln46_2

]]></Node>
<StgValue><ssdm name="dst_addr_22"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:455  store i32 %sext_ln46_6, i32* %dst_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
:467  %src_load_57 = load i32* %src_addr_61, align 4

]]></Node>
<StgValue><ssdm name="src_load_57"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
:468  %src_load_58 = load i32* %src_addr_62, align 4

]]></Node>
<StgValue><ssdm name="src_load_58"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:469  %shl_ln46_6 = shl i32 %src_load_58, 3

]]></Node>
<StgValue><ssdm name="shl_ln46_6"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:470  %shl_ln46_7 = shl i32 %src_load_58, 1

]]></Node>
<StgValue><ssdm name="shl_ln46_7"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:471  %sub_ln46_3 = sub i32 %shl_ln46_6, %shl_ln46_7

]]></Node>
<StgValue><ssdm name="sub_ln46_3"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:472  %add_ln46_13 = add i32 %src_load_56, %src_load_57

]]></Node>
<StgValue><ssdm name="add_ln46_13"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %add_ln46_14 = add i32 4, %sub_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln46_14"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:474  %add_ln46_15 = add i32 %add_ln46_14, %add_ln46_13

]]></Node>
<StgValue><ssdm name="add_ln46_15"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:475  %trunc_ln46_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln46_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %add_ln47 = add nsw i32 4, %x

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="32">
<![CDATA[
:481  %trunc_ln47 = trunc i32 %add_ln47 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:482  %add_ln47_16 = add i10 5, %trunc_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_16"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="10">
<![CDATA[
:483  %sext_ln47_8 = sext i10 %add_ln47_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_8"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:484  %src_addr_63 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_8

]]></Node>
<StgValue><ssdm name="src_addr_63"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="9">
<![CDATA[
:489  %src_load_59 = load i32* %src_addr_63, align 4

]]></Node>
<StgValue><ssdm name="src_load_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="618" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9">
<![CDATA[
:301  %src_load_35 = load i32* %src_addr_39, align 4

]]></Node>
<StgValue><ssdm name="src_load_35"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="29">
<![CDATA[
:476  %sext_ln46_7 = sext i29 %trunc_ln46_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln46_7"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:477  %dst_addr_23 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="dst_addr_23"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:478  store i32 %sext_ln46_7, i32* %dst_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="32">
<![CDATA[
:480  %sext_ln47 = sext i32 %add_ln47 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:485  %src_addr_64 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="src_addr_64"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:486  %add_ln47_17 = add i10 15, %trunc_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_17"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="10">
<![CDATA[
:487  %sext_ln47_9 = sext i10 %add_ln47_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_9"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:488  %src_addr_65 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_9

]]></Node>
<StgValue><ssdm name="src_addr_65"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="9">
<![CDATA[
:489  %src_load_59 = load i32* %src_addr_63, align 4

]]></Node>
<StgValue><ssdm name="src_load_59"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
:490  %src_load_60 = load i32* %src_addr_64, align 4

]]></Node>
<StgValue><ssdm name="src_load_60"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="9">
<![CDATA[
:494  %src_load_61 = load i32* %src_addr_65, align 4

]]></Node>
<StgValue><ssdm name="src_load_61"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:504  %shl_ln47_2 = shl i32 %src_load_32, 3

]]></Node>
<StgValue><ssdm name="shl_ln47_2"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:505  %shl_ln47_3 = shl i32 %src_load_32, 1

]]></Node>
<StgValue><ssdm name="shl_ln47_3"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:506  %sub_ln47_1 = sub i32 %shl_ln47_2, %shl_ln47_3

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:507  %add_ln47_5 = add i32 %src_load_33, %src_load_35

]]></Node>
<StgValue><ssdm name="add_ln47_5"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:508  %add_ln47_6 = add i32 4, %sub_ln47_1

]]></Node>
<StgValue><ssdm name="add_ln47_6"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %add_ln47_7 = add i32 %add_ln47_6, %add_ln47_5

]]></Node>
<StgValue><ssdm name="add_ln47_7"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:510  %trunc_ln47_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln47_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="637" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
:490  %src_load_60 = load i32* %src_addr_64, align 4

]]></Node>
<StgValue><ssdm name="src_load_60"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %shl_ln47 = shl i32 %src_load_60, 3

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:492  %shl_ln47_1 = shl i32 %src_load_60, 1

]]></Node>
<StgValue><ssdm name="shl_ln47_1"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:493  %sub_ln47 = sub i32 %shl_ln47, %shl_ln47_1

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="9">
<![CDATA[
:494  %src_load_61 = load i32* %src_addr_65, align 4

]]></Node>
<StgValue><ssdm name="src_load_61"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:495  %add_ln47_1 = add i32 %src_load_59, %src_load_61

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:496  %add_ln47_2 = add i32 4, %sub_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %add_ln47_3 = add i32 %add_ln47_2, %add_ln47_1

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:498  %trunc_ln12 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln47_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:502  %add_ln47_4 = add nsw i32 5, %x

]]></Node>
<StgValue><ssdm name="add_ln47_4"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
:503  %sext_ln47_1 = sext i32 %add_ln47_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="29">
<![CDATA[
:511  %sext_ln47_5 = sext i29 %trunc_ln47_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln47_5"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:512  %dst_addr_25 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln47_1

]]></Node>
<StgValue><ssdm name="dst_addr_25"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:513  store i32 %sext_ln47_5, i32* %dst_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:514  %add_ln47_8 = add i32 %add_ln36_6, %x

]]></Node>
<StgValue><ssdm name="add_ln47_8"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="32">
<![CDATA[
:515  %sext_ln47_2 = sext i32 %add_ln47_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_2"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="32">
<![CDATA[
:516  %trunc_ln47_4 = trunc i32 %add_ln47_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln47_4"/></StgValue>
</operation>

<operation id="654" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:517  %add_ln47_18 = add i10 5, %trunc_ln47_4

]]></Node>
<StgValue><ssdm name="add_ln47_18"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="10">
<![CDATA[
:518  %sext_ln47_10 = sext i10 %add_ln47_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_10"/></StgValue>
</operation>

<operation id="656" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:519  %src_addr_66 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_10

]]></Node>
<StgValue><ssdm name="src_addr_66"/></StgValue>
</operation>

<operation id="657" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:520  %src_addr_67 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_2

]]></Node>
<StgValue><ssdm name="src_addr_67"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
:524  %src_load_62 = load i32* %src_addr_66, align 4

]]></Node>
<StgValue><ssdm name="src_load_62"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="9">
<![CDATA[
:525  %src_load_63 = load i32* %src_addr_67, align 4

]]></Node>
<StgValue><ssdm name="src_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="29">
<![CDATA[
:499  %sext_ln47_4 = sext i29 %trunc_ln12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln47_4"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:500  %dst_addr_24 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="dst_addr_24"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:501  store i32 %sext_ln47_4, i32* %dst_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:521  %add_ln47_19 = add i10 15, %trunc_ln47_4

]]></Node>
<StgValue><ssdm name="add_ln47_19"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="10">
<![CDATA[
:522  %sext_ln47_11 = sext i10 %add_ln47_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_11"/></StgValue>
</operation>

<operation id="665" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:523  %src_addr_68 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_11

]]></Node>
<StgValue><ssdm name="src_addr_68"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
:524  %src_load_62 = load i32* %src_addr_66, align 4

]]></Node>
<StgValue><ssdm name="src_load_62"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="9">
<![CDATA[
:525  %src_load_63 = load i32* %src_addr_67, align 4

]]></Node>
<StgValue><ssdm name="src_load_63"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="9">
<![CDATA[
:529  %src_load_64 = load i32* %src_addr_68, align 4

]]></Node>
<StgValue><ssdm name="src_load_64"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:537  %add_ln47_12 = add i32 %add_ln36_10, %x

]]></Node>
<StgValue><ssdm name="add_ln47_12"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="32">
<![CDATA[
:539  %trunc_ln47_5 = trunc i32 %add_ln47_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln47_5"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:540  %add_ln47_20 = add i10 5, %trunc_ln47_5

]]></Node>
<StgValue><ssdm name="add_ln47_20"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="10">
<![CDATA[
:541  %sext_ln47_12 = sext i10 %add_ln47_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_12"/></StgValue>
</operation>

<operation id="673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:542  %src_addr_69 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_12

]]></Node>
<StgValue><ssdm name="src_addr_69"/></StgValue>
</operation>

<operation id="674" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="9">
<![CDATA[
:547  %src_load_65 = load i32* %src_addr_69, align 4

]]></Node>
<StgValue><ssdm name="src_load_65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="675" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:526  %shl_ln47_4 = shl i32 %src_load_63, 3

]]></Node>
<StgValue><ssdm name="shl_ln47_4"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %shl_ln47_5 = shl i32 %src_load_63, 1

]]></Node>
<StgValue><ssdm name="shl_ln47_5"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:528  %sub_ln47_2 = sub i32 %shl_ln47_4, %shl_ln47_5

]]></Node>
<StgValue><ssdm name="sub_ln47_2"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="9">
<![CDATA[
:529  %src_load_64 = load i32* %src_addr_68, align 4

]]></Node>
<StgValue><ssdm name="src_load_64"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:530  %add_ln47_9 = add i32 %src_load_62, %src_load_64

]]></Node>
<StgValue><ssdm name="add_ln47_9"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:531  %add_ln47_10 = add i32 4, %sub_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_10"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:532  %add_ln47_11 = add i32 %add_ln47_10, %add_ln47_9

]]></Node>
<StgValue><ssdm name="add_ln47_11"/></StgValue>
</operation>

<operation id="682" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:533  %trunc_ln47_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln47_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="683" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="29">
<![CDATA[
:534  %sext_ln47_6 = sext i29 %trunc_ln47_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln47_6"/></StgValue>
</operation>

<operation id="684" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:535  %dst_addr_26 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln47_2

]]></Node>
<StgValue><ssdm name="dst_addr_26"/></StgValue>
</operation>

<operation id="685" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:536  store i32 %sext_ln47_6, i32* %dst_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="686" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="32">
<![CDATA[
:538  %sext_ln47_3 = sext i32 %add_ln47_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_3"/></StgValue>
</operation>

<operation id="687" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:543  %src_addr_70 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_3

]]></Node>
<StgValue><ssdm name="src_addr_70"/></StgValue>
</operation>

<operation id="688" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:544  %add_ln47_21 = add i10 15, %trunc_ln47_5

]]></Node>
<StgValue><ssdm name="add_ln47_21"/></StgValue>
</operation>

<operation id="689" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="10">
<![CDATA[
:545  %sext_ln47_13 = sext i10 %add_ln47_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln47_13"/></StgValue>
</operation>

<operation id="690" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:546  %src_addr_71 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln47_13

]]></Node>
<StgValue><ssdm name="src_addr_71"/></StgValue>
</operation>

<operation id="691" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="9">
<![CDATA[
:547  %src_load_65 = load i32* %src_addr_69, align 4

]]></Node>
<StgValue><ssdm name="src_load_65"/></StgValue>
</operation>

<operation id="692" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
:548  %src_load_66 = load i32* %src_addr_70, align 4

]]></Node>
<StgValue><ssdm name="src_load_66"/></StgValue>
</operation>

<operation id="693" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
:552  %src_load_67 = load i32* %src_addr_71, align 4

]]></Node>
<StgValue><ssdm name="src_load_67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="694" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:320  %add_ln45_23 = add i10 20, %trunc_ln45_4

]]></Node>
<StgValue><ssdm name="add_ln45_23"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="10">
<![CDATA[
:321  %sext_ln45_13 = sext i10 %add_ln45_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln45_13"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322  %src_addr_43 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln45_13

]]></Node>
<StgValue><ssdm name="src_addr_43"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
:328  %src_load_39 = load i32* %src_addr_43, align 4

]]></Node>
<StgValue><ssdm name="src_load_39"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:393  %add_ln46_18 = add i10 20, %trunc_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_18"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
:394  %sext_ln46_10 = sext i10 %add_ln46_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46_10"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395  %src_addr_53 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln46_10

]]></Node>
<StgValue><ssdm name="src_addr_53"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
:402  %src_load_49 = load i32* %src_addr_53, align 4

]]></Node>
<StgValue><ssdm name="src_load_49"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
:548  %src_load_66 = load i32* %src_addr_70, align 4

]]></Node>
<StgValue><ssdm name="src_load_66"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:549  %shl_ln47_6 = shl i32 %src_load_66, 3

]]></Node>
<StgValue><ssdm name="shl_ln47_6"/></StgValue>
</operation>

<operation id="704" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:550  %shl_ln47_7 = shl i32 %src_load_66, 1

]]></Node>
<StgValue><ssdm name="shl_ln47_7"/></StgValue>
</operation>

<operation id="705" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %sub_ln47_3 = sub i32 %shl_ln47_6, %shl_ln47_7

]]></Node>
<StgValue><ssdm name="sub_ln47_3"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
:552  %src_load_67 = load i32* %src_addr_71, align 4

]]></Node>
<StgValue><ssdm name="src_load_67"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:553  %add_ln47_13 = add i32 %src_load_65, %src_load_67

]]></Node>
<StgValue><ssdm name="add_ln47_13"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:554  %add_ln47_14 = add i32 4, %sub_ln47_3

]]></Node>
<StgValue><ssdm name="add_ln47_14"/></StgValue>
</operation>

<operation id="709" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:555  %add_ln47_15 = add i32 %add_ln47_14, %add_ln47_13

]]></Node>
<StgValue><ssdm name="add_ln47_15"/></StgValue>
</operation>

<operation id="710" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:556  %trunc_ln47_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln47_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln47_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="711" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
:328  %src_load_39 = load i32* %src_addr_43, align 4

]]></Node>
<StgValue><ssdm name="src_load_39"/></StgValue>
</operation>

<operation id="712" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
:402  %src_load_49 = load i32* %src_addr_53, align 4

]]></Node>
<StgValue><ssdm name="src_load_49"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="29">
<![CDATA[
:557  %sext_ln47_7 = sext i29 %trunc_ln47_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln47_7"/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:558  %dst_addr_27 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln47_3

]]></Node>
<StgValue><ssdm name="dst_addr_27"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:559  store i32 %sext_ln47_7, i32* %dst_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:562  %shl_ln48 = shl i32 %src_load_36, 2

]]></Node>
<StgValue><ssdm name="shl_ln48"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %shl_ln48_1 = shl i32 %src_load_39, 1

]]></Node>
<StgValue><ssdm name="shl_ln48_1"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:564  %add_ln48_1 = add i32 %src_load_37, %src_load_36

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:565  %add_ln48_2 = add i32 4, %shl_ln48_1

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:566  %add_ln48_5 = add i32 %add_ln48_2, %shl_ln48

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>

<operation id="721" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:567  %add_ln48_3 = add i32 %add_ln48_5, %add_ln48_1

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="722" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:568  %trunc_ln13 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln48_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="723" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:574  %shl_ln48_2 = shl i32 %src_load_46, 2

]]></Node>
<StgValue><ssdm name="shl_ln48_2"/></StgValue>
</operation>

<operation id="724" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %shl_ln48_3 = shl i32 %src_load_49, 1

]]></Node>
<StgValue><ssdm name="shl_ln48_3"/></StgValue>
</operation>

<operation id="725" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:576  %add_ln48_6 = add i32 4, %shl_ln48_3

]]></Node>
<StgValue><ssdm name="add_ln48_6"/></StgValue>
</operation>

<operation id="726" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:577  %add_ln48_9 = add i32 %add_ln48_6, %shl_ln48_2

]]></Node>
<StgValue><ssdm name="add_ln48_9"/></StgValue>
</operation>

<operation id="727" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:578  %add_ln48_7 = add i32 %add_ln48_9, %add_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln48_7"/></StgValue>
</operation>

<operation id="728" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:579  %trunc_ln48_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln48_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="729" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:583  %add_ln48_8 = add i32 %add_ln42, %x

]]></Node>
<StgValue><ssdm name="add_ln48_8"/></StgValue>
</operation>

<operation id="730" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="32">
<![CDATA[
:584  %sext_ln48_2 = sext i32 %add_ln48_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_2"/></StgValue>
</operation>

<operation id="731" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="32">
<![CDATA[
:585  %trunc_ln48 = trunc i32 %add_ln48_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="732" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:586  %add_ln48_10 = add i10 5, %trunc_ln48

]]></Node>
<StgValue><ssdm name="add_ln48_10"/></StgValue>
</operation>

<operation id="733" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="10">
<![CDATA[
:587  %sext_ln48_8 = sext i10 %add_ln48_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_8"/></StgValue>
</operation>

<operation id="734" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:588  %src_addr_72 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln48_8

]]></Node>
<StgValue><ssdm name="src_addr_72"/></StgValue>
</operation>

<operation id="735" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:589  %src_addr_73 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="src_addr_73"/></StgValue>
</operation>

<operation id="736" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="9">
<![CDATA[
:593  %src_load_68 = load i32* %src_addr_72, align 4

]]></Node>
<StgValue><ssdm name="src_load_68"/></StgValue>
</operation>

<operation id="737" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
:594  %src_load_69 = load i32* %src_addr_73, align 4

]]></Node>
<StgValue><ssdm name="src_load_69"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="738" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:560  %add_ln48 = add nsw i32 6, %x

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="739" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="32">
<![CDATA[
:561  %sext_ln48 = sext i32 %add_ln48 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="740" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="29">
<![CDATA[
:569  %sext_ln48_4 = sext i29 %trunc_ln13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48_4"/></StgValue>
</operation>

<operation id="741" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:570  %dst_addr_28 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="dst_addr_28"/></StgValue>
</operation>

<operation id="742" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:571  store i32 %sext_ln48_4, i32* %dst_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="743" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:572  %add_ln48_4 = add nsw i32 7, %x

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="744" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="32">
<![CDATA[
:573  %sext_ln48_1 = sext i32 %add_ln48_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="745" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="29">
<![CDATA[
:580  %sext_ln48_5 = sext i29 %trunc_ln48_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48_5"/></StgValue>
</operation>

<operation id="746" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:581  %dst_addr_29 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="dst_addr_29"/></StgValue>
</operation>

<operation id="747" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:582  store i32 %sext_ln48_5, i32* %dst_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="748" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:590  %add_ln48_20 = add i10 15, %trunc_ln48

]]></Node>
<StgValue><ssdm name="add_ln48_20"/></StgValue>
</operation>

<operation id="749" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="10">
<![CDATA[
:591  %sext_ln48_9 = sext i10 %add_ln48_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_9"/></StgValue>
</operation>

<operation id="750" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:592  %src_addr_74 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln48_9

]]></Node>
<StgValue><ssdm name="src_addr_74"/></StgValue>
</operation>

<operation id="751" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="9">
<![CDATA[
:593  %src_load_68 = load i32* %src_addr_72, align 4

]]></Node>
<StgValue><ssdm name="src_load_68"/></StgValue>
</operation>

<operation id="752" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
:594  %src_load_69 = load i32* %src_addr_73, align 4

]]></Node>
<StgValue><ssdm name="src_load_69"/></StgValue>
</operation>

<operation id="753" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="9">
<![CDATA[
:596  %src_load_70 = load i32* %src_addr_74, align 4

]]></Node>
<StgValue><ssdm name="src_load_70"/></StgValue>
</operation>

<operation id="754" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:606  %add_ln48_12 = add i32 %add_ln43, %x

]]></Node>
<StgValue><ssdm name="add_ln48_12"/></StgValue>
</operation>

<operation id="755" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="32">
<![CDATA[
:608  %trunc_ln48_4 = trunc i32 %add_ln48_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln48_4"/></StgValue>
</operation>

<operation id="756" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:609  %add_ln48_21 = add i10 5, %trunc_ln48_4

]]></Node>
<StgValue><ssdm name="add_ln48_21"/></StgValue>
</operation>

<operation id="757" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="10">
<![CDATA[
:610  %sext_ln48_10 = sext i10 %add_ln48_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_10"/></StgValue>
</operation>

<operation id="758" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:611  %src_addr_75 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln48_10

]]></Node>
<StgValue><ssdm name="src_addr_75"/></StgValue>
</operation>

<operation id="759" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="9">
<![CDATA[
:616  %src_load_71 = load i32* %src_addr_75, align 4

]]></Node>
<StgValue><ssdm name="src_load_71"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="760" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:595  %shl_ln48_4 = shl i32 %src_load_69, 2

]]></Node>
<StgValue><ssdm name="shl_ln48_4"/></StgValue>
</operation>

<operation id="761" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="9">
<![CDATA[
:596  %src_load_70 = load i32* %src_addr_74, align 4

]]></Node>
<StgValue><ssdm name="src_load_70"/></StgValue>
</operation>

<operation id="762" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:597  %shl_ln48_5 = shl i32 %src_load_70, 1

]]></Node>
<StgValue><ssdm name="shl_ln48_5"/></StgValue>
</operation>

<operation id="763" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:598  %add_ln48_13 = add i32 %src_load_68, %src_load_69

]]></Node>
<StgValue><ssdm name="add_ln48_13"/></StgValue>
</operation>

<operation id="764" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %add_ln48_14 = add i32 4, %shl_ln48_5

]]></Node>
<StgValue><ssdm name="add_ln48_14"/></StgValue>
</operation>

<operation id="765" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:600  %add_ln48_16 = add i32 %add_ln48_14, %shl_ln48_4

]]></Node>
<StgValue><ssdm name="add_ln48_16"/></StgValue>
</operation>

<operation id="766" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:601  %add_ln48_11 = add i32 %add_ln48_16, %add_ln48_13

]]></Node>
<StgValue><ssdm name="add_ln48_11"/></StgValue>
</operation>

<operation id="767" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:602  %trunc_ln48_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln48_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln48_2"/></StgValue>
</operation>

<operation id="768" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="32">
<![CDATA[
:607  %sext_ln48_3 = sext i32 %add_ln48_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_3"/></StgValue>
</operation>

<operation id="769" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:612  %src_addr_76 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln48_3

]]></Node>
<StgValue><ssdm name="src_addr_76"/></StgValue>
</operation>

<operation id="770" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:613  %add_ln48_22 = add i10 15, %trunc_ln48_4

]]></Node>
<StgValue><ssdm name="add_ln48_22"/></StgValue>
</operation>

<operation id="771" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
:614  %sext_ln48_11 = sext i10 %add_ln48_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln48_11"/></StgValue>
</operation>

<operation id="772" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:615  %src_addr_77 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln48_11

]]></Node>
<StgValue><ssdm name="src_addr_77"/></StgValue>
</operation>

<operation id="773" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="9">
<![CDATA[
:616  %src_load_71 = load i32* %src_addr_75, align 4

]]></Node>
<StgValue><ssdm name="src_load_71"/></StgValue>
</operation>

<operation id="774" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
:617  %src_load_72 = load i32* %src_addr_76, align 4

]]></Node>
<StgValue><ssdm name="src_load_72"/></StgValue>
</operation>

<operation id="775" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="9">
<![CDATA[
:619  %src_load_73 = load i32* %src_addr_77, align 4

]]></Node>
<StgValue><ssdm name="src_load_73"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="776" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="29">
<![CDATA[
:603  %sext_ln48_6 = sext i29 %trunc_ln48_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48_6"/></StgValue>
</operation>

<operation id="777" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:604  %dst_addr_30 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="dst_addr_30"/></StgValue>
</operation>

<operation id="778" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:605  store i32 %sext_ln48_6, i32* %dst_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="779" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
:617  %src_load_72 = load i32* %src_addr_76, align 4

]]></Node>
<StgValue><ssdm name="src_load_72"/></StgValue>
</operation>

<operation id="780" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:618  %shl_ln48_6 = shl i32 %src_load_72, 2

]]></Node>
<StgValue><ssdm name="shl_ln48_6"/></StgValue>
</operation>

<operation id="781" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="9">
<![CDATA[
:619  %src_load_73 = load i32* %src_addr_77, align 4

]]></Node>
<StgValue><ssdm name="src_load_73"/></StgValue>
</operation>

<operation id="782" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:620  %shl_ln48_7 = shl i32 %src_load_73, 1

]]></Node>
<StgValue><ssdm name="shl_ln48_7"/></StgValue>
</operation>

<operation id="783" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:621  %add_ln48_17 = add i32 %src_load_71, %src_load_72

]]></Node>
<StgValue><ssdm name="add_ln48_17"/></StgValue>
</operation>

<operation id="784" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:622  %add_ln48_18 = add i32 4, %shl_ln48_7

]]></Node>
<StgValue><ssdm name="add_ln48_18"/></StgValue>
</operation>

<operation id="785" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %add_ln48_19 = add i32 %add_ln48_18, %shl_ln48_6

]]></Node>
<StgValue><ssdm name="add_ln48_19"/></StgValue>
</operation>

<operation id="786" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:624  %add_ln48_15 = add i32 %add_ln48_19, %add_ln48_17

]]></Node>
<StgValue><ssdm name="add_ln48_15"/></StgValue>
</operation>

<operation id="787" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:625  %trunc_ln48_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln48_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln48_3"/></StgValue>
</operation>

<operation id="788" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %x_1 = shl i32 %stride_read, 2

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="789" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="32">
<![CDATA[
:630  %sext_ln50 = sext i32 %x_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="790" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:632  %sext_ln50_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %trunc_ln50, i2 0)

]]></Node>
<StgValue><ssdm name="sext_ln50_cast"/></StgValue>
</operation>

<operation id="791" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:636  %add_ln50_19 = add i10 10, %sext_ln50_cast

]]></Node>
<StgValue><ssdm name="add_ln50_19"/></StgValue>
</operation>

<operation id="792" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="10">
<![CDATA[
:637  %sext_ln50_9 = sext i10 %add_ln50_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_9"/></StgValue>
</operation>

<operation id="793" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:638  %src_addr_79 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_9

]]></Node>
<StgValue><ssdm name="src_addr_79"/></StgValue>
</operation>

<operation id="794" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:639  %src_addr_80 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50

]]></Node>
<StgValue><ssdm name="src_addr_80"/></StgValue>
</operation>

<operation id="795" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="9">
<![CDATA[
:644  %src_load_75 = load i32* %src_addr_79, align 4

]]></Node>
<StgValue><ssdm name="src_load_75"/></StgValue>
</operation>

<operation id="796" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="9">
<![CDATA[
:646  %src_load_76 = load i32* %src_addr_80, align 4

]]></Node>
<StgValue><ssdm name="src_load_76"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="797" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="29">
<![CDATA[
:626  %sext_ln48_7 = sext i29 %trunc_ln48_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48_7"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:627  %dst_addr_31 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln48_3

]]></Node>
<StgValue><ssdm name="dst_addr_31"/></StgValue>
</operation>

<operation id="799" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:628  store i32 %sext_ln48_7, i32* %dst_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="800" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:640  %add_ln50_20 = add i10 20, %sext_ln50_cast

]]></Node>
<StgValue><ssdm name="add_ln50_20"/></StgValue>
</operation>

<operation id="801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="10">
<![CDATA[
:641  %sext_ln50_10 = sext i10 %add_ln50_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_10"/></StgValue>
</operation>

<operation id="802" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:642  %src_addr_81 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_10

]]></Node>
<StgValue><ssdm name="src_addr_81"/></StgValue>
</operation>

<operation id="803" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="9">
<![CDATA[
:644  %src_load_75 = load i32* %src_addr_79, align 4

]]></Node>
<StgValue><ssdm name="src_load_75"/></StgValue>
</operation>

<operation id="804" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="9">
<![CDATA[
:646  %src_load_76 = load i32* %src_addr_80, align 4

]]></Node>
<StgValue><ssdm name="src_load_76"/></StgValue>
</operation>

<operation id="805" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="9">
<![CDATA[
:648  %src_load_77 = load i32* %src_addr_81, align 4

]]></Node>
<StgValue><ssdm name="src_load_77"/></StgValue>
</operation>

<operation id="806" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:657  %or_ln50 = or i32 %x_1, 1

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="807" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="10" op_0_bw="32">
<![CDATA[
:659  %trunc_ln50_4 = trunc i32 %or_ln50 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="808" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:663  %add_ln50_22 = add i10 10, %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="add_ln50_22"/></StgValue>
</operation>

<operation id="809" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
:664  %sext_ln50_12 = sext i10 %add_ln50_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_12"/></StgValue>
</operation>

<operation id="810" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:665  %src_addr_83 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_12

]]></Node>
<StgValue><ssdm name="src_addr_83"/></StgValue>
</operation>

<operation id="811" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="9">
<![CDATA[
:671  %src_load_79 = load i32* %src_addr_83, align 4

]]></Node>
<StgValue><ssdm name="src_load_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="812" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:645  %shl_ln50 = shl i32 %src_load_75, 1

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="813" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %shl_ln50_1 = shl i32 %src_load_76, 2

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>

<operation id="814" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="9">
<![CDATA[
:648  %src_load_77 = load i32* %src_addr_81, align 4

]]></Node>
<StgValue><ssdm name="src_load_77"/></StgValue>
</operation>

<operation id="815" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:649  %add_ln50 = add i32 %src_load_76, %src_load_77

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="816" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:650  %add_ln50_1 = add i32 4, %shl_ln50_1

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="817" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:651  %add_ln50_3 = add i32 %add_ln50_1, %shl_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_3"/></StgValue>
</operation>

<operation id="818" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:652  %add_ln50_2 = add i32 %add_ln50_3, %add_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_2"/></StgValue>
</operation>

<operation id="819" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:653  %trunc_ln14 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln50_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="820" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="29">
<![CDATA[
:654  %sext_ln50_4 = sext i29 %trunc_ln14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50_4"/></StgValue>
</operation>

<operation id="821" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:655  %dst_addr_32 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln50

]]></Node>
<StgValue><ssdm name="dst_addr_32"/></StgValue>
</operation>

<operation id="822" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:656  store i32 %sext_ln50_4, i32* %dst_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="823" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="32">
<![CDATA[
:658  %sext_ln50_1 = sext i32 %or_ln50 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_1"/></StgValue>
</operation>

<operation id="824" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:666  %src_addr_84 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_1

]]></Node>
<StgValue><ssdm name="src_addr_84"/></StgValue>
</operation>

<operation id="825" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:667  %add_ln50_23 = add i10 20, %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="add_ln50_23"/></StgValue>
</operation>

<operation id="826" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="10">
<![CDATA[
:668  %sext_ln50_13 = sext i10 %add_ln50_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_13"/></StgValue>
</operation>

<operation id="827" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:669  %src_addr_85 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_13

]]></Node>
<StgValue><ssdm name="src_addr_85"/></StgValue>
</operation>

<operation id="828" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="9">
<![CDATA[
:671  %src_load_79 = load i32* %src_addr_83, align 4

]]></Node>
<StgValue><ssdm name="src_load_79"/></StgValue>
</operation>

<operation id="829" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="9">
<![CDATA[
:673  %src_load_80 = load i32* %src_addr_84, align 4

]]></Node>
<StgValue><ssdm name="src_load_80"/></StgValue>
</operation>

<operation id="830" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="9">
<![CDATA[
:675  %src_load_81 = load i32* %src_addr_85, align 4

]]></Node>
<StgValue><ssdm name="src_load_81"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="831" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:672  %shl_ln50_2 = shl i32 %src_load_79, 1

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="832" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="9">
<![CDATA[
:673  %src_load_80 = load i32* %src_addr_84, align 4

]]></Node>
<StgValue><ssdm name="src_load_80"/></StgValue>
</operation>

<operation id="833" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:674  %shl_ln50_3 = shl i32 %src_load_80, 2

]]></Node>
<StgValue><ssdm name="shl_ln50_3"/></StgValue>
</operation>

<operation id="834" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="9">
<![CDATA[
:675  %src_load_81 = load i32* %src_addr_85, align 4

]]></Node>
<StgValue><ssdm name="src_load_81"/></StgValue>
</operation>

<operation id="835" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:676  %add_ln50_4 = add i32 %src_load_80, %src_load_81

]]></Node>
<StgValue><ssdm name="add_ln50_4"/></StgValue>
</operation>

<operation id="836" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %add_ln50_7 = add i32 4, %shl_ln50_3

]]></Node>
<StgValue><ssdm name="add_ln50_7"/></StgValue>
</operation>

<operation id="837" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:678  %add_ln50_8 = add i32 %add_ln50_7, %shl_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln50_8"/></StgValue>
</operation>

<operation id="838" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:679  %add_ln50_5 = add i32 %add_ln50_8, %add_ln50_4

]]></Node>
<StgValue><ssdm name="add_ln50_5"/></StgValue>
</operation>

<operation id="839" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:680  %trunc_ln50_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln50_5, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="840" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:684  %add_ln50_6 = add nsw i32 %stride_read, %x_1

]]></Node>
<StgValue><ssdm name="add_ln50_6"/></StgValue>
</operation>

<operation id="841" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="32">
<![CDATA[
:685  %sext_ln50_2 = sext i32 %add_ln50_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_2"/></StgValue>
</operation>

<operation id="842" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="32">
<![CDATA[
:686  %trunc_ln50_5 = trunc i32 %add_ln50_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln50_5"/></StgValue>
</operation>

<operation id="843" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:687  %add_ln50_24 = add i10 10, %trunc_ln50_5

]]></Node>
<StgValue><ssdm name="add_ln50_24"/></StgValue>
</operation>

<operation id="844" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="10">
<![CDATA[
:688  %sext_ln50_14 = sext i10 %add_ln50_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_14"/></StgValue>
</operation>

<operation id="845" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:689  %src_addr_86 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_14

]]></Node>
<StgValue><ssdm name="src_addr_86"/></StgValue>
</operation>

<operation id="846" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:690  %src_addr_87 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_2

]]></Node>
<StgValue><ssdm name="src_addr_87"/></StgValue>
</operation>

<operation id="847" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="9">
<![CDATA[
:694  %src_load_82 = load i32* %src_addr_86, align 4

]]></Node>
<StgValue><ssdm name="src_load_82"/></StgValue>
</operation>

<operation id="848" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="9">
<![CDATA[
:696  %src_load_83 = load i32* %src_addr_87, align 4

]]></Node>
<StgValue><ssdm name="src_load_83"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="849" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="29">
<![CDATA[
:681  %sext_ln50_5 = sext i29 %trunc_ln50_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50_5"/></StgValue>
</operation>

<operation id="850" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:682  %dst_addr_33 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln50_1

]]></Node>
<StgValue><ssdm name="dst_addr_33"/></StgValue>
</operation>

<operation id="851" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:683  store i32 %sext_ln50_5, i32* %dst_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="852" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:691  %add_ln50_25 = add i10 20, %trunc_ln50_5

]]></Node>
<StgValue><ssdm name="add_ln50_25"/></StgValue>
</operation>

<operation id="853" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
:692  %sext_ln50_15 = sext i10 %add_ln50_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_15"/></StgValue>
</operation>

<operation id="854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:693  %src_addr_88 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_15

]]></Node>
<StgValue><ssdm name="src_addr_88"/></StgValue>
</operation>

<operation id="855" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="9">
<![CDATA[
:694  %src_load_82 = load i32* %src_addr_86, align 4

]]></Node>
<StgValue><ssdm name="src_load_82"/></StgValue>
</operation>

<operation id="856" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="9">
<![CDATA[
:696  %src_load_83 = load i32* %src_addr_87, align 4

]]></Node>
<StgValue><ssdm name="src_load_83"/></StgValue>
</operation>

<operation id="857" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="9">
<![CDATA[
:698  %src_load_84 = load i32* %src_addr_88, align 4

]]></Node>
<StgValue><ssdm name="src_load_84"/></StgValue>
</operation>

<operation id="858" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %add_ln50_10 = add nsw i32 %stride_read, %or_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_10"/></StgValue>
</operation>

<operation id="859" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="10" op_0_bw="32">
<![CDATA[
:709  %trunc_ln50_6 = trunc i32 %add_ln50_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln50_6"/></StgValue>
</operation>

<operation id="860" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:710  %add_ln50_26 = add i10 10, %trunc_ln50_6

]]></Node>
<StgValue><ssdm name="add_ln50_26"/></StgValue>
</operation>

<operation id="861" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="10">
<![CDATA[
:711  %sext_ln50_16 = sext i10 %add_ln50_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_16"/></StgValue>
</operation>

<operation id="862" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:712  %src_addr_89 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_16

]]></Node>
<StgValue><ssdm name="src_addr_89"/></StgValue>
</operation>

<operation id="863" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="9">
<![CDATA[
:717  %src_load_85 = load i32* %src_addr_89, align 4

]]></Node>
<StgValue><ssdm name="src_load_85"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="864" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %shl_ln50_4 = shl i32 %src_load_82, 1

]]></Node>
<StgValue><ssdm name="shl_ln50_4"/></StgValue>
</operation>

<operation id="865" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:697  %shl_ln50_5 = shl i32 %src_load_83, 2

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="866" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="9">
<![CDATA[
:698  %src_load_84 = load i32* %src_addr_88, align 4

]]></Node>
<StgValue><ssdm name="src_load_84"/></StgValue>
</operation>

<operation id="867" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:699  %add_ln50_11 = add i32 %src_load_83, %src_load_84

]]></Node>
<StgValue><ssdm name="add_ln50_11"/></StgValue>
</operation>

<operation id="868" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:700  %add_ln50_12 = add i32 4, %shl_ln50_5

]]></Node>
<StgValue><ssdm name="add_ln50_12"/></StgValue>
</operation>

<operation id="869" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %add_ln50_14 = add i32 %add_ln50_12, %shl_ln50_4

]]></Node>
<StgValue><ssdm name="add_ln50_14"/></StgValue>
</operation>

<operation id="870" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:702  %add_ln50_9 = add i32 %add_ln50_14, %add_ln50_11

]]></Node>
<StgValue><ssdm name="add_ln50_9"/></StgValue>
</operation>

<operation id="871" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:703  %trunc_ln50_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln50_9, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>

<operation id="872" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="29">
<![CDATA[
:704  %sext_ln50_6 = sext i29 %trunc_ln50_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50_6"/></StgValue>
</operation>

<operation id="873" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:705  %dst_addr_34 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln50_2

]]></Node>
<StgValue><ssdm name="dst_addr_34"/></StgValue>
</operation>

<operation id="874" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:706  store i32 %sext_ln50_6, i32* %dst_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="875" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="32">
<![CDATA[
:708  %sext_ln50_3 = sext i32 %add_ln50_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_3"/></StgValue>
</operation>

<operation id="876" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:713  %src_addr_90 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_3

]]></Node>
<StgValue><ssdm name="src_addr_90"/></StgValue>
</operation>

<operation id="877" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:714  %add_ln50_27 = add i10 20, %trunc_ln50_6

]]></Node>
<StgValue><ssdm name="add_ln50_27"/></StgValue>
</operation>

<operation id="878" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="10">
<![CDATA[
:715  %sext_ln50_17 = sext i10 %add_ln50_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_17"/></StgValue>
</operation>

<operation id="879" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:716  %src_addr_91 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_17

]]></Node>
<StgValue><ssdm name="src_addr_91"/></StgValue>
</operation>

<operation id="880" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="9">
<![CDATA[
:717  %src_load_85 = load i32* %src_addr_89, align 4

]]></Node>
<StgValue><ssdm name="src_load_85"/></StgValue>
</operation>

<operation id="881" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="9">
<![CDATA[
:719  %src_load_86 = load i32* %src_addr_90, align 4

]]></Node>
<StgValue><ssdm name="src_load_86"/></StgValue>
</operation>

<operation id="882" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
:721  %src_load_87 = load i32* %src_addr_91, align 4

]]></Node>
<StgValue><ssdm name="src_load_87"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="883" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:718  %shl_ln50_6 = shl i32 %src_load_85, 1

]]></Node>
<StgValue><ssdm name="shl_ln50_6"/></StgValue>
</operation>

<operation id="884" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="9">
<![CDATA[
:719  %src_load_86 = load i32* %src_addr_90, align 4

]]></Node>
<StgValue><ssdm name="src_load_86"/></StgValue>
</operation>

<operation id="885" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:720  %shl_ln50_7 = shl i32 %src_load_86, 2

]]></Node>
<StgValue><ssdm name="shl_ln50_7"/></StgValue>
</operation>

<operation id="886" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="9">
<![CDATA[
:721  %src_load_87 = load i32* %src_addr_91, align 4

]]></Node>
<StgValue><ssdm name="src_load_87"/></StgValue>
</operation>

<operation id="887" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:722  %add_ln50_15 = add i32 %src_load_86, %src_load_87

]]></Node>
<StgValue><ssdm name="add_ln50_15"/></StgValue>
</operation>

<operation id="888" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:723  %add_ln50_16 = add i32 4, %shl_ln50_7

]]></Node>
<StgValue><ssdm name="add_ln50_16"/></StgValue>
</operation>

<operation id="889" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:724  %add_ln50_17 = add i32 %add_ln50_16, %shl_ln50_6

]]></Node>
<StgValue><ssdm name="add_ln50_17"/></StgValue>
</operation>

<operation id="890" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %add_ln50_13 = add i32 %add_ln50_17, %add_ln50_15

]]></Node>
<StgValue><ssdm name="add_ln50_13"/></StgValue>
</operation>

<operation id="891" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:726  %trunc_ln50_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln50_13, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln50_3"/></StgValue>
</operation>

<operation id="892" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:730  %or_ln51 = or i32 %x_1, 2

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="893" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="32">
<![CDATA[
:731  %sext_ln51 = sext i32 %or_ln51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="894" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="32">
<![CDATA[
:732  %trunc_ln51 = trunc i32 %or_ln51 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="895" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:736  %add_ln51_15 = add i10 10, %trunc_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="896" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="10">
<![CDATA[
:737  %sext_ln51_9 = sext i10 %add_ln51_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_9"/></StgValue>
</operation>

<operation id="897" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:738  %src_addr_93 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_9

]]></Node>
<StgValue><ssdm name="src_addr_93"/></StgValue>
</operation>

<operation id="898" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:739  %src_addr_94 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="src_addr_94"/></StgValue>
</operation>

<operation id="899" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="9">
<![CDATA[
:744  %src_load_89 = load i32* %src_addr_93, align 4

]]></Node>
<StgValue><ssdm name="src_load_89"/></StgValue>
</operation>

<operation id="900" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="9">
<![CDATA[
:745  %src_load_90 = load i32* %src_addr_94, align 4

]]></Node>
<StgValue><ssdm name="src_load_90"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="901" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="29">
<![CDATA[
:727  %sext_ln50_7 = sext i29 %trunc_ln50_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln50_7"/></StgValue>
</operation>

<operation id="902" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:728  %dst_addr_35 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln50_3

]]></Node>
<StgValue><ssdm name="dst_addr_35"/></StgValue>
</operation>

<operation id="903" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:729  store i32 %sext_ln50_7, i32* %dst_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="904" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:740  %add_ln51_16 = add i10 20, %trunc_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="905" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="10">
<![CDATA[
:741  %sext_ln51_10 = sext i10 %add_ln51_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_10"/></StgValue>
</operation>

<operation id="906" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:742  %src_addr_95 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_10

]]></Node>
<StgValue><ssdm name="src_addr_95"/></StgValue>
</operation>

<operation id="907" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="9">
<![CDATA[
:744  %src_load_89 = load i32* %src_addr_93, align 4

]]></Node>
<StgValue><ssdm name="src_load_89"/></StgValue>
</operation>

<operation id="908" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="9">
<![CDATA[
:745  %src_load_90 = load i32* %src_addr_94, align 4

]]></Node>
<StgValue><ssdm name="src_load_90"/></StgValue>
</operation>

<operation id="909" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="9">
<![CDATA[
:749  %src_load_91 = load i32* %src_addr_95, align 4

]]></Node>
<StgValue><ssdm name="src_load_91"/></StgValue>
</operation>

<operation id="910" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:757  %or_ln51_1 = or i32 %x_1, 3

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="911" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="32">
<![CDATA[
:759  %trunc_ln51_4 = trunc i32 %or_ln51_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="912" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:760  %add_ln51_17 = add i10 10, %trunc_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>

<operation id="913" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="10">
<![CDATA[
:761  %sext_ln51_11 = sext i10 %add_ln51_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_11"/></StgValue>
</operation>

<operation id="914" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:762  %src_addr_96 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_11

]]></Node>
<StgValue><ssdm name="src_addr_96"/></StgValue>
</operation>

<operation id="915" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="9">
<![CDATA[
:767  %src_load_92 = load i32* %src_addr_96, align 4

]]></Node>
<StgValue><ssdm name="src_load_92"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="916" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:746  %shl_ln51 = shl i32 %src_load_90, 3

]]></Node>
<StgValue><ssdm name="shl_ln51"/></StgValue>
</operation>

<operation id="917" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:747  %shl_ln51_1 = shl i32 %src_load_90, 1

]]></Node>
<StgValue><ssdm name="shl_ln51_1"/></StgValue>
</operation>

<operation id="918" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:748  %sub_ln51 = sub i32 %shl_ln51, %shl_ln51_1

]]></Node>
<StgValue><ssdm name="sub_ln51"/></StgValue>
</operation>

<operation id="919" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="9">
<![CDATA[
:749  %src_load_91 = load i32* %src_addr_95, align 4

]]></Node>
<StgValue><ssdm name="src_load_91"/></StgValue>
</operation>

<operation id="920" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:750  %add_ln51 = add i32 %src_load_89, %src_load_91

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="921" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:751  %add_ln51_1 = add i32 4, %sub_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="922" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:752  %add_ln51_2 = add i32 %add_ln51_1, %add_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="923" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:753  %trunc_ln15 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln51_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="924" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="29">
<![CDATA[
:754  %sext_ln51_4 = sext i29 %trunc_ln15 to i32

]]></Node>
<StgValue><ssdm name="sext_ln51_4"/></StgValue>
</operation>

<operation id="925" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:755  %dst_addr_36 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="dst_addr_36"/></StgValue>
</operation>

<operation id="926" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:756  store i32 %sext_ln51_4, i32* %dst_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="927" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="32">
<![CDATA[
:758  %sext_ln51_1 = sext i32 %or_ln51_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_1"/></StgValue>
</operation>

<operation id="928" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:763  %src_addr_97 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_1

]]></Node>
<StgValue><ssdm name="src_addr_97"/></StgValue>
</operation>

<operation id="929" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:764  %add_ln51_18 = add i10 20, %trunc_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_18"/></StgValue>
</operation>

<operation id="930" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="10">
<![CDATA[
:765  %sext_ln51_12 = sext i10 %add_ln51_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_12"/></StgValue>
</operation>

<operation id="931" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:766  %src_addr_98 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_12

]]></Node>
<StgValue><ssdm name="src_addr_98"/></StgValue>
</operation>

<operation id="932" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="9">
<![CDATA[
:767  %src_load_92 = load i32* %src_addr_96, align 4

]]></Node>
<StgValue><ssdm name="src_load_92"/></StgValue>
</operation>

<operation id="933" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="9">
<![CDATA[
:768  %src_load_93 = load i32* %src_addr_97, align 4

]]></Node>
<StgValue><ssdm name="src_load_93"/></StgValue>
</operation>

<operation id="934" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="9">
<![CDATA[
:772  %src_load_94 = load i32* %src_addr_98, align 4

]]></Node>
<StgValue><ssdm name="src_load_94"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="935" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="9">
<![CDATA[
:768  %src_load_93 = load i32* %src_addr_97, align 4

]]></Node>
<StgValue><ssdm name="src_load_93"/></StgValue>
</operation>

<operation id="936" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:769  %shl_ln51_2 = shl i32 %src_load_93, 3

]]></Node>
<StgValue><ssdm name="shl_ln51_2"/></StgValue>
</operation>

<operation id="937" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:770  %shl_ln51_3 = shl i32 %src_load_93, 1

]]></Node>
<StgValue><ssdm name="shl_ln51_3"/></StgValue>
</operation>

<operation id="938" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:771  %sub_ln51_1 = sub i32 %shl_ln51_2, %shl_ln51_3

]]></Node>
<StgValue><ssdm name="sub_ln51_1"/></StgValue>
</operation>

<operation id="939" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="9">
<![CDATA[
:772  %src_load_94 = load i32* %src_addr_98, align 4

]]></Node>
<StgValue><ssdm name="src_load_94"/></StgValue>
</operation>

<operation id="940" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %add_ln51_3 = add i32 %src_load_92, %src_load_94

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="941" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:774  %add_ln51_4 = add i32 4, %sub_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="942" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:775  %add_ln51_5 = add i32 %add_ln51_4, %add_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="943" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:776  %trunc_ln51_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln51_5, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="944" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:780  %add_ln51_6 = add i32 %add_ln35_6, %x_1

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="945" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="32">
<![CDATA[
:781  %sext_ln51_2 = sext i32 %add_ln51_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_2"/></StgValue>
</operation>

<operation id="946" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="32">
<![CDATA[
:782  %trunc_ln51_5 = trunc i32 %add_ln51_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln51_5"/></StgValue>
</operation>

<operation id="947" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:783  %add_ln51_19 = add i10 10, %trunc_ln51_5

]]></Node>
<StgValue><ssdm name="add_ln51_19"/></StgValue>
</operation>

<operation id="948" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="10">
<![CDATA[
:784  %sext_ln51_13 = sext i10 %add_ln51_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_13"/></StgValue>
</operation>

<operation id="949" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:785  %src_addr_99 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_13

]]></Node>
<StgValue><ssdm name="src_addr_99"/></StgValue>
</operation>

<operation id="950" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:786  %src_addr_100 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_2

]]></Node>
<StgValue><ssdm name="src_addr_100"/></StgValue>
</operation>

<operation id="951" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="9">
<![CDATA[
:790  %src_load_95 = load i32* %src_addr_99, align 4

]]></Node>
<StgValue><ssdm name="src_load_95"/></StgValue>
</operation>

<operation id="952" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="9">
<![CDATA[
:791  %src_load_96 = load i32* %src_addr_100, align 4

]]></Node>
<StgValue><ssdm name="src_load_96"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="953" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="29">
<![CDATA[
:777  %sext_ln51_5 = sext i29 %trunc_ln51_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln51_5"/></StgValue>
</operation>

<operation id="954" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:778  %dst_addr_37 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln51_1

]]></Node>
<StgValue><ssdm name="dst_addr_37"/></StgValue>
</operation>

<operation id="955" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:779  store i32 %sext_ln51_5, i32* %dst_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="956" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:787  %add_ln51_20 = add i10 20, %trunc_ln51_5

]]></Node>
<StgValue><ssdm name="add_ln51_20"/></StgValue>
</operation>

<operation id="957" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="10">
<![CDATA[
:788  %sext_ln51_14 = sext i10 %add_ln51_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_14"/></StgValue>
</operation>

<operation id="958" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:789  %src_addr_101 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_14

]]></Node>
<StgValue><ssdm name="src_addr_101"/></StgValue>
</operation>

<operation id="959" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="9">
<![CDATA[
:790  %src_load_95 = load i32* %src_addr_99, align 4

]]></Node>
<StgValue><ssdm name="src_load_95"/></StgValue>
</operation>

<operation id="960" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="9">
<![CDATA[
:791  %src_load_96 = load i32* %src_addr_100, align 4

]]></Node>
<StgValue><ssdm name="src_load_96"/></StgValue>
</operation>

<operation id="961" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="9">
<![CDATA[
:795  %src_load_97 = load i32* %src_addr_101, align 4

]]></Node>
<StgValue><ssdm name="src_load_97"/></StgValue>
</operation>

<operation id="962" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:803  %add_ln51_10 = add i32 %add_ln35_10, %x_1

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="963" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="32">
<![CDATA[
:805  %trunc_ln51_6 = trunc i32 %add_ln51_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln51_6"/></StgValue>
</operation>

<operation id="964" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:806  %add_ln51_21 = add i10 10, %trunc_ln51_6

]]></Node>
<StgValue><ssdm name="add_ln51_21"/></StgValue>
</operation>

<operation id="965" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="10">
<![CDATA[
:807  %sext_ln51_15 = sext i10 %add_ln51_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_15"/></StgValue>
</operation>

<operation id="966" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:808  %src_addr_102 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_15

]]></Node>
<StgValue><ssdm name="src_addr_102"/></StgValue>
</operation>

<operation id="967" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="9">
<![CDATA[
:813  %src_load_98 = load i32* %src_addr_102, align 4

]]></Node>
<StgValue><ssdm name="src_load_98"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="968" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:792  %shl_ln51_4 = shl i32 %src_load_96, 3

]]></Node>
<StgValue><ssdm name="shl_ln51_4"/></StgValue>
</operation>

<operation id="969" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:793  %shl_ln51_5 = shl i32 %src_load_96, 1

]]></Node>
<StgValue><ssdm name="shl_ln51_5"/></StgValue>
</operation>

<operation id="970" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:794  %sub_ln51_2 = sub i32 %shl_ln51_4, %shl_ln51_5

]]></Node>
<StgValue><ssdm name="sub_ln51_2"/></StgValue>
</operation>

<operation id="971" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="9">
<![CDATA[
:795  %src_load_97 = load i32* %src_addr_101, align 4

]]></Node>
<StgValue><ssdm name="src_load_97"/></StgValue>
</operation>

<operation id="972" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:796  %add_ln51_7 = add i32 %src_load_95, %src_load_97

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="973" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:797  %add_ln51_8 = add i32 4, %sub_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="974" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:798  %add_ln51_9 = add i32 %add_ln51_8, %add_ln51_7

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="975" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:799  %trunc_ln51_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln51_9, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="976" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="29">
<![CDATA[
:800  %sext_ln51_6 = sext i29 %trunc_ln51_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln51_6"/></StgValue>
</operation>

<operation id="977" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:801  %dst_addr_38 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln51_2

]]></Node>
<StgValue><ssdm name="dst_addr_38"/></StgValue>
</operation>

<operation id="978" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:802  store i32 %sext_ln51_6, i32* %dst_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="979" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="32">
<![CDATA[
:804  %sext_ln51_3 = sext i32 %add_ln51_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_3"/></StgValue>
</operation>

<operation id="980" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:809  %src_addr_103 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_3

]]></Node>
<StgValue><ssdm name="src_addr_103"/></StgValue>
</operation>

<operation id="981" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:810  %add_ln51_22 = add i10 20, %trunc_ln51_6

]]></Node>
<StgValue><ssdm name="add_ln51_22"/></StgValue>
</operation>

<operation id="982" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="10">
<![CDATA[
:811  %sext_ln51_16 = sext i10 %add_ln51_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_16"/></StgValue>
</operation>

<operation id="983" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:812  %src_addr_104 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_16

]]></Node>
<StgValue><ssdm name="src_addr_104"/></StgValue>
</operation>

<operation id="984" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="9">
<![CDATA[
:813  %src_load_98 = load i32* %src_addr_102, align 4

]]></Node>
<StgValue><ssdm name="src_load_98"/></StgValue>
</operation>

<operation id="985" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="9">
<![CDATA[
:814  %src_load_99 = load i32* %src_addr_103, align 4

]]></Node>
<StgValue><ssdm name="src_load_99"/></StgValue>
</operation>

<operation id="986" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="9">
<![CDATA[
:818  %src_load_100 = load i32* %src_addr_104, align 4

]]></Node>
<StgValue><ssdm name="src_load_100"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="987" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:633  %add_ln50_18 = add i10 5, %sext_ln50_cast

]]></Node>
<StgValue><ssdm name="add_ln50_18"/></StgValue>
</operation>

<operation id="988" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="10">
<![CDATA[
:634  %sext_ln50_8 = sext i10 %add_ln50_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_8"/></StgValue>
</operation>

<operation id="989" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:635  %src_addr_78 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_8

]]></Node>
<StgValue><ssdm name="src_addr_78"/></StgValue>
</operation>

<operation id="990" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="9">
<![CDATA[
:643  %src_load_74 = load i32* %src_addr_78, align 4

]]></Node>
<StgValue><ssdm name="src_load_74"/></StgValue>
</operation>

<operation id="991" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="9">
<![CDATA[
:814  %src_load_99 = load i32* %src_addr_103, align 4

]]></Node>
<StgValue><ssdm name="src_load_99"/></StgValue>
</operation>

<operation id="992" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:815  %shl_ln51_6 = shl i32 %src_load_99, 3

]]></Node>
<StgValue><ssdm name="shl_ln51_6"/></StgValue>
</operation>

<operation id="993" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:816  %shl_ln51_7 = shl i32 %src_load_99, 1

]]></Node>
<StgValue><ssdm name="shl_ln51_7"/></StgValue>
</operation>

<operation id="994" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:817  %sub_ln51_3 = sub i32 %shl_ln51_6, %shl_ln51_7

]]></Node>
<StgValue><ssdm name="sub_ln51_3"/></StgValue>
</operation>

<operation id="995" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="9">
<![CDATA[
:818  %src_load_100 = load i32* %src_addr_104, align 4

]]></Node>
<StgValue><ssdm name="src_load_100"/></StgValue>
</operation>

<operation id="996" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:819  %add_ln51_11 = add i32 %src_load_98, %src_load_100

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="997" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:820  %add_ln51_12 = add i32 4, %sub_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="998" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:821  %add_ln51_13 = add i32 %add_ln51_12, %add_ln51_11

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>

<operation id="999" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:822  %trunc_ln51_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln51_13, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="1000" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:826  %add_ln52 = add nsw i32 4, %x_1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="1001" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="32">
<![CDATA[
:827  %sext_ln52 = sext i32 %add_ln52 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52"/></StgValue>
</operation>

<operation id="1002" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="32">
<![CDATA[
:828  %trunc_ln52 = trunc i32 %add_ln52 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="1003" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:829  %src_addr_105 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52

]]></Node>
<StgValue><ssdm name="src_addr_105"/></StgValue>
</operation>

<operation id="1004" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="9">
<![CDATA[
:836  %src_load_101 = load i32* %src_addr_105, align 4

]]></Node>
<StgValue><ssdm name="src_load_101"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1005" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="9">
<![CDATA[
:643  %src_load_74 = load i32* %src_addr_78, align 4

]]></Node>
<StgValue><ssdm name="src_load_74"/></StgValue>
</operation>

<operation id="1006" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="29">
<![CDATA[
:823  %sext_ln51_7 = sext i29 %trunc_ln51_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln51_7"/></StgValue>
</operation>

<operation id="1007" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:824  %dst_addr_39 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln51_3

]]></Node>
<StgValue><ssdm name="dst_addr_39"/></StgValue>
</operation>

<operation id="1008" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:825  store i32 %sext_ln51_7, i32* %dst_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1009" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:830  %add_ln52_16 = add i10 15, %trunc_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_16"/></StgValue>
</operation>

<operation id="1010" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="10">
<![CDATA[
:831  %sext_ln52_8 = sext i10 %add_ln52_16 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_8"/></StgValue>
</operation>

<operation id="1011" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:832  %src_addr_106 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_8

]]></Node>
<StgValue><ssdm name="src_addr_106"/></StgValue>
</operation>

<operation id="1012" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:833  %add_ln52_17 = add i10 20, %trunc_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_17"/></StgValue>
</operation>

<operation id="1013" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="10">
<![CDATA[
:834  %sext_ln52_9 = sext i10 %add_ln52_17 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_9"/></StgValue>
</operation>

<operation id="1014" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:835  %src_addr_107 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_9

]]></Node>
<StgValue><ssdm name="src_addr_107"/></StgValue>
</operation>

<operation id="1015" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="9">
<![CDATA[
:836  %src_load_101 = load i32* %src_addr_105, align 4

]]></Node>
<StgValue><ssdm name="src_load_101"/></StgValue>
</operation>

<operation id="1016" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="9">
<![CDATA[
:840  %src_load_102 = load i32* %src_addr_106, align 4

]]></Node>
<StgValue><ssdm name="src_load_102"/></StgValue>
</operation>

<operation id="1017" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="9">
<![CDATA[
:841  %src_load_103 = load i32* %src_addr_107, align 4

]]></Node>
<StgValue><ssdm name="src_load_103"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1018" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:837  %shl_ln52 = shl i32 %src_load_101, 3

]]></Node>
<StgValue><ssdm name="shl_ln52"/></StgValue>
</operation>

<operation id="1019" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:838  %shl_ln52_1 = shl i32 %src_load_101, 1

]]></Node>
<StgValue><ssdm name="shl_ln52_1"/></StgValue>
</operation>

<operation id="1020" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:839  %sub_ln52 = sub i32 %shl_ln52, %shl_ln52_1

]]></Node>
<StgValue><ssdm name="sub_ln52"/></StgValue>
</operation>

<operation id="1021" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="9">
<![CDATA[
:840  %src_load_102 = load i32* %src_addr_106, align 4

]]></Node>
<StgValue><ssdm name="src_load_102"/></StgValue>
</operation>

<operation id="1022" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="9">
<![CDATA[
:841  %src_load_103 = load i32* %src_addr_107, align 4

]]></Node>
<StgValue><ssdm name="src_load_103"/></StgValue>
</operation>

<operation id="1023" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:842  %add_ln52_1 = add i32 %src_load_102, %src_load_103

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="1024" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:843  %add_ln52_2 = add i32 4, %sub_ln52

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="1025" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:844  %add_ln52_3 = add i32 %add_ln52_2, %add_ln52_1

]]></Node>
<StgValue><ssdm name="add_ln52_3"/></StgValue>
</operation>

<operation id="1026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:845  %trunc_ln16 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln52_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="1027" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="29">
<![CDATA[
:846  %sext_ln52_4 = sext i29 %trunc_ln16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln52_4"/></StgValue>
</operation>

<operation id="1028" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:847  %dst_addr_40 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln52

]]></Node>
<StgValue><ssdm name="dst_addr_40"/></StgValue>
</operation>

<operation id="1029" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:848  store i32 %sext_ln52_4, i32* %dst_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1030" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:849  %add_ln52_4 = add nsw i32 5, %x_1

]]></Node>
<StgValue><ssdm name="add_ln52_4"/></StgValue>
</operation>

<operation id="1031" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="32">
<![CDATA[
:851  %trunc_ln52_4 = trunc i32 %add_ln52_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln52_4"/></StgValue>
</operation>

<operation id="1032" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:852  %add_ln52_18 = add i10 20, %trunc_ln52_4

]]></Node>
<StgValue><ssdm name="add_ln52_18"/></StgValue>
</operation>

<operation id="1033" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="10">
<![CDATA[
:853  %sext_ln52_10 = sext i10 %add_ln52_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_10"/></StgValue>
</operation>

<operation id="1034" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:854  %src_addr_108 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_10

]]></Node>
<StgValue><ssdm name="src_addr_108"/></StgValue>
</operation>

<operation id="1035" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="9">
<![CDATA[
:858  %src_load_104 = load i32* %src_addr_108, align 4

]]></Node>
<StgValue><ssdm name="src_load_104"/></StgValue>
</operation>

<operation id="1036" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:866  %add_ln52_8 = add i32 %add_ln36_6, %x_1

]]></Node>
<StgValue><ssdm name="add_ln52_8"/></StgValue>
</operation>

<operation id="1037" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="32">
<![CDATA[
:867  %sext_ln52_2 = sext i32 %add_ln52_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_2"/></StgValue>
</operation>

<operation id="1038" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="10" op_0_bw="32">
<![CDATA[
:868  %trunc_ln52_5 = trunc i32 %add_ln52_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln52_5"/></StgValue>
</operation>

<operation id="1039" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:869  %src_addr_109 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_2

]]></Node>
<StgValue><ssdm name="src_addr_109"/></StgValue>
</operation>

<operation id="1040" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="9">
<![CDATA[
:876  %src_load_105 = load i32* %src_addr_109, align 4

]]></Node>
<StgValue><ssdm name="src_load_105"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1041" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="32">
<![CDATA[
:850  %sext_ln52_1 = sext i32 %add_ln52_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_1"/></StgValue>
</operation>

<operation id="1042" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:855  %shl_ln52_2 = shl i32 %src_load_74, 3

]]></Node>
<StgValue><ssdm name="shl_ln52_2"/></StgValue>
</operation>

<operation id="1043" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:856  %shl_ln52_3 = shl i32 %src_load_74, 1

]]></Node>
<StgValue><ssdm name="shl_ln52_3"/></StgValue>
</operation>

<operation id="1044" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:857  %sub_ln52_1 = sub i32 %shl_ln52_2, %shl_ln52_3

]]></Node>
<StgValue><ssdm name="sub_ln52_1"/></StgValue>
</operation>

<operation id="1045" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="9">
<![CDATA[
:858  %src_load_104 = load i32* %src_addr_108, align 4

]]></Node>
<StgValue><ssdm name="src_load_104"/></StgValue>
</operation>

<operation id="1046" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:859  %add_ln52_5 = add i32 %src_load_77, %src_load_104

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="1047" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:860  %add_ln52_6 = add i32 4, %sub_ln52_1

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="1048" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:861  %add_ln52_7 = add i32 %add_ln52_6, %add_ln52_5

]]></Node>
<StgValue><ssdm name="add_ln52_7"/></StgValue>
</operation>

<operation id="1049" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:862  %trunc_ln52_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln52_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="1050" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="29">
<![CDATA[
:863  %sext_ln52_5 = sext i29 %trunc_ln52_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln52_5"/></StgValue>
</operation>

<operation id="1051" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:864  %dst_addr_41 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln52_1

]]></Node>
<StgValue><ssdm name="dst_addr_41"/></StgValue>
</operation>

<operation id="1052" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:865  store i32 %sext_ln52_5, i32* %dst_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1053" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:870  %add_ln52_19 = add i10 15, %trunc_ln52_5

]]></Node>
<StgValue><ssdm name="add_ln52_19"/></StgValue>
</operation>

<operation id="1054" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="10">
<![CDATA[
:871  %sext_ln52_11 = sext i10 %add_ln52_19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_11"/></StgValue>
</operation>

<operation id="1055" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:872  %src_addr_110 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_11

]]></Node>
<StgValue><ssdm name="src_addr_110"/></StgValue>
</operation>

<operation id="1056" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:873  %add_ln52_20 = add i10 20, %trunc_ln52_5

]]></Node>
<StgValue><ssdm name="add_ln52_20"/></StgValue>
</operation>

<operation id="1057" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="10">
<![CDATA[
:874  %sext_ln52_12 = sext i10 %add_ln52_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_12"/></StgValue>
</operation>

<operation id="1058" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:875  %src_addr_111 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_12

]]></Node>
<StgValue><ssdm name="src_addr_111"/></StgValue>
</operation>

<operation id="1059" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="9">
<![CDATA[
:876  %src_load_105 = load i32* %src_addr_109, align 4

]]></Node>
<StgValue><ssdm name="src_load_105"/></StgValue>
</operation>

<operation id="1060" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="9">
<![CDATA[
:880  %src_load_106 = load i32* %src_addr_110, align 4

]]></Node>
<StgValue><ssdm name="src_load_106"/></StgValue>
</operation>

<operation id="1061" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="9">
<![CDATA[
:881  %src_load_107 = load i32* %src_addr_111, align 4

]]></Node>
<StgValue><ssdm name="src_load_107"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1062" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:877  %shl_ln52_4 = shl i32 %src_load_105, 3

]]></Node>
<StgValue><ssdm name="shl_ln52_4"/></StgValue>
</operation>

<operation id="1063" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:878  %shl_ln52_5 = shl i32 %src_load_105, 1

]]></Node>
<StgValue><ssdm name="shl_ln52_5"/></StgValue>
</operation>

<operation id="1064" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:879  %sub_ln52_2 = sub i32 %shl_ln52_4, %shl_ln52_5

]]></Node>
<StgValue><ssdm name="sub_ln52_2"/></StgValue>
</operation>

<operation id="1065" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="9">
<![CDATA[
:880  %src_load_106 = load i32* %src_addr_110, align 4

]]></Node>
<StgValue><ssdm name="src_load_106"/></StgValue>
</operation>

<operation id="1066" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="9">
<![CDATA[
:881  %src_load_107 = load i32* %src_addr_111, align 4

]]></Node>
<StgValue><ssdm name="src_load_107"/></StgValue>
</operation>

<operation id="1067" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:882  %add_ln52_9 = add i32 %src_load_106, %src_load_107

]]></Node>
<StgValue><ssdm name="add_ln52_9"/></StgValue>
</operation>

<operation id="1068" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:883  %add_ln52_10 = add i32 4, %sub_ln52_2

]]></Node>
<StgValue><ssdm name="add_ln52_10"/></StgValue>
</operation>

<operation id="1069" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:884  %add_ln52_11 = add i32 %add_ln52_10, %add_ln52_9

]]></Node>
<StgValue><ssdm name="add_ln52_11"/></StgValue>
</operation>

<operation id="1070" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:885  %trunc_ln52_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln52_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln52_2"/></StgValue>
</operation>

<operation id="1071" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="29">
<![CDATA[
:886  %sext_ln52_6 = sext i29 %trunc_ln52_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln52_6"/></StgValue>
</operation>

<operation id="1072" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:887  %dst_addr_42 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln52_2

]]></Node>
<StgValue><ssdm name="dst_addr_42"/></StgValue>
</operation>

<operation id="1073" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:888  store i32 %sext_ln52_6, i32* %dst_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1074" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:889  %add_ln52_12 = add i32 %add_ln36_10, %x_1

]]></Node>
<StgValue><ssdm name="add_ln52_12"/></StgValue>
</operation>

<operation id="1075" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="32">
<![CDATA[
:890  %sext_ln52_3 = sext i32 %add_ln52_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_3"/></StgValue>
</operation>

<operation id="1076" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="10" op_0_bw="32">
<![CDATA[
:891  %trunc_ln52_6 = trunc i32 %add_ln52_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln52_6"/></StgValue>
</operation>

<operation id="1077" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:892  %src_addr_112 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_3

]]></Node>
<StgValue><ssdm name="src_addr_112"/></StgValue>
</operation>

<operation id="1078" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:893  %add_ln52_21 = add i10 15, %trunc_ln52_6

]]></Node>
<StgValue><ssdm name="add_ln52_21"/></StgValue>
</operation>

<operation id="1079" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="10">
<![CDATA[
:894  %sext_ln52_13 = sext i10 %add_ln52_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_13"/></StgValue>
</operation>

<operation id="1080" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:895  %src_addr_113 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_13

]]></Node>
<StgValue><ssdm name="src_addr_113"/></StgValue>
</operation>

<operation id="1081" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="9">
<![CDATA[
:899  %src_load_108 = load i32* %src_addr_112, align 4

]]></Node>
<StgValue><ssdm name="src_load_108"/></StgValue>
</operation>

<operation id="1082" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="9">
<![CDATA[
:903  %src_load_109 = load i32* %src_addr_113, align 4

]]></Node>
<StgValue><ssdm name="src_load_109"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1083" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:660  %add_ln50_21 = add i10 5, %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="add_ln50_21"/></StgValue>
</operation>

<operation id="1084" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="10">
<![CDATA[
:661  %sext_ln50_11 = sext i10 %add_ln50_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln50_11"/></StgValue>
</operation>

<operation id="1085" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:662  %src_addr_82 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln50_11

]]></Node>
<StgValue><ssdm name="src_addr_82"/></StgValue>
</operation>

<operation id="1086" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="9">
<![CDATA[
:670  %src_load_78 = load i32* %src_addr_82, align 4

]]></Node>
<StgValue><ssdm name="src_load_78"/></StgValue>
</operation>

<operation id="1087" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:896  %add_ln52_22 = add i10 20, %trunc_ln52_6

]]></Node>
<StgValue><ssdm name="add_ln52_22"/></StgValue>
</operation>

<operation id="1088" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="10">
<![CDATA[
:897  %sext_ln52_14 = sext i10 %add_ln52_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln52_14"/></StgValue>
</operation>

<operation id="1089" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:898  %src_addr_114 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln52_14

]]></Node>
<StgValue><ssdm name="src_addr_114"/></StgValue>
</operation>

<operation id="1090" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="9">
<![CDATA[
:899  %src_load_108 = load i32* %src_addr_112, align 4

]]></Node>
<StgValue><ssdm name="src_load_108"/></StgValue>
</operation>

<operation id="1091" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="9">
<![CDATA[
:903  %src_load_109 = load i32* %src_addr_113, align 4

]]></Node>
<StgValue><ssdm name="src_load_109"/></StgValue>
</operation>

<operation id="1092" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="9">
<![CDATA[
:904  %src_load_110 = load i32* %src_addr_114, align 4

]]></Node>
<StgValue><ssdm name="src_load_110"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1093" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="9">
<![CDATA[
:670  %src_load_78 = load i32* %src_addr_82, align 4

]]></Node>
<StgValue><ssdm name="src_load_78"/></StgValue>
</operation>

<operation id="1094" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:733  %add_ln51_14 = add i10 5, %trunc_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="1095" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="10">
<![CDATA[
:734  %sext_ln51_8 = sext i10 %add_ln51_14 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_8"/></StgValue>
</operation>

<operation id="1096" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:735  %src_addr_92 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln51_8

]]></Node>
<StgValue><ssdm name="src_addr_92"/></StgValue>
</operation>

<operation id="1097" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="9">
<![CDATA[
:743  %src_load_88 = load i32* %src_addr_92, align 4

]]></Node>
<StgValue><ssdm name="src_load_88"/></StgValue>
</operation>

<operation id="1098" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:900  %shl_ln52_6 = shl i32 %src_load_108, 3

]]></Node>
<StgValue><ssdm name="shl_ln52_6"/></StgValue>
</operation>

<operation id="1099" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:901  %shl_ln52_7 = shl i32 %src_load_108, 1

]]></Node>
<StgValue><ssdm name="shl_ln52_7"/></StgValue>
</operation>

<operation id="1100" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:902  %sub_ln52_3 = sub i32 %shl_ln52_6, %shl_ln52_7

]]></Node>
<StgValue><ssdm name="sub_ln52_3"/></StgValue>
</operation>

<operation id="1101" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="9">
<![CDATA[
:904  %src_load_110 = load i32* %src_addr_114, align 4

]]></Node>
<StgValue><ssdm name="src_load_110"/></StgValue>
</operation>

<operation id="1102" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:905  %add_ln52_13 = add i32 %src_load_109, %src_load_110

]]></Node>
<StgValue><ssdm name="add_ln52_13"/></StgValue>
</operation>

<operation id="1103" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:906  %add_ln52_14 = add i32 4, %sub_ln52_3

]]></Node>
<StgValue><ssdm name="add_ln52_14"/></StgValue>
</operation>

<operation id="1104" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:907  %add_ln52_15 = add i32 %add_ln52_14, %add_ln52_13

]]></Node>
<StgValue><ssdm name="add_ln52_15"/></StgValue>
</operation>

<operation id="1105" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:908  %trunc_ln52_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln52_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln52_3"/></StgValue>
</operation>

<operation id="1106" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="29">
<![CDATA[
:909  %sext_ln52_7 = sext i29 %trunc_ln52_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln52_7"/></StgValue>
</operation>

<operation id="1107" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:910  %dst_addr_43 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln52_3

]]></Node>
<StgValue><ssdm name="dst_addr_43"/></StgValue>
</operation>

<operation id="1108" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:911  store i32 %sext_ln52_7, i32* %dst_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="1109" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:912  %add_ln53 = add nsw i32 6, %x_1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="1110" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="10" op_0_bw="32">
<![CDATA[
:914  %trunc_ln53 = trunc i32 %add_ln53 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="1111" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:915  %add_ln53_20 = add i10 20, %trunc_ln53

]]></Node>
<StgValue><ssdm name="add_ln53_20"/></StgValue>
</operation>

<operation id="1112" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="10">
<![CDATA[
:916  %sext_ln53_8 = sext i10 %add_ln53_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_8"/></StgValue>
</operation>

<operation id="1113" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:917  %src_addr_115 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_8

]]></Node>
<StgValue><ssdm name="src_addr_115"/></StgValue>
</operation>

<operation id="1114" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="9">
<![CDATA[
:920  %src_load_111 = load i32* %src_addr_115, align 4

]]></Node>
<StgValue><ssdm name="src_load_111"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1115" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="9">
<![CDATA[
:743  %src_load_88 = load i32* %src_addr_92, align 4

]]></Node>
<StgValue><ssdm name="src_load_88"/></StgValue>
</operation>

<operation id="1116" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="32">
<![CDATA[
:913  %sext_ln53 = sext i32 %add_ln53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="1117" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:918  %shl_ln53 = shl i32 %src_load_78, 2

]]></Node>
<StgValue><ssdm name="shl_ln53"/></StgValue>
</operation>

<operation id="1118" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:919  %shl_ln53_1 = shl i32 %src_load_81, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_1"/></StgValue>
</operation>

<operation id="1119" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="9">
<![CDATA[
:920  %src_load_111 = load i32* %src_addr_115, align 4

]]></Node>
<StgValue><ssdm name="src_load_111"/></StgValue>
</operation>

<operation id="1120" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:921  %add_ln53_1 = add i32 %src_load_78, %src_load_111

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="1121" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:922  %add_ln53_2 = add i32 4, %shl_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="1122" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:923  %add_ln53_5 = add i32 %add_ln53_2, %shl_ln53

]]></Node>
<StgValue><ssdm name="add_ln53_5"/></StgValue>
</operation>

<operation id="1123" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:924  %add_ln53_3 = add i32 %add_ln53_5, %add_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln53_3"/></StgValue>
</operation>

<operation id="1124" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:925  %trunc_ln17 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln53_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="1125" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="29">
<![CDATA[
:926  %sext_ln53_4 = sext i29 %trunc_ln17 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53_4"/></StgValue>
</operation>

<operation id="1126" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:927  %dst_addr_44 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln53

]]></Node>
<StgValue><ssdm name="dst_addr_44"/></StgValue>
</operation>

<operation id="1127" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:928  store i32 %sext_ln53_4, i32* %dst_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="1128" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:929  %add_ln53_4 = add nsw i32 7, %x_1

]]></Node>
<StgValue><ssdm name="add_ln53_4"/></StgValue>
</operation>

<operation id="1129" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="32">
<![CDATA[
:931  %trunc_ln53_4 = trunc i32 %add_ln53_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln53_4"/></StgValue>
</operation>

<operation id="1130" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:932  %add_ln53_21 = add i10 20, %trunc_ln53_4

]]></Node>
<StgValue><ssdm name="add_ln53_21"/></StgValue>
</operation>

<operation id="1131" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="10">
<![CDATA[
:933  %sext_ln53_9 = sext i10 %add_ln53_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_9"/></StgValue>
</operation>

<operation id="1132" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:934  %src_addr_116 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_9

]]></Node>
<StgValue><ssdm name="src_addr_116"/></StgValue>
</operation>

<operation id="1133" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="9">
<![CDATA[
:937  %src_load_112 = load i32* %src_addr_116, align 4

]]></Node>
<StgValue><ssdm name="src_load_112"/></StgValue>
</operation>

<operation id="1134" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:946  %add_ln53_8 = add i32 %add_ln42, %x_1

]]></Node>
<StgValue><ssdm name="add_ln53_8"/></StgValue>
</operation>

<operation id="1135" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="32">
<![CDATA[
:947  %sext_ln53_2 = sext i32 %add_ln53_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_2"/></StgValue>
</operation>

<operation id="1136" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="10" op_0_bw="32">
<![CDATA[
:948  %trunc_ln53_5 = trunc i32 %add_ln53_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln53_5"/></StgValue>
</operation>

<operation id="1137" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:949  %src_addr_117 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_2

]]></Node>
<StgValue><ssdm name="src_addr_117"/></StgValue>
</operation>

<operation id="1138" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="9">
<![CDATA[
:956  %src_load_113 = load i32* %src_addr_117, align 4

]]></Node>
<StgValue><ssdm name="src_load_113"/></StgValue>
</operation>

<operation id="1139" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:969  %add_ln53_12 = add i32 %add_ln43, %x_1

]]></Node>
<StgValue><ssdm name="add_ln53_12"/></StgValue>
</operation>

<operation id="1140" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="10" op_0_bw="32">
<![CDATA[
:971  %trunc_ln53_6 = trunc i32 %add_ln53_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln53_6"/></StgValue>
</operation>

<operation id="1141" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:992  %x_2 = add nsw i32 %x_1, %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="1142" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="32">
<![CDATA[
:994  %trunc_ln55 = trunc i32 %x_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1143" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="32">
<![CDATA[
:930  %sext_ln53_1 = sext i32 %add_ln53_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_1"/></StgValue>
</operation>

<operation id="1144" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:935  %shl_ln53_2 = shl i32 %src_load_88, 2

]]></Node>
<StgValue><ssdm name="shl_ln53_2"/></StgValue>
</operation>

<operation id="1145" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:936  %shl_ln53_3 = shl i32 %src_load_91, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_3"/></StgValue>
</operation>

<operation id="1146" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="9">
<![CDATA[
:937  %src_load_112 = load i32* %src_addr_116, align 4

]]></Node>
<StgValue><ssdm name="src_load_112"/></StgValue>
</operation>

<operation id="1147" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:938  %add_ln53_6 = add i32 %src_load_88, %src_load_112

]]></Node>
<StgValue><ssdm name="add_ln53_6"/></StgValue>
</operation>

<operation id="1148" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:939  %add_ln53_9 = add i32 4, %shl_ln53_3

]]></Node>
<StgValue><ssdm name="add_ln53_9"/></StgValue>
</operation>

<operation id="1149" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:940  %add_ln53_10 = add i32 %add_ln53_9, %shl_ln53_2

]]></Node>
<StgValue><ssdm name="add_ln53_10"/></StgValue>
</operation>

<operation id="1150" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:941  %add_ln53_7 = add i32 %add_ln53_10, %add_ln53_6

]]></Node>
<StgValue><ssdm name="add_ln53_7"/></StgValue>
</operation>

<operation id="1151" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:942  %trunc_ln53_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln53_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln53_1"/></StgValue>
</operation>

<operation id="1152" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="29">
<![CDATA[
:943  %sext_ln53_5 = sext i29 %trunc_ln53_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53_5"/></StgValue>
</operation>

<operation id="1153" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:944  %dst_addr_45 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln53_1

]]></Node>
<StgValue><ssdm name="dst_addr_45"/></StgValue>
</operation>

<operation id="1154" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:945  store i32 %sext_ln53_5, i32* %dst_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="1155" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:950  %add_ln53_22 = add i10 15, %trunc_ln53_5

]]></Node>
<StgValue><ssdm name="add_ln53_22"/></StgValue>
</operation>

<operation id="1156" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="10">
<![CDATA[
:951  %sext_ln53_10 = sext i10 %add_ln53_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_10"/></StgValue>
</operation>

<operation id="1157" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:952  %src_addr_118 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_10

]]></Node>
<StgValue><ssdm name="src_addr_118"/></StgValue>
</operation>

<operation id="1158" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:953  %add_ln53_23 = add i10 20, %trunc_ln53_5

]]></Node>
<StgValue><ssdm name="add_ln53_23"/></StgValue>
</operation>

<operation id="1159" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="10">
<![CDATA[
:954  %sext_ln53_11 = sext i10 %add_ln53_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_11"/></StgValue>
</operation>

<operation id="1160" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:955  %src_addr_119 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_11

]]></Node>
<StgValue><ssdm name="src_addr_119"/></StgValue>
</operation>

<operation id="1161" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="9">
<![CDATA[
:956  %src_load_113 = load i32* %src_addr_117, align 4

]]></Node>
<StgValue><ssdm name="src_load_113"/></StgValue>
</operation>

<operation id="1162" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="9">
<![CDATA[
:958  %src_load_114 = load i32* %src_addr_118, align 4

]]></Node>
<StgValue><ssdm name="src_load_114"/></StgValue>
</operation>

<operation id="1163" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="9">
<![CDATA[
:960  %src_load_115 = load i32* %src_addr_119, align 4

]]></Node>
<StgValue><ssdm name="src_load_115"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1164" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:957  %shl_ln53_4 = shl i32 %src_load_113, 2

]]></Node>
<StgValue><ssdm name="shl_ln53_4"/></StgValue>
</operation>

<operation id="1165" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="9">
<![CDATA[
:958  %src_load_114 = load i32* %src_addr_118, align 4

]]></Node>
<StgValue><ssdm name="src_load_114"/></StgValue>
</operation>

<operation id="1166" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:959  %shl_ln53_5 = shl i32 %src_load_114, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_5"/></StgValue>
</operation>

<operation id="1167" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="9">
<![CDATA[
:960  %src_load_115 = load i32* %src_addr_119, align 4

]]></Node>
<StgValue><ssdm name="src_load_115"/></StgValue>
</operation>

<operation id="1168" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:961  %add_ln53_13 = add i32 %src_load_113, %src_load_115

]]></Node>
<StgValue><ssdm name="add_ln53_13"/></StgValue>
</operation>

<operation id="1169" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:962  %add_ln53_14 = add i32 4, %shl_ln53_5

]]></Node>
<StgValue><ssdm name="add_ln53_14"/></StgValue>
</operation>

<operation id="1170" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:963  %add_ln53_16 = add i32 %add_ln53_14, %shl_ln53_4

]]></Node>
<StgValue><ssdm name="add_ln53_16"/></StgValue>
</operation>

<operation id="1171" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:964  %add_ln53_11 = add i32 %add_ln53_16, %add_ln53_13

]]></Node>
<StgValue><ssdm name="add_ln53_11"/></StgValue>
</operation>

<operation id="1172" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:965  %trunc_ln53_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln53_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln53_2"/></StgValue>
</operation>

<operation id="1173" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="32">
<![CDATA[
:970  %sext_ln53_3 = sext i32 %add_ln53_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_3"/></StgValue>
</operation>

<operation id="1174" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:972  %src_addr_120 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_3

]]></Node>
<StgValue><ssdm name="src_addr_120"/></StgValue>
</operation>

<operation id="1175" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:973  %add_ln53_24 = add i10 15, %trunc_ln53_6

]]></Node>
<StgValue><ssdm name="add_ln53_24"/></StgValue>
</operation>

<operation id="1176" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="10">
<![CDATA[
:974  %sext_ln53_12 = sext i10 %add_ln53_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_12"/></StgValue>
</operation>

<operation id="1177" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:975  %src_addr_121 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_12

]]></Node>
<StgValue><ssdm name="src_addr_121"/></StgValue>
</operation>

<operation id="1178" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="9">
<![CDATA[
:979  %src_load_116 = load i32* %src_addr_120, align 4

]]></Node>
<StgValue><ssdm name="src_load_116"/></StgValue>
</operation>

<operation id="1179" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="9">
<![CDATA[
:981  %src_load_117 = load i32* %src_addr_121, align 4

]]></Node>
<StgValue><ssdm name="src_load_117"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1180" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="29">
<![CDATA[
:966  %sext_ln53_6 = sext i29 %trunc_ln53_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53_6"/></StgValue>
</operation>

<operation id="1181" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:967  %dst_addr_46 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln53_2

]]></Node>
<StgValue><ssdm name="dst_addr_46"/></StgValue>
</operation>

<operation id="1182" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:968  store i32 %sext_ln53_6, i32* %dst_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="1183" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:976  %add_ln53_25 = add i10 20, %trunc_ln53_6

]]></Node>
<StgValue><ssdm name="add_ln53_25"/></StgValue>
</operation>

<operation id="1184" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="10">
<![CDATA[
:977  %sext_ln53_13 = sext i10 %add_ln53_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53_13"/></StgValue>
</operation>

<operation id="1185" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:978  %src_addr_122 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln53_13

]]></Node>
<StgValue><ssdm name="src_addr_122"/></StgValue>
</operation>

<operation id="1186" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="9">
<![CDATA[
:979  %src_load_116 = load i32* %src_addr_120, align 4

]]></Node>
<StgValue><ssdm name="src_load_116"/></StgValue>
</operation>

<operation id="1187" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="9">
<![CDATA[
:981  %src_load_117 = load i32* %src_addr_121, align 4

]]></Node>
<StgValue><ssdm name="src_load_117"/></StgValue>
</operation>

<operation id="1188" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="9">
<![CDATA[
:983  %src_load_118 = load i32* %src_addr_122, align 4

]]></Node>
<StgValue><ssdm name="src_load_118"/></StgValue>
</operation>

<operation id="1189" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:998  %add_ln55_5 = add i10 10, %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="1190" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="10">
<![CDATA[
:999  %sext_ln55_3 = sext i10 %add_ln55_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln55_3"/></StgValue>
</operation>

<operation id="1191" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1000  %src_addr_124 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln55_3

]]></Node>
<StgValue><ssdm name="src_addr_124"/></StgValue>
</operation>

<operation id="1192" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="9">
<![CDATA[
:1006  %src_load_120 = load i32* %src_addr_124, align 4

]]></Node>
<StgValue><ssdm name="src_load_120"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1193" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:980  %shl_ln53_6 = shl i32 %src_load_116, 2

]]></Node>
<StgValue><ssdm name="shl_ln53_6"/></StgValue>
</operation>

<operation id="1194" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:982  %shl_ln53_7 = shl i32 %src_load_117, 1

]]></Node>
<StgValue><ssdm name="shl_ln53_7"/></StgValue>
</operation>

<operation id="1195" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="9">
<![CDATA[
:983  %src_load_118 = load i32* %src_addr_122, align 4

]]></Node>
<StgValue><ssdm name="src_load_118"/></StgValue>
</operation>

<operation id="1196" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:984  %add_ln53_17 = add i32 %src_load_116, %src_load_118

]]></Node>
<StgValue><ssdm name="add_ln53_17"/></StgValue>
</operation>

<operation id="1197" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:985  %add_ln53_18 = add i32 4, %shl_ln53_7

]]></Node>
<StgValue><ssdm name="add_ln53_18"/></StgValue>
</operation>

<operation id="1198" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:986  %add_ln53_19 = add i32 %add_ln53_18, %shl_ln53_6

]]></Node>
<StgValue><ssdm name="add_ln53_19"/></StgValue>
</operation>

<operation id="1199" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:987  %add_ln53_15 = add i32 %add_ln53_19, %add_ln53_17

]]></Node>
<StgValue><ssdm name="add_ln53_15"/></StgValue>
</operation>

<operation id="1200" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:988  %trunc_ln53_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln53_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln53_3"/></StgValue>
</operation>

<operation id="1201" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="29">
<![CDATA[
:989  %sext_ln53_7 = sext i29 %trunc_ln53_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln53_7"/></StgValue>
</operation>

<operation id="1202" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:990  %dst_addr_47 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln53_3

]]></Node>
<StgValue><ssdm name="dst_addr_47"/></StgValue>
</operation>

<operation id="1203" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:991  store i32 %sext_ln53_7, i32* %dst_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="1204" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="32">
<![CDATA[
:993  %sext_ln55 = sext i32 %x_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="1205" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1001  %src_addr_125 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="src_addr_125"/></StgValue>
</operation>

<operation id="1206" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1002  %add_ln55_6 = add i10 20, %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="1207" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="10">
<![CDATA[
:1003  %sext_ln55_4 = sext i10 %add_ln55_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln55_4"/></StgValue>
</operation>

<operation id="1208" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1004  %src_addr_126 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln55_4

]]></Node>
<StgValue><ssdm name="src_addr_126"/></StgValue>
</operation>

<operation id="1209" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="9">
<![CDATA[
:1006  %src_load_120 = load i32* %src_addr_124, align 4

]]></Node>
<StgValue><ssdm name="src_load_120"/></StgValue>
</operation>

<operation id="1210" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="9">
<![CDATA[
:1008  %src_load_121 = load i32* %src_addr_125, align 4

]]></Node>
<StgValue><ssdm name="src_load_121"/></StgValue>
</operation>

<operation id="1211" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="9">
<![CDATA[
:1010  %src_load_122 = load i32* %src_addr_126, align 4

]]></Node>
<StgValue><ssdm name="src_load_122"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1212" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1007  %shl_ln55 = shl i32 %src_load_120, 1

]]></Node>
<StgValue><ssdm name="shl_ln55"/></StgValue>
</operation>

<operation id="1213" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="9">
<![CDATA[
:1008  %src_load_121 = load i32* %src_addr_125, align 4

]]></Node>
<StgValue><ssdm name="src_load_121"/></StgValue>
</operation>

<operation id="1214" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1009  %shl_ln55_1 = shl i32 %src_load_121, 2

]]></Node>
<StgValue><ssdm name="shl_ln55_1"/></StgValue>
</operation>

<operation id="1215" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="9">
<![CDATA[
:1010  %src_load_122 = load i32* %src_addr_126, align 4

]]></Node>
<StgValue><ssdm name="src_load_122"/></StgValue>
</operation>

<operation id="1216" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1011  %add_ln55 = add i32 %src_load_121, %src_load_122

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="1217" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1012  %add_ln55_1 = add i32 4, %shl_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="1218" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1013  %add_ln55_3 = add i32 %add_ln55_1, %shl_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="1219" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1014  %add_ln55_2 = add i32 %add_ln55_3, %add_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="1220" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1015  %trunc_ln18 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln55_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="1221" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1019  %or_ln56 = or i32 %x_2, 1

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="1222" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="32">
<![CDATA[
:1020  %sext_ln56 = sext i32 %or_ln56 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="1223" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="32">
<![CDATA[
:1021  %trunc_ln56 = trunc i32 %or_ln56 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="1224" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1025  %add_ln56_5 = add i10 10, %trunc_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_5"/></StgValue>
</operation>

<operation id="1225" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="10">
<![CDATA[
:1026  %sext_ln56_3 = sext i10 %add_ln56_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_3"/></StgValue>
</operation>

<operation id="1226" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1027  %src_addr_128 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln56_3

]]></Node>
<StgValue><ssdm name="src_addr_128"/></StgValue>
</operation>

<operation id="1227" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1028  %src_addr_129 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="src_addr_129"/></StgValue>
</operation>

<operation id="1228" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="9">
<![CDATA[
:1033  %src_load_124 = load i32* %src_addr_128, align 4

]]></Node>
<StgValue><ssdm name="src_load_124"/></StgValue>
</operation>

<operation id="1229" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="9">
<![CDATA[
:1035  %src_load_125 = load i32* %src_addr_129, align 4

]]></Node>
<StgValue><ssdm name="src_load_125"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1230" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="29">
<![CDATA[
:1016  %sext_ln55_1 = sext i29 %trunc_ln18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="1231" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1017  %dst_addr_48 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="dst_addr_48"/></StgValue>
</operation>

<operation id="1232" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1018  store i32 %sext_ln55_1, i32* %dst_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="1233" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1029  %add_ln56_6 = add i10 20, %trunc_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_6"/></StgValue>
</operation>

<operation id="1234" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="10">
<![CDATA[
:1030  %sext_ln56_4 = sext i10 %add_ln56_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_4"/></StgValue>
</operation>

<operation id="1235" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1031  %src_addr_130 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln56_4

]]></Node>
<StgValue><ssdm name="src_addr_130"/></StgValue>
</operation>

<operation id="1236" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="9">
<![CDATA[
:1033  %src_load_124 = load i32* %src_addr_128, align 4

]]></Node>
<StgValue><ssdm name="src_load_124"/></StgValue>
</operation>

<operation id="1237" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="9">
<![CDATA[
:1035  %src_load_125 = load i32* %src_addr_129, align 4

]]></Node>
<StgValue><ssdm name="src_load_125"/></StgValue>
</operation>

<operation id="1238" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="9">
<![CDATA[
:1037  %src_load_126 = load i32* %src_addr_130, align 4

]]></Node>
<StgValue><ssdm name="src_load_126"/></StgValue>
</operation>

<operation id="1239" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1046  %add_ln57 = add nsw i32 2, %x_2

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="1240" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="10" op_0_bw="32">
<![CDATA[
:1048  %trunc_ln57 = trunc i32 %add_ln57 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="1241" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1052  %add_ln57_21 = add i10 10, %trunc_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_21"/></StgValue>
</operation>

<operation id="1242" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="10">
<![CDATA[
:1053  %sext_ln57_9 = sext i10 %add_ln57_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_9"/></StgValue>
</operation>

<operation id="1243" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1054  %src_addr_132 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_9

]]></Node>
<StgValue><ssdm name="src_addr_132"/></StgValue>
</operation>

<operation id="1244" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="9">
<![CDATA[
:1060  %src_load_128 = load i32* %src_addr_132, align 4

]]></Node>
<StgValue><ssdm name="src_load_128"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1245" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1034  %shl_ln56 = shl i32 %src_load_124, 1

]]></Node>
<StgValue><ssdm name="shl_ln56"/></StgValue>
</operation>

<operation id="1246" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1036  %shl_ln56_1 = shl i32 %src_load_125, 2

]]></Node>
<StgValue><ssdm name="shl_ln56_1"/></StgValue>
</operation>

<operation id="1247" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="9">
<![CDATA[
:1037  %src_load_126 = load i32* %src_addr_130, align 4

]]></Node>
<StgValue><ssdm name="src_load_126"/></StgValue>
</operation>

<operation id="1248" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1038  %add_ln56 = add i32 %src_load_125, %src_load_126

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="1249" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1039  %add_ln56_1 = add i32 4, %shl_ln56_1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="1250" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1040  %add_ln56_3 = add i32 %add_ln56_1, %shl_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>

<operation id="1251" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1041  %add_ln56_2 = add i32 %add_ln56_3, %add_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="1252" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1042  %trunc_ln19 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln56_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="1253" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="29">
<![CDATA[
:1043  %sext_ln56_1 = sext i29 %trunc_ln19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln56_1"/></StgValue>
</operation>

<operation id="1254" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1044  %dst_addr_49 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="dst_addr_49"/></StgValue>
</operation>

<operation id="1255" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1045  store i32 %sext_ln56_1, i32* %dst_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1256" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="32">
<![CDATA[
:1047  %sext_ln57 = sext i32 %add_ln57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="1257" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1055  %src_addr_133 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57

]]></Node>
<StgValue><ssdm name="src_addr_133"/></StgValue>
</operation>

<operation id="1258" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1056  %add_ln57_22 = add i10 20, %trunc_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_22"/></StgValue>
</operation>

<operation id="1259" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="10">
<![CDATA[
:1057  %sext_ln57_10 = sext i10 %add_ln57_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_10"/></StgValue>
</operation>

<operation id="1260" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1058  %src_addr_134 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_10

]]></Node>
<StgValue><ssdm name="src_addr_134"/></StgValue>
</operation>

<operation id="1261" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="9">
<![CDATA[
:1060  %src_load_128 = load i32* %src_addr_132, align 4

]]></Node>
<StgValue><ssdm name="src_load_128"/></StgValue>
</operation>

<operation id="1262" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="9">
<![CDATA[
:1061  %src_load_129 = load i32* %src_addr_133, align 4

]]></Node>
<StgValue><ssdm name="src_load_129"/></StgValue>
</operation>

<operation id="1263" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="9">
<![CDATA[
:1063  %src_load_130 = load i32* %src_addr_134, align 4

]]></Node>
<StgValue><ssdm name="src_load_130"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1264" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="9">
<![CDATA[
:1061  %src_load_129 = load i32* %src_addr_133, align 4

]]></Node>
<StgValue><ssdm name="src_load_129"/></StgValue>
</operation>

<operation id="1265" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="9">
<![CDATA[
:1063  %src_load_130 = load i32* %src_addr_134, align 4

]]></Node>
<StgValue><ssdm name="src_load_130"/></StgValue>
</operation>

<operation id="1266" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1064  %shl_ln57_1 = shl i32 %src_load_130, 1

]]></Node>
<StgValue><ssdm name="shl_ln57_1"/></StgValue>
</operation>

<operation id="1267" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1066  %add_ln57_2 = add i32 4, %shl_ln57_1

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="1268" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1073  %add_ln57_4 = add nsw i32 3, %x_2

]]></Node>
<StgValue><ssdm name="add_ln57_4"/></StgValue>
</operation>

<operation id="1269" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="32">
<![CDATA[
:1074  %sext_ln57_1 = sext i32 %add_ln57_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_1"/></StgValue>
</operation>

<operation id="1270" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="32">
<![CDATA[
:1075  %trunc_ln57_4 = trunc i32 %add_ln57_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln57_4"/></StgValue>
</operation>

<operation id="1271" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1076  %add_ln57_23 = add i10 10, %trunc_ln57_4

]]></Node>
<StgValue><ssdm name="add_ln57_23"/></StgValue>
</operation>

<operation id="1272" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="10">
<![CDATA[
:1077  %sext_ln57_11 = sext i10 %add_ln57_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_11"/></StgValue>
</operation>

<operation id="1273" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1078  %src_addr_135 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_11

]]></Node>
<StgValue><ssdm name="src_addr_135"/></StgValue>
</operation>

<operation id="1274" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1079  %src_addr_136 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_1

]]></Node>
<StgValue><ssdm name="src_addr_136"/></StgValue>
</operation>

<operation id="1275" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="9">
<![CDATA[
:1083  %src_load_131 = load i32* %src_addr_135, align 4

]]></Node>
<StgValue><ssdm name="src_load_131"/></StgValue>
</operation>

<operation id="1276" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="9">
<![CDATA[
:1084  %src_load_132 = load i32* %src_addr_136, align 4

]]></Node>
<StgValue><ssdm name="src_load_132"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1277" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1062  %shl_ln57 = shl i32 %src_load_129, 2

]]></Node>
<StgValue><ssdm name="shl_ln57"/></StgValue>
</operation>

<operation id="1278" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1065  %add_ln57_1 = add i32 %src_load_128, %src_load_129

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="1279" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1067  %add_ln57_5 = add i32 %add_ln57_2, %shl_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_5"/></StgValue>
</operation>

<operation id="1280" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1068  %add_ln57_3 = add i32 %add_ln57_5, %add_ln57_1

]]></Node>
<StgValue><ssdm name="add_ln57_3"/></StgValue>
</operation>

<operation id="1281" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1069  %trunc_ln20 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln57_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="1282" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="29">
<![CDATA[
:1070  %sext_ln57_4 = sext i29 %trunc_ln20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln57_4"/></StgValue>
</operation>

<operation id="1283" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1071  %dst_addr_50 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln57

]]></Node>
<StgValue><ssdm name="dst_addr_50"/></StgValue>
</operation>

<operation id="1284" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1072  store i32 %sext_ln57_4, i32* %dst_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1285" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1080  %add_ln57_24 = add i10 20, %trunc_ln57_4

]]></Node>
<StgValue><ssdm name="add_ln57_24"/></StgValue>
</operation>

<operation id="1286" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="10">
<![CDATA[
:1081  %sext_ln57_12 = sext i10 %add_ln57_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_12"/></StgValue>
</operation>

<operation id="1287" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1082  %src_addr_137 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_12

]]></Node>
<StgValue><ssdm name="src_addr_137"/></StgValue>
</operation>

<operation id="1288" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="9">
<![CDATA[
:1083  %src_load_131 = load i32* %src_addr_135, align 4

]]></Node>
<StgValue><ssdm name="src_load_131"/></StgValue>
</operation>

<operation id="1289" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="9">
<![CDATA[
:1084  %src_load_132 = load i32* %src_addr_136, align 4

]]></Node>
<StgValue><ssdm name="src_load_132"/></StgValue>
</operation>

<operation id="1290" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="9">
<![CDATA[
:1086  %src_load_133 = load i32* %src_addr_137, align 4

]]></Node>
<StgValue><ssdm name="src_load_133"/></StgValue>
</operation>

<operation id="1291" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1096  %add_ln57_8 = add i32 %x_2, %add_ln35_6

]]></Node>
<StgValue><ssdm name="add_ln57_8"/></StgValue>
</operation>

<operation id="1292" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="10" op_0_bw="32">
<![CDATA[
:1098  %trunc_ln57_5 = trunc i32 %add_ln57_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln57_5"/></StgValue>
</operation>

<operation id="1293" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1099  %add_ln57_25 = add i10 10, %trunc_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln57_25"/></StgValue>
</operation>

<operation id="1294" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="10">
<![CDATA[
:1100  %sext_ln57_13 = sext i10 %add_ln57_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_13"/></StgValue>
</operation>

<operation id="1295" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1101  %src_addr_138 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_13

]]></Node>
<StgValue><ssdm name="src_addr_138"/></StgValue>
</operation>

<operation id="1296" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
:1106  %src_load_134 = load i32* %src_addr_138, align 4

]]></Node>
<StgValue><ssdm name="src_load_134"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1297" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1085  %shl_ln57_2 = shl i32 %src_load_132, 2

]]></Node>
<StgValue><ssdm name="shl_ln57_2"/></StgValue>
</operation>

<operation id="1298" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="9">
<![CDATA[
:1086  %src_load_133 = load i32* %src_addr_137, align 4

]]></Node>
<StgValue><ssdm name="src_load_133"/></StgValue>
</operation>

<operation id="1299" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1087  %shl_ln57_3 = shl i32 %src_load_133, 1

]]></Node>
<StgValue><ssdm name="shl_ln57_3"/></StgValue>
</operation>

<operation id="1300" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1088  %add_ln57_6 = add i32 %src_load_131, %src_load_132

]]></Node>
<StgValue><ssdm name="add_ln57_6"/></StgValue>
</operation>

<operation id="1301" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1089  %add_ln57_9 = add i32 4, %shl_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln57_9"/></StgValue>
</operation>

<operation id="1302" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1090  %add_ln57_10 = add i32 %add_ln57_9, %shl_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln57_10"/></StgValue>
</operation>

<operation id="1303" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1091  %add_ln57_7 = add i32 %add_ln57_10, %add_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln57_7"/></StgValue>
</operation>

<operation id="1304" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1092  %trunc_ln57_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln57_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln57_1"/></StgValue>
</operation>

<operation id="1305" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="32">
<![CDATA[
:1097  %sext_ln57_2 = sext i32 %add_ln57_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_2"/></StgValue>
</operation>

<operation id="1306" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1102  %src_addr_139 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_2

]]></Node>
<StgValue><ssdm name="src_addr_139"/></StgValue>
</operation>

<operation id="1307" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1103  %add_ln57_26 = add i10 20, %trunc_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln57_26"/></StgValue>
</operation>

<operation id="1308" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="10">
<![CDATA[
:1104  %sext_ln57_14 = sext i10 %add_ln57_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_14"/></StgValue>
</operation>

<operation id="1309" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1105  %src_addr_140 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_14

]]></Node>
<StgValue><ssdm name="src_addr_140"/></StgValue>
</operation>

<operation id="1310" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="9">
<![CDATA[
:1106  %src_load_134 = load i32* %src_addr_138, align 4

]]></Node>
<StgValue><ssdm name="src_load_134"/></StgValue>
</operation>

<operation id="1311" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="9">
<![CDATA[
:1107  %src_load_135 = load i32* %src_addr_139, align 4

]]></Node>
<StgValue><ssdm name="src_load_135"/></StgValue>
</operation>

<operation id="1312" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="9">
<![CDATA[
:1109  %src_load_136 = load i32* %src_addr_140, align 4

]]></Node>
<StgValue><ssdm name="src_load_136"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1313" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="29">
<![CDATA[
:1093  %sext_ln57_5 = sext i29 %trunc_ln57_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln57_5"/></StgValue>
</operation>

<operation id="1314" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1094  %dst_addr_51 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln57_1

]]></Node>
<StgValue><ssdm name="dst_addr_51"/></StgValue>
</operation>

<operation id="1315" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1095  store i32 %sext_ln57_5, i32* %dst_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1316" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="9">
<![CDATA[
:1107  %src_load_135 = load i32* %src_addr_139, align 4

]]></Node>
<StgValue><ssdm name="src_load_135"/></StgValue>
</operation>

<operation id="1317" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1108  %shl_ln57_4 = shl i32 %src_load_135, 2

]]></Node>
<StgValue><ssdm name="shl_ln57_4"/></StgValue>
</operation>

<operation id="1318" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="9">
<![CDATA[
:1109  %src_load_136 = load i32* %src_addr_140, align 4

]]></Node>
<StgValue><ssdm name="src_load_136"/></StgValue>
</operation>

<operation id="1319" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1110  %shl_ln57_5 = shl i32 %src_load_136, 1

]]></Node>
<StgValue><ssdm name="shl_ln57_5"/></StgValue>
</operation>

<operation id="1320" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1111  %add_ln57_13 = add i32 %src_load_134, %src_load_135

]]></Node>
<StgValue><ssdm name="add_ln57_13"/></StgValue>
</operation>

<operation id="1321" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1112  %add_ln57_14 = add i32 4, %shl_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln57_14"/></StgValue>
</operation>

<operation id="1322" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1113  %add_ln57_16 = add i32 %add_ln57_14, %shl_ln57_4

]]></Node>
<StgValue><ssdm name="add_ln57_16"/></StgValue>
</operation>

<operation id="1323" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1114  %add_ln57_11 = add i32 %add_ln57_16, %add_ln57_13

]]></Node>
<StgValue><ssdm name="add_ln57_11"/></StgValue>
</operation>

<operation id="1324" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1115  %trunc_ln57_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln57_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln57_2"/></StgValue>
</operation>

<operation id="1325" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1119  %add_ln57_12 = add i32 %x_2, %add_ln35_10

]]></Node>
<StgValue><ssdm name="add_ln57_12"/></StgValue>
</operation>

<operation id="1326" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="32">
<![CDATA[
:1120  %sext_ln57_3 = sext i32 %add_ln57_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_3"/></StgValue>
</operation>

<operation id="1327" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="10" op_0_bw="32">
<![CDATA[
:1121  %trunc_ln57_6 = trunc i32 %add_ln57_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln57_6"/></StgValue>
</operation>

<operation id="1328" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1122  %add_ln57_27 = add i10 10, %trunc_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln57_27"/></StgValue>
</operation>

<operation id="1329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="10">
<![CDATA[
:1123  %sext_ln57_15 = sext i10 %add_ln57_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_15"/></StgValue>
</operation>

<operation id="1330" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1124  %src_addr_141 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_15

]]></Node>
<StgValue><ssdm name="src_addr_141"/></StgValue>
</operation>

<operation id="1331" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1125  %src_addr_142 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_3

]]></Node>
<StgValue><ssdm name="src_addr_142"/></StgValue>
</operation>

<operation id="1332" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="9">
<![CDATA[
:1129  %src_load_137 = load i32* %src_addr_141, align 4

]]></Node>
<StgValue><ssdm name="src_load_137"/></StgValue>
</operation>

<operation id="1333" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="9">
<![CDATA[
:1130  %src_load_138 = load i32* %src_addr_142, align 4

]]></Node>
<StgValue><ssdm name="src_load_138"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1334" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:995  %add_ln55_4 = add i10 5, %trunc_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="1335" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="10">
<![CDATA[
:996  %sext_ln55_2 = sext i10 %add_ln55_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln55_2"/></StgValue>
</operation>

<operation id="1336" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:997  %src_addr_123 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln55_2

]]></Node>
<StgValue><ssdm name="src_addr_123"/></StgValue>
</operation>

<operation id="1337" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="9">
<![CDATA[
:1005  %src_load_119 = load i32* %src_addr_123, align 4

]]></Node>
<StgValue><ssdm name="src_load_119"/></StgValue>
</operation>

<operation id="1338" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="29">
<![CDATA[
:1116  %sext_ln57_6 = sext i29 %trunc_ln57_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln57_6"/></StgValue>
</operation>

<operation id="1339" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1117  %dst_addr_52 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln57_2

]]></Node>
<StgValue><ssdm name="dst_addr_52"/></StgValue>
</operation>

<operation id="1340" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1118  store i32 %sext_ln57_6, i32* %dst_addr_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1341" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1126  %add_ln57_28 = add i10 20, %trunc_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln57_28"/></StgValue>
</operation>

<operation id="1342" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="10">
<![CDATA[
:1127  %sext_ln57_16 = sext i10 %add_ln57_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_16"/></StgValue>
</operation>

<operation id="1343" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1128  %src_addr_143 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_16

]]></Node>
<StgValue><ssdm name="src_addr_143"/></StgValue>
</operation>

<operation id="1344" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="9">
<![CDATA[
:1129  %src_load_137 = load i32* %src_addr_141, align 4

]]></Node>
<StgValue><ssdm name="src_load_137"/></StgValue>
</operation>

<operation id="1345" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="9">
<![CDATA[
:1130  %src_load_138 = load i32* %src_addr_142, align 4

]]></Node>
<StgValue><ssdm name="src_load_138"/></StgValue>
</operation>

<operation id="1346" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="9">
<![CDATA[
:1132  %src_load_139 = load i32* %src_addr_143, align 4

]]></Node>
<StgValue><ssdm name="src_load_139"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1347" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="9">
<![CDATA[
:1005  %src_load_119 = load i32* %src_addr_123, align 4

]]></Node>
<StgValue><ssdm name="src_load_119"/></StgValue>
</operation>

<operation id="1348" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1131  %shl_ln57_6 = shl i32 %src_load_138, 2

]]></Node>
<StgValue><ssdm name="shl_ln57_6"/></StgValue>
</operation>

<operation id="1349" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="9">
<![CDATA[
:1132  %src_load_139 = load i32* %src_addr_143, align 4

]]></Node>
<StgValue><ssdm name="src_load_139"/></StgValue>
</operation>

<operation id="1350" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1133  %shl_ln57_7 = shl i32 %src_load_139, 1

]]></Node>
<StgValue><ssdm name="shl_ln57_7"/></StgValue>
</operation>

<operation id="1351" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1134  %add_ln57_17 = add i32 %src_load_137, %src_load_138

]]></Node>
<StgValue><ssdm name="add_ln57_17"/></StgValue>
</operation>

<operation id="1352" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1135  %add_ln57_18 = add i32 4, %shl_ln57_7

]]></Node>
<StgValue><ssdm name="add_ln57_18"/></StgValue>
</operation>

<operation id="1353" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1136  %add_ln57_19 = add i32 %add_ln57_18, %shl_ln57_6

]]></Node>
<StgValue><ssdm name="add_ln57_19"/></StgValue>
</operation>

<operation id="1354" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1137  %add_ln57_15 = add i32 %add_ln57_19, %add_ln57_17

]]></Node>
<StgValue><ssdm name="add_ln57_15"/></StgValue>
</operation>

<operation id="1355" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1138  %trunc_ln57_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln57_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln57_3"/></StgValue>
</operation>

<operation id="1356" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1142  %add_ln58 = add nsw i32 4, %x_2

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="1357" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="32">
<![CDATA[
:1143  %sext_ln58 = sext i32 %add_ln58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="1358" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="10" op_0_bw="32">
<![CDATA[
:1144  %trunc_ln58 = trunc i32 %add_ln58 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="1359" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1145  %src_addr_144 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58

]]></Node>
<StgValue><ssdm name="src_addr_144"/></StgValue>
</operation>

<operation id="1360" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1146  %add_ln58_20 = add i10 15, %trunc_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_20"/></StgValue>
</operation>

<operation id="1361" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="10">
<![CDATA[
:1147  %sext_ln58_8 = sext i10 %add_ln58_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="1362" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1148  %src_addr_145 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_8

]]></Node>
<StgValue><ssdm name="src_addr_145"/></StgValue>
</operation>

<operation id="1363" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="9">
<![CDATA[
:1152  %src_load_140 = load i32* %src_addr_144, align 4

]]></Node>
<StgValue><ssdm name="src_load_140"/></StgValue>
</operation>

<operation id="1364" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="9">
<![CDATA[
:1154  %src_load_141 = load i32* %src_addr_145, align 4

]]></Node>
<StgValue><ssdm name="src_load_141"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1365" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="29">
<![CDATA[
:1139  %sext_ln57_7 = sext i29 %trunc_ln57_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln57_7"/></StgValue>
</operation>

<operation id="1366" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1140  %dst_addr_53 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln57_3

]]></Node>
<StgValue><ssdm name="dst_addr_53"/></StgValue>
</operation>

<operation id="1367" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1141  store i32 %sext_ln57_7, i32* %dst_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1368" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1149  %add_ln58_21 = add i10 20, %trunc_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_21"/></StgValue>
</operation>

<operation id="1369" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="10">
<![CDATA[
:1150  %sext_ln58_9 = sext i10 %add_ln58_21 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="1370" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1151  %src_addr_146 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_9

]]></Node>
<StgValue><ssdm name="src_addr_146"/></StgValue>
</operation>

<operation id="1371" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="9">
<![CDATA[
:1152  %src_load_140 = load i32* %src_addr_144, align 4

]]></Node>
<StgValue><ssdm name="src_load_140"/></StgValue>
</operation>

<operation id="1372" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="9">
<![CDATA[
:1154  %src_load_141 = load i32* %src_addr_145, align 4

]]></Node>
<StgValue><ssdm name="src_load_141"/></StgValue>
</operation>

<operation id="1373" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="9">
<![CDATA[
:1155  %src_load_142 = load i32* %src_addr_146, align 4

]]></Node>
<StgValue><ssdm name="src_load_142"/></StgValue>
</operation>

<operation id="1374" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1165  %add_ln58_4 = add nsw i32 5, %x_2

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="1375" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="32">
<![CDATA[
:1167  %trunc_ln58_4 = trunc i32 %add_ln58_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln58_4"/></StgValue>
</operation>

<operation id="1376" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1168  %add_ln58_22 = add i10 20, %trunc_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln58_22"/></StgValue>
</operation>

<operation id="1377" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="10">
<![CDATA[
:1169  %sext_ln58_10 = sext i10 %add_ln58_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="1378" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1170  %src_addr_147 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_10

]]></Node>
<StgValue><ssdm name="src_addr_147"/></StgValue>
</operation>

<operation id="1379" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="9">
<![CDATA[
:1172  %src_load_143 = load i32* %src_addr_147, align 4

]]></Node>
<StgValue><ssdm name="src_load_143"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1380" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1153  %shl_ln58 = shl i32 %src_load_140, 2

]]></Node>
<StgValue><ssdm name="shl_ln58"/></StgValue>
</operation>

<operation id="1381" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="9">
<![CDATA[
:1155  %src_load_142 = load i32* %src_addr_146, align 4

]]></Node>
<StgValue><ssdm name="src_load_142"/></StgValue>
</operation>

<operation id="1382" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1156  %shl_ln58_1 = shl i32 %src_load_142, 1

]]></Node>
<StgValue><ssdm name="shl_ln58_1"/></StgValue>
</operation>

<operation id="1383" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1157  %add_ln58_1 = add i32 %src_load_140, %src_load_141

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="1384" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1158  %add_ln58_2 = add i32 4, %shl_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="1385" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1159  %add_ln58_5 = add i32 %add_ln58_2, %shl_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="1386" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1160  %add_ln58_3 = add i32 %add_ln58_5, %add_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="1387" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1161  %trunc_ln21 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln58_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="1388" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1171  %shl_ln58_2 = shl i32 %src_load_119, 2

]]></Node>
<StgValue><ssdm name="shl_ln58_2"/></StgValue>
</operation>

<operation id="1389" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="9">
<![CDATA[
:1172  %src_load_143 = load i32* %src_addr_147, align 4

]]></Node>
<StgValue><ssdm name="src_load_143"/></StgValue>
</operation>

<operation id="1390" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1173  %shl_ln58_3 = shl i32 %src_load_143, 1

]]></Node>
<StgValue><ssdm name="shl_ln58_3"/></StgValue>
</operation>

<operation id="1391" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1174  %add_ln58_6 = add i32 %src_load_119, %src_load_122

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="1392" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1175  %add_ln58_9 = add i32 4, %shl_ln58_3

]]></Node>
<StgValue><ssdm name="add_ln58_9"/></StgValue>
</operation>

<operation id="1393" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1176  %add_ln58_10 = add i32 %add_ln58_9, %shl_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_10"/></StgValue>
</operation>

<operation id="1394" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1177  %add_ln58_7 = add i32 %add_ln58_10, %add_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="1395" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1178  %trunc_ln58_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln58_7, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln58_1"/></StgValue>
</operation>

<operation id="1396" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1182  %add_ln58_8 = add i32 %x_2, %add_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln58_8"/></StgValue>
</operation>

<operation id="1397" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="32">
<![CDATA[
:1183  %sext_ln58_2 = sext i32 %add_ln58_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="1398" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="10" op_0_bw="32">
<![CDATA[
:1184  %trunc_ln58_5 = trunc i32 %add_ln58_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln58_5"/></StgValue>
</operation>

<operation id="1399" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1185  %src_addr_148 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_2

]]></Node>
<StgValue><ssdm name="src_addr_148"/></StgValue>
</operation>

<operation id="1400" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1186  %add_ln58_23 = add i10 15, %trunc_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_23"/></StgValue>
</operation>

<operation id="1401" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="10">
<![CDATA[
:1187  %sext_ln58_11 = sext i10 %add_ln58_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="1402" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1188  %src_addr_149 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_11

]]></Node>
<StgValue><ssdm name="src_addr_149"/></StgValue>
</operation>

<operation id="1403" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="9">
<![CDATA[
:1192  %src_load_144 = load i32* %src_addr_148, align 4

]]></Node>
<StgValue><ssdm name="src_load_144"/></StgValue>
</operation>

<operation id="1404" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
:1194  %src_load_145 = load i32* %src_addr_149, align 4

]]></Node>
<StgValue><ssdm name="src_load_145"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1405" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="29">
<![CDATA[
:1162  %sext_ln58_4 = sext i29 %trunc_ln21 to i32

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="1406" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1163  %dst_addr_54 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln58

]]></Node>
<StgValue><ssdm name="dst_addr_54"/></StgValue>
</operation>

<operation id="1407" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1164  store i32 %sext_ln58_4, i32* %dst_addr_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1408" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="32">
<![CDATA[
:1166  %sext_ln58_1 = sext i32 %add_ln58_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="1409" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="29">
<![CDATA[
:1179  %sext_ln58_5 = sext i29 %trunc_ln58_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="1410" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1180  %dst_addr_55 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln58_1

]]></Node>
<StgValue><ssdm name="dst_addr_55"/></StgValue>
</operation>

<operation id="1411" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1181  store i32 %sext_ln58_5, i32* %dst_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1412" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1189  %add_ln58_24 = add i10 20, %trunc_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_24"/></StgValue>
</operation>

<operation id="1413" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="10">
<![CDATA[
:1190  %sext_ln58_12 = sext i10 %add_ln58_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_12"/></StgValue>
</operation>

<operation id="1414" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1191  %src_addr_150 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_12

]]></Node>
<StgValue><ssdm name="src_addr_150"/></StgValue>
</operation>

<operation id="1415" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="9">
<![CDATA[
:1192  %src_load_144 = load i32* %src_addr_148, align 4

]]></Node>
<StgValue><ssdm name="src_load_144"/></StgValue>
</operation>

<operation id="1416" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="9">
<![CDATA[
:1194  %src_load_145 = load i32* %src_addr_149, align 4

]]></Node>
<StgValue><ssdm name="src_load_145"/></StgValue>
</operation>

<operation id="1417" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="9">
<![CDATA[
:1195  %src_load_146 = load i32* %src_addr_150, align 4

]]></Node>
<StgValue><ssdm name="src_load_146"/></StgValue>
</operation>

<operation id="1418" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1205  %add_ln58_12 = add i32 %x_2, %add_ln36_10

]]></Node>
<StgValue><ssdm name="add_ln58_12"/></StgValue>
</operation>

<operation id="1419" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="32">
<![CDATA[
:1206  %sext_ln58_3 = sext i32 %add_ln58_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="1420" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="10" op_0_bw="32">
<![CDATA[
:1207  %trunc_ln58_6 = trunc i32 %add_ln58_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln58_6"/></StgValue>
</operation>

<operation id="1421" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1208  %src_addr_151 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_3

]]></Node>
<StgValue><ssdm name="src_addr_151"/></StgValue>
</operation>

<operation id="1422" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="9">
<![CDATA[
:1215  %src_load_147 = load i32* %src_addr_151, align 4

]]></Node>
<StgValue><ssdm name="src_load_147"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1423" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1193  %shl_ln58_4 = shl i32 %src_load_144, 2

]]></Node>
<StgValue><ssdm name="shl_ln58_4"/></StgValue>
</operation>

<operation id="1424" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="9">
<![CDATA[
:1195  %src_load_146 = load i32* %src_addr_150, align 4

]]></Node>
<StgValue><ssdm name="src_load_146"/></StgValue>
</operation>

<operation id="1425" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1196  %shl_ln58_5 = shl i32 %src_load_146, 1

]]></Node>
<StgValue><ssdm name="shl_ln58_5"/></StgValue>
</operation>

<operation id="1426" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1197  %add_ln58_13 = add i32 %src_load_144, %src_load_145

]]></Node>
<StgValue><ssdm name="add_ln58_13"/></StgValue>
</operation>

<operation id="1427" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1198  %add_ln58_14 = add i32 4, %shl_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_14"/></StgValue>
</operation>

<operation id="1428" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1199  %add_ln58_16 = add i32 %add_ln58_14, %shl_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln58_16"/></StgValue>
</operation>

<operation id="1429" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1200  %add_ln58_11 = add i32 %add_ln58_16, %add_ln58_13

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="1430" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1201  %trunc_ln58_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln58_11, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln58_2"/></StgValue>
</operation>

<operation id="1431" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1209  %add_ln58_25 = add i10 15, %trunc_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_25"/></StgValue>
</operation>

<operation id="1432" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="10">
<![CDATA[
:1210  %sext_ln58_13 = sext i10 %add_ln58_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_13"/></StgValue>
</operation>

<operation id="1433" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1211  %src_addr_152 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_13

]]></Node>
<StgValue><ssdm name="src_addr_152"/></StgValue>
</operation>

<operation id="1434" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1212  %add_ln58_26 = add i10 20, %trunc_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_26"/></StgValue>
</operation>

<operation id="1435" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="10">
<![CDATA[
:1213  %sext_ln58_14 = sext i10 %add_ln58_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln58_14"/></StgValue>
</operation>

<operation id="1436" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1214  %src_addr_153 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln58_14

]]></Node>
<StgValue><ssdm name="src_addr_153"/></StgValue>
</operation>

<operation id="1437" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="9">
<![CDATA[
:1215  %src_load_147 = load i32* %src_addr_151, align 4

]]></Node>
<StgValue><ssdm name="src_load_147"/></StgValue>
</operation>

<operation id="1438" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="9">
<![CDATA[
:1217  %src_load_148 = load i32* %src_addr_152, align 4

]]></Node>
<StgValue><ssdm name="src_load_148"/></StgValue>
</operation>

<operation id="1439" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="9">
<![CDATA[
:1218  %src_load_149 = load i32* %src_addr_153, align 4

]]></Node>
<StgValue><ssdm name="src_load_149"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1440" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1022  %add_ln56_4 = add i10 5, %trunc_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="1441" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="10">
<![CDATA[
:1023  %sext_ln56_2 = sext i10 %add_ln56_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_2"/></StgValue>
</operation>

<operation id="1442" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1024  %src_addr_127 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln56_2

]]></Node>
<StgValue><ssdm name="src_addr_127"/></StgValue>
</operation>

<operation id="1443" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="9">
<![CDATA[
:1032  %src_load_123 = load i32* %src_addr_127, align 4

]]></Node>
<StgValue><ssdm name="src_load_123"/></StgValue>
</operation>

<operation id="1444" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1049  %add_ln57_20 = add i10 5, %trunc_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_20"/></StgValue>
</operation>

<operation id="1445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="10">
<![CDATA[
:1050  %sext_ln57_8 = sext i10 %add_ln57_20 to i64

]]></Node>
<StgValue><ssdm name="sext_ln57_8"/></StgValue>
</operation>

<operation id="1446" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1051  %src_addr_131 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln57_8

]]></Node>
<StgValue><ssdm name="src_addr_131"/></StgValue>
</operation>

<operation id="1447" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="9">
<![CDATA[
:1059  %src_load_127 = load i32* %src_addr_131, align 4

]]></Node>
<StgValue><ssdm name="src_load_127"/></StgValue>
</operation>

<operation id="1448" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="29">
<![CDATA[
:1202  %sext_ln58_6 = sext i29 %trunc_ln58_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="1449" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1203  %dst_addr_56 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln58_2

]]></Node>
<StgValue><ssdm name="dst_addr_56"/></StgValue>
</operation>

<operation id="1450" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1204  store i32 %sext_ln58_6, i32* %dst_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1451" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1216  %shl_ln58_6 = shl i32 %src_load_147, 2

]]></Node>
<StgValue><ssdm name="shl_ln58_6"/></StgValue>
</operation>

<operation id="1452" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="9">
<![CDATA[
:1217  %src_load_148 = load i32* %src_addr_152, align 4

]]></Node>
<StgValue><ssdm name="src_load_148"/></StgValue>
</operation>

<operation id="1453" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="9">
<![CDATA[
:1218  %src_load_149 = load i32* %src_addr_153, align 4

]]></Node>
<StgValue><ssdm name="src_load_149"/></StgValue>
</operation>

<operation id="1454" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1219  %shl_ln58_7 = shl i32 %src_load_149, 1

]]></Node>
<StgValue><ssdm name="shl_ln58_7"/></StgValue>
</operation>

<operation id="1455" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1220  %add_ln58_17 = add i32 %src_load_147, %src_load_148

]]></Node>
<StgValue><ssdm name="add_ln58_17"/></StgValue>
</operation>

<operation id="1456" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1221  %add_ln58_18 = add i32 4, %shl_ln58_7

]]></Node>
<StgValue><ssdm name="add_ln58_18"/></StgValue>
</operation>

<operation id="1457" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1222  %add_ln58_19 = add i32 %add_ln58_18, %shl_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="1458" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1223  %add_ln58_15 = add i32 %add_ln58_19, %add_ln58_17

]]></Node>
<StgValue><ssdm name="add_ln58_15"/></StgValue>
</operation>

<operation id="1459" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1224  %trunc_ln58_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln58_15, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln58_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1460" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="9">
<![CDATA[
:1032  %src_load_123 = load i32* %src_addr_127, align 4

]]></Node>
<StgValue><ssdm name="src_load_123"/></StgValue>
</operation>

<operation id="1461" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="9">
<![CDATA[
:1059  %src_load_127 = load i32* %src_addr_131, align 4

]]></Node>
<StgValue><ssdm name="src_load_127"/></StgValue>
</operation>

<operation id="1462" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="29">
<![CDATA[
:1225  %sext_ln58_7 = sext i29 %trunc_ln58_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="1463" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1226  %dst_addr_57 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln58_3

]]></Node>
<StgValue><ssdm name="dst_addr_57"/></StgValue>
</operation>

<operation id="1464" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1227  store i32 %sext_ln58_7, i32* %dst_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1465" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1228  %add_ln59 = add nsw i32 6, %x_2

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="1466" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="10" op_0_bw="32">
<![CDATA[
:1230  %trunc_ln59 = trunc i32 %add_ln59 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="1467" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1231  %add_ln59_5 = add i10 20, %trunc_ln59

]]></Node>
<StgValue><ssdm name="add_ln59_5"/></StgValue>
</operation>

<operation id="1468" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="10">
<![CDATA[
:1232  %sext_ln59_2 = sext i10 %add_ln59_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="1469" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1233  %src_addr_154 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="src_addr_154"/></StgValue>
</operation>

<operation id="1470" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="9">
<![CDATA[
:1236  %src_load_150 = load i32* %src_addr_154, align 4

]]></Node>
<StgValue><ssdm name="src_load_150"/></StgValue>
</operation>

<operation id="1471" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1245  %add_ln60 = add nsw i32 7, %x_2

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="1472" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="10" op_0_bw="32">
<![CDATA[
:1247  %trunc_ln60 = trunc i32 %add_ln60 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="1473" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1248  %add_ln60_2 = add i10 20, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="1474" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="10">
<![CDATA[
:1249  %sext_ln60_2 = sext i10 %add_ln60_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</operation>

<operation id="1475" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1250  %src_addr_155 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln60_2

]]></Node>
<StgValue><ssdm name="src_addr_155"/></StgValue>
</operation>

<operation id="1476" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="9">
<![CDATA[
:1252  %src_load_151 = load i32* %src_addr_155, align 4

]]></Node>
<StgValue><ssdm name="src_load_151"/></StgValue>
</operation>

<operation id="1477" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1260  %x_3 = add nsw i32 %stride_read, %x_2

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="1478" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="10" op_0_bw="32">
<![CDATA[
:1262  %trunc_ln62 = trunc i32 %x_3 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1479" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="32">
<![CDATA[
:1229  %sext_ln59 = sext i32 %add_ln59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="1480" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1234  %shl_ln59 = shl i32 %src_load_123, 2

]]></Node>
<StgValue><ssdm name="shl_ln59"/></StgValue>
</operation>

<operation id="1481" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1235  %shl_ln59_1 = shl i32 %src_load_126, 1

]]></Node>
<StgValue><ssdm name="shl_ln59_1"/></StgValue>
</operation>

<operation id="1482" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="9">
<![CDATA[
:1236  %src_load_150 = load i32* %src_addr_154, align 4

]]></Node>
<StgValue><ssdm name="src_load_150"/></StgValue>
</operation>

<operation id="1483" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1237  %add_ln59_1 = add i32 %src_load_123, %src_load_150

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="1484" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1238  %add_ln59_2 = add i32 4, %shl_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="1485" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1239  %add_ln59_4 = add i32 %add_ln59_2, %shl_ln59

]]></Node>
<StgValue><ssdm name="add_ln59_4"/></StgValue>
</operation>

<operation id="1486" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1240  %add_ln59_3 = add i32 %add_ln59_4, %add_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="1487" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1241  %trunc_ln22 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln59_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="1488" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="29">
<![CDATA[
:1242  %sext_ln59_1 = sext i29 %trunc_ln22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</operation>

<operation id="1489" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1243  %dst_addr_58 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="dst_addr_58"/></StgValue>
</operation>

<operation id="1490" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1244  store i32 %sext_ln59_1, i32* %dst_addr_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1491" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="32">
<![CDATA[
:1246  %sext_ln60 = sext i32 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="1492" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1251  %shl_ln60 = shl i32 %src_load_127, 2

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="1493" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="9">
<![CDATA[
:1252  %src_load_151 = load i32* %src_addr_155, align 4

]]></Node>
<StgValue><ssdm name="src_load_151"/></StgValue>
</operation>

<operation id="1494" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1253  %add_ln60_1 = add i32 %src_load_127, %src_load_151

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="1495" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1254  %add_ln60_4 = add i32 %add_ln57_2, %shl_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="1496" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1255  %add_ln60_3 = add i32 %add_ln60_4, %add_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="1497" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1256  %trunc_ln23 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln60_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="1498" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="29">
<![CDATA[
:1257  %sext_ln60_1 = sext i29 %trunc_ln23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="1499" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1258  %dst_addr_59 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="dst_addr_59"/></StgValue>
</operation>

<operation id="1500" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1259  store i32 %sext_ln60_1, i32* %dst_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1501" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1263  %add_ln62_2 = add i10 10, %trunc_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="1502" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="10">
<![CDATA[
:1264  %sext_ln62_2 = sext i10 %add_ln62_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln62_2"/></StgValue>
</operation>

<operation id="1503" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1265  %src_addr_156 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln62_2

]]></Node>
<StgValue><ssdm name="src_addr_156"/></StgValue>
</operation>

<operation id="1504" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="9">
<![CDATA[
:1270  %src_load_152 = load i32* %src_addr_156, align 4

]]></Node>
<StgValue><ssdm name="src_load_152"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1505" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="32">
<![CDATA[
:1261  %sext_ln62 = sext i32 %x_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="1506" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1266  %src_addr_157 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="src_addr_157"/></StgValue>
</operation>

<operation id="1507" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1267  %add_ln62_3 = add i10 20, %trunc_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="1508" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="10">
<![CDATA[
:1268  %sext_ln62_3 = sext i10 %add_ln62_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln62_3"/></StgValue>
</operation>

<operation id="1509" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1269  %src_addr_158 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln62_3

]]></Node>
<StgValue><ssdm name="src_addr_158"/></StgValue>
</operation>

<operation id="1510" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="9">
<![CDATA[
:1270  %src_load_152 = load i32* %src_addr_156, align 4

]]></Node>
<StgValue><ssdm name="src_load_152"/></StgValue>
</operation>

<operation id="1511" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="9">
<![CDATA[
:1271  %src_load_153 = load i32* %src_addr_157, align 4

]]></Node>
<StgValue><ssdm name="src_load_153"/></StgValue>
</operation>

<operation id="1512" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="9">
<![CDATA[
:1273  %src_load_154 = load i32* %src_addr_158, align 4

]]></Node>
<StgValue><ssdm name="src_load_154"/></StgValue>
</operation>

<operation id="1513" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="31" op_0_bw="32">
<![CDATA[
:1275  %empty_8 = trunc i32 %src_load_152 to i31

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1514" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="9">
<![CDATA[
:1271  %src_load_153 = load i32* %src_addr_157, align 4

]]></Node>
<StgValue><ssdm name="src_load_153"/></StgValue>
</operation>

<operation id="1515" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1272  %shl_ln62 = shl i32 %src_load_153, 2

]]></Node>
<StgValue><ssdm name="shl_ln62"/></StgValue>
</operation>

<operation id="1516" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="9">
<![CDATA[
:1273  %src_load_154 = load i32* %src_addr_158, align 4

]]></Node>
<StgValue><ssdm name="src_load_154"/></StgValue>
</operation>

<operation id="1517" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="31" op_0_bw="32">
<![CDATA[
:1274  %empty_7 = trunc i32 %src_load_154 to i31

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="1518" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1276  %tmp4451 = add i31 %empty_8, %empty_7

]]></Node>
<StgValue><ssdm name="tmp4451"/></StgValue>
</operation>

<operation id="1519" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:1277  %tmp5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp4451, i1 false)

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1520" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1278  %add_ln62 = add i32 4, %tmp5

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="1521" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1279  %add_ln62_1 = add i32 %add_ln62, %shl_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="1522" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1280  %trunc_ln24 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln62_1, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="1523" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1284  %add_ln63 = add nsw i32 1, %x_3

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="1524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="10" op_0_bw="32">
<![CDATA[
:1286  %trunc_ln63 = trunc i32 %add_ln63 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="1525" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1287  %add_ln63_5 = add i10 5, %trunc_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="1526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="10">
<![CDATA[
:1288  %sext_ln63_2 = sext i10 %add_ln63_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln63_2"/></StgValue>
</operation>

<operation id="1527" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1289  %src_addr_159 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln63_2

]]></Node>
<StgValue><ssdm name="src_addr_159"/></StgValue>
</operation>

<operation id="1528" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1290  %add_ln63_6 = add i10 10, %trunc_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="1529" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="10">
<![CDATA[
:1291  %sext_ln63_3 = sext i10 %add_ln63_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln63_3"/></StgValue>
</operation>

<operation id="1530" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1292  %src_addr_160 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln63_3

]]></Node>
<StgValue><ssdm name="src_addr_160"/></StgValue>
</operation>

<operation id="1531" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="9">
<![CDATA[
:1297  %src_load_155 = load i32* %src_addr_159, align 4

]]></Node>
<StgValue><ssdm name="src_load_155"/></StgValue>
</operation>

<operation id="1532" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="9">
<![CDATA[
:1298  %src_load_156 = load i32* %src_addr_160, align 4

]]></Node>
<StgValue><ssdm name="src_load_156"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1533" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="29">
<![CDATA[
:1281  %sext_ln62_1 = sext i29 %trunc_ln24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln62_1"/></StgValue>
</operation>

<operation id="1534" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1282  %dst_addr_60 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="dst_addr_60"/></StgValue>
</operation>

<operation id="1535" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1283  store i32 %sext_ln62_1, i32* %dst_addr_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="1536" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="32">
<![CDATA[
:1285  %sext_ln63 = sext i32 %add_ln63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="1537" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1293  %src_addr_161 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln63

]]></Node>
<StgValue><ssdm name="src_addr_161"/></StgValue>
</operation>

<operation id="1538" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1294  %add_ln63_7 = add i10 20, %trunc_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="1539" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="10">
<![CDATA[
:1295  %sext_ln63_4 = sext i10 %add_ln63_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln63_4"/></StgValue>
</operation>

<operation id="1540" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1296  %src_addr_162 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln63_4

]]></Node>
<StgValue><ssdm name="src_addr_162"/></StgValue>
</operation>

<operation id="1541" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="9">
<![CDATA[
:1297  %src_load_155 = load i32* %src_addr_159, align 4

]]></Node>
<StgValue><ssdm name="src_load_155"/></StgValue>
</operation>

<operation id="1542" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="9">
<![CDATA[
:1298  %src_load_156 = load i32* %src_addr_160, align 4

]]></Node>
<StgValue><ssdm name="src_load_156"/></StgValue>
</operation>

<operation id="1543" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="9">
<![CDATA[
:1299  %src_load_157 = load i32* %src_addr_161, align 4

]]></Node>
<StgValue><ssdm name="src_load_157"/></StgValue>
</operation>

<operation id="1544" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="9">
<![CDATA[
:1301  %src_load_158 = load i32* %src_addr_162, align 4

]]></Node>
<StgValue><ssdm name="src_load_158"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1545" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="9">
<![CDATA[
:1299  %src_load_157 = load i32* %src_addr_161, align 4

]]></Node>
<StgValue><ssdm name="src_load_157"/></StgValue>
</operation>

<operation id="1546" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1300  %shl_ln63 = shl i32 %src_load_157, 2

]]></Node>
<StgValue><ssdm name="shl_ln63"/></StgValue>
</operation>

<operation id="1547" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="9">
<![CDATA[
:1301  %src_load_158 = load i32* %src_addr_162, align 4

]]></Node>
<StgValue><ssdm name="src_load_158"/></StgValue>
</operation>

<operation id="1548" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1302  %shl_ln63_1 = shl i32 %src_load_158, 1

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="1549" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1303  %add_ln63_1 = add i32 %src_load_156, %src_load_157

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="1550" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1304  %add_ln63_2 = add i32 4, %shl_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="1551" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1305  %add_ln63_4 = add i32 %add_ln63_2, %shl_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="1552" st_id="83" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1306  %add_ln63_3 = add i32 %add_ln63_4, %add_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="1553" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1307  %trunc_ln25 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln63_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="1554" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1311  %add_ln64 = add nsw i32 6, %x_3

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="1555" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="10" op_0_bw="32">
<![CDATA[
:1313  %trunc_ln64 = trunc i32 %add_ln64 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="1556" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1314  %add_ln64_5 = add i10 20, %trunc_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_5"/></StgValue>
</operation>

<operation id="1557" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="10">
<![CDATA[
:1315  %sext_ln64_2 = sext i10 %add_ln64_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64_2"/></StgValue>
</operation>

<operation id="1558" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1316  %src_addr_163 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln64_2

]]></Node>
<StgValue><ssdm name="src_addr_163"/></StgValue>
</operation>

<operation id="1559" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="9">
<![CDATA[
:1318  %src_load_159 = load i32* %src_addr_163, align 4

]]></Node>
<StgValue><ssdm name="src_load_159"/></StgValue>
</operation>

<operation id="1560" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1328  %add_ln65 = add nsw i32 7, %x_3

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="1561" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="32">
<![CDATA[
:1329  %sext_ln65 = sext i32 %add_ln65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="1562" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="32">
<![CDATA[
:1330  %trunc_ln65 = trunc i32 %add_ln65 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="1563" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1331  %src_addr_164 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="src_addr_164"/></StgValue>
</operation>

<operation id="1564" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="9">
<![CDATA[
:1338  %src_load_160 = load i32* %src_addr_164, align 4

]]></Node>
<StgValue><ssdm name="src_load_160"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1565" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="29">
<![CDATA[
:1308  %sext_ln63_1 = sext i29 %trunc_ln25 to i32

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="1566" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1309  %dst_addr_61 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln63

]]></Node>
<StgValue><ssdm name="dst_addr_61"/></StgValue>
</operation>

<operation id="1567" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1310  store i32 %sext_ln63_1, i32* %dst_addr_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1568" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1317  %shl_ln64 = shl i32 %src_load_155, 2

]]></Node>
<StgValue><ssdm name="shl_ln64"/></StgValue>
</operation>

<operation id="1569" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="9">
<![CDATA[
:1318  %src_load_159 = load i32* %src_addr_163, align 4

]]></Node>
<StgValue><ssdm name="src_load_159"/></StgValue>
</operation>

<operation id="1570" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1319  %shl_ln64_1 = shl i32 %src_load_159, 1

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="1571" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1320  %add_ln64_1 = add i32 %src_load_155, %src_load_158

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="1572" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1321  %add_ln64_2 = add i32 4, %shl_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln64_2"/></StgValue>
</operation>

<operation id="1573" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1322  %add_ln64_4 = add i32 %add_ln64_2, %shl_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_4"/></StgValue>
</operation>

<operation id="1574" st_id="84" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1323  %add_ln64_3 = add i32 %add_ln64_4, %add_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln64_3"/></StgValue>
</operation>

<operation id="1575" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1324  %trunc_ln26 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln64_3, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="1576" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1332  %add_ln65_3 = add i10 15, %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="1577" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="10">
<![CDATA[
:1333  %sext_ln65_2 = sext i10 %add_ln65_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln65_2"/></StgValue>
</operation>

<operation id="1578" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1334  %src_addr_165 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln65_2

]]></Node>
<StgValue><ssdm name="src_addr_165"/></StgValue>
</operation>

<operation id="1579" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1335  %add_ln65_4 = add i10 20, %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="1580" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="10">
<![CDATA[
:1336  %sext_ln65_3 = sext i10 %add_ln65_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln65_3"/></StgValue>
</operation>

<operation id="1581" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1337  %src_addr_166 = getelementptr [500 x i32]* %src, i64 0, i64 %sext_ln65_3

]]></Node>
<StgValue><ssdm name="src_addr_166"/></StgValue>
</operation>

<operation id="1582" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="9">
<![CDATA[
:1338  %src_load_160 = load i32* %src_addr_164, align 4

]]></Node>
<StgValue><ssdm name="src_load_160"/></StgValue>
</operation>

<operation id="1583" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="9">
<![CDATA[
:1340  %src_load_161 = load i32* %src_addr_165, align 4

]]></Node>
<StgValue><ssdm name="src_load_161"/></StgValue>
</operation>

<operation id="1584" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="9">
<![CDATA[
:1341  %src_load_162 = load i32* %src_addr_166, align 4

]]></Node>
<StgValue><ssdm name="src_load_162"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1585" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="32">
<![CDATA[
:1312  %sext_ln64 = sext i32 %add_ln64 to i64

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="1586" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="29">
<![CDATA[
:1325  %sext_ln64_1 = sext i29 %trunc_ln26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="1587" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1326  %dst_addr_62 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="dst_addr_62"/></StgValue>
</operation>

<operation id="1588" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1327  store i32 %sext_ln64_1, i32* %dst_addr_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1589" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1339  %shl_ln65 = shl i32 %src_load_160, 2

]]></Node>
<StgValue><ssdm name="shl_ln65"/></StgValue>
</operation>

<operation id="1590" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="9">
<![CDATA[
:1340  %src_load_161 = load i32* %src_addr_165, align 4

]]></Node>
<StgValue><ssdm name="src_load_161"/></StgValue>
</operation>

<operation id="1591" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="9">
<![CDATA[
:1341  %src_load_162 = load i32* %src_addr_166, align 4

]]></Node>
<StgValue><ssdm name="src_load_162"/></StgValue>
</operation>

<operation id="1592" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="31" op_0_bw="32">
<![CDATA[
:1342  %empty_9 = trunc i32 %src_load_162 to i31

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1593" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="31" op_0_bw="32">
<![CDATA[
:1343  %empty_10 = trunc i32 %src_load_161 to i31

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1594" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1344  %tmp6448 = add i31 %empty_10, %empty_9

]]></Node>
<StgValue><ssdm name="tmp6448"/></StgValue>
</operation>

<operation id="1595" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:1345  %tmp7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp6448, i1 false)

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1596" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1346  %add_ln65_1 = add i32 4, %tmp7

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="1597" st_id="85" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1347  %add_ln65_2 = add i32 %add_ln65_1, %shl_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="1598" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1348  %trunc_ln27 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln65_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1599" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %dst) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1600" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([500 x i32]* %src) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1601" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 %stride) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1602" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @put_obmc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1603" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="29">
<![CDATA[
:1349  %sext_ln65_1 = sext i29 %trunc_ln27 to i32

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="1604" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1350  %dst_addr_63 = getelementptr [100 x i32]* %dst, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="dst_addr_63"/></StgValue>
</operation>

<operation id="1605" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1351  store i32 %sext_ln65_1, i32* %dst_addr_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1606" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0">
<![CDATA[
:1352  ret void

]]></Node>
<StgValue><ssdm name="ret_ln66"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
