vsim -t ps -batch -lib work tb -do "run -all; quit -f"
# vsim -t ps -batch -lib work tb -do "run -all; quit -f" 
# Start time: 00:13:03 on Dec 02,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.top
# Loading work.sc_cpu
# Loading work.idecode
# Loading work.ze
# Loading work.se
# Loading work.mux4
# Loading work.mux2_a
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.decoder1_2
# Loading work.register_bank_32
# Loading work.register_v
# Loading work.mux2
# Loading work.add
# Loading work.datamem
# Loading work.instructmem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.fa
# Loading work.ha
# Loading work.mux5_1
# Loading work.register64
# Loading work.D_FF_en
# Loading work.D_FF
# ** Warning: Design size of 7770 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# 
# run -all
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# 
# RF:
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# op: x | M2R x | R2L x | RW x | BT x | AOp X | ASrc x | UB x
# 
# o0 xxxxxxxxxxxxxxxx | o1 xxxxxxxxxxxxxxxx | pc xxxxxxxxxxxxxxxx pc_reg xxxxxxxxxxxxxxxx
# 
# ALU0: xxxxxxxxxxxxxxxx | ALU1: xxxxxxxxxxxxxxxx
# 
# RF:xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xx xx xx x
# 
# ALU:xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx X xxxxxxxxxxxxxxxx x x x x
# 
# MUX4:xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx x
# 
# ALUSrc:xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx 0000000000000xxx 0000000000000xxx x
# 
# D$: xx xxxxxxxxxxxxxxxx x xxxxxxxxxxxxxxxx 
# 
# PC: xxxxxx | I: xxxxxxxx | rst 1
# 
# RF:
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING:                    1 to  0
# op: 1 | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 2 | ASrc 2 | UB 1
# 
# o0 0000000004001f80 | o1 0000000000000004 | pc 0000000000000004 pc_reg 0000000000000000
# 
# ALU0: 0000000000000000 | ALU1: xxxxxxxxxxxxxxxx
# 
# RF:0000000000000000 xxxxxxxxxxxxxxxx 0000000000000001 1f 00 00 1
# 
# ALU:0000000000000000 0000000000000001 2 0000000000000001 0 0 0 0
# 
# MUX4:0000000000000001 0000000000000001 xxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx 0000000000000000 0
# 
# ALUSrc:0000000000000001 xxxxxxxxxxxxxxxx 0000000000000000 0000000000000001 0000000000000001 2
# 
# D$: 01 xxxxxxxxxxxxxxxx 0 xxxxxxxxxxxxxxxx 
# 
# ** Error: Assertion error.
#    Time: 300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000000 | I: 910007e0 | rst 1
# 
# RF:
#                     1 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING:                    1 to  0
# op: 1 | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 2 | ASrc 2 | UB 1
# 
# o0 0000000004001f80 | o1 0000000000000004 | pc 0000000000000004 pc_reg 0000000000000000
# 
# ALU0: 0000000000000000 | ALU1: 0000000000000001
# 
# RF:0000000000000000 0000000000000001 0000000000000001 1f 00 00 1
# 
# ALU:0000000000000000 0000000000000001 2 0000000000000001 0 0 0 0
# 
# MUX4:0000000000000001 0000000000000001 xxxxxxxxxxxxxxxx 0000000000000000 0000000000000000 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000001 0000000000000001 2
# 
# D$: 01 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000000 | I: 910007e0 | rst 0
# 
# RF:
#                     1 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING: 18446744073709551615 to  1
# op: b | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 3 | ASrc 0 | UB 1
# 
# o0 fffffffffc000f88 | o1 0000000000000008 | pc 0000000000000008 pc_reg 0000000000000004
# 
# ALU0: 0000000000000000 | ALU1: 0000000000000001
# 
# RF:0000000000000000 0000000000000001 ffffffffffffffff 1f 00 01 1
# 
# ALU:0000000000000000 0000000000000001 3 ffffffffffffffff 1 0 0 0
# 
# MUX4:ffffffffffffffff ffffffffffffffff xxxxxxxxxxxxxxxx 0000000000000000 0000000000000000 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000004 | I: eb0003e1 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING:                    2 to  2
# op: b | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 3 | ASrc 0 | UB 1
# 
# o0 fffffffffc040010 | o1 000000000000000c | pc 000000000000000c pc_reg 0000000000000008
# 
# ALU0: 0000000000000001 | ALU1: ffffffffffffffff
# 
# RF:0000000000000001 ffffffffffffffff 0000000000000002 00 01 02 1
# 
# ALU:0000000000000001 ffffffffffffffff 3 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx ffffffffffffffff 0000000000000001 0
# 
# ALUSrc:ffffffffffffffff ffffffffffffffff 0000000000000010 0000000000000040 0000000000000040 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 ffffffffffffffff 
# 
# ** Error: Assertion error.
#    Time: 900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000008 | I: eb010002 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING: 18446744073709551613 to  3
# op: b | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 3 | ASrc 0 | UB 1
# 
# o0 fffffffffc080098 | o1 0000000000000010 | pc 0000000000000010 pc_reg 000000000000000c
# 
# ALU0: ffffffffffffffff | ALU1: 0000000000000002
# 
# RF:ffffffffffffffff 0000000000000002 fffffffffffffffd 01 02 03 1
# 
# ALU:ffffffffffffffff 0000000000000002 3 fffffffffffffffd 1 0 0 1
# 
# MUX4:fffffffffffffffd fffffffffffffffd xxxxxxxxxxxxxxxx fffffffffffffffe ffffffffffffffff 0
# 
# ALUSrc:0000000000000002 0000000000000002 0000000000000020 0000000000000080 0000000000000080 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000002 
# 
# ** Error: Assertion error.
#    Time: 1100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 00000c | I: eb020023 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING: 18446744073709551614 to  4
# op: b | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 3 | ASrc 0 | UB 1
# 
# o0 fffffffffc0401a0 | o1 0000000000000014 | pc 0000000000000014 pc_reg 0000000000000010
# 
# ALU0: fffffffffffffffd | ALU1: ffffffffffffffff
# 
# RF:fffffffffffffffd ffffffffffffffff fffffffffffffffe 03 01 04 1
# 
# ALU:fffffffffffffffd ffffffffffffffff 3 fffffffffffffffe 1 0 0 0
# 
# MUX4:fffffffffffffffe fffffffffffffffe xxxxxxxxxxxxxxxx 0000000000000003 fffffffffffffffd 0
# 
# ALUSrc:ffffffffffffffff ffffffffffffffff 0000000000000010 0000000000000040 0000000000000040 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 ffffffffffffffff 
# 
# ** Error: Assertion error.
#    Time: 1300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000010 | I: eb010064 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#                     x 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING: 18446744073709551611 to  5
# op: 2 | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 2 | ASrc 0 | UB 1
# 
# o0 fffffffffc1001a8 | o1 0000000000000018 | pc 0000000000000018 pc_reg 0000000000000014
# 
# ALU0: fffffffffffffffd | ALU1: fffffffffffffffe
# 
# RF:fffffffffffffffd fffffffffffffffe fffffffffffffffb 03 04 05 1
# 
# ALU:fffffffffffffffd fffffffffffffffe 2 fffffffffffffffb 1 0 0 1
# 
# MUX4:fffffffffffffffb fffffffffffffffb xxxxxxxxxxxxxxxx 0000000000000006 fffffffffffffffd 0
# 
# ALUSrc:fffffffffffffffe fffffffffffffffe 0000000000000040 0000000000000100 0000000000000100 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 fffffffffffffffe 
# 
# ** Error: Assertion error.
#    Time: 1500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000014 | I: ab040065 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     x 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING:                    0 to  6
# op: 2 | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 2 | ASrc 0 | UB 1
# 
# o0 fffffffffc040030 | o1 000000000000001c | pc 000000000000001c pc_reg 0000000000000018
# 
# ALU0: 0000000000000001 | ALU1: ffffffffffffffff
# 
# RF:0000000000000001 ffffffffffffffff 0000000000000000 00 01 06 1
# 
# ALU:0000000000000001 ffffffffffffffff 2 0000000000000000 0 1 0 1
# 
# MUX4:0000000000000000 0000000000000000 xxxxxxxxxxxxxxxx ffffffffffffffff 0000000000000001 0
# 
# ALUSrc:ffffffffffffffff ffffffffffffffff 0000000000000010 0000000000000040 0000000000000040 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 ffffffffffffffff 
# 
# PC: 000018 | I: ab010006 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#                     x 
#                     x 
#                     x 
# RFEND
# 
# WRITING: 18446744073709551610 to  7
# op: 2 | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 2 | ASrc 0 | UB 1
# 
# o0 fffffffffc1400b8 | o1 0000000000000020 | pc 0000000000000020 pc_reg 000000000000001c
# 
# ALU0: ffffffffffffffff | ALU1: fffffffffffffffb
# 
# RF:ffffffffffffffff fffffffffffffffb fffffffffffffffa 01 05 07 1
# 
# ALU:ffffffffffffffff fffffffffffffffb 2 fffffffffffffffa 1 0 0 1
# 
# MUX4:fffffffffffffffa fffffffffffffffa xxxxxxxxxxxxxxxx 0000000000000005 ffffffffffffffff 0
# 
# ALUSrc:fffffffffffffffb fffffffffffffffb 0000000000000050 0000000000000140 0000000000000140 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 fffffffffffffffb 
# 
# ** Error: Assertion error.
#    Time: 1900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 00001c | I: ab050027 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# WRITING:                    0 to 31
# op: 1 | M2R 0 | R2L 1 | RW 1 | BT 0 | AOp 2 | ASrc 2 | UB 1
# 
# o0 000000000400101c | o1 0000000000000024 | pc 0000000000000024 pc_reg 0000000000000020
# 
# ALU0: 0000000000000000 | ALU1: 0000000000000001
# 
# RF:0000000000000000 0000000000000001 0000000000000000 1f 00 1f 1
# 
# ALU:0000000000000000 0000000000000000 2 0000000000000000 0 1 0 0
# 
# MUX4:0000000000000000 0000000000000000 xxxxxxxxxxxxxxxx 0000000000000000 0000000000000000 0
# 
# ALUSrc:0000000000000000 0000000000000001 0000000000000000 0000000000000000 0000000000000000 2
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# PC: 000020 | I: 910003ff | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 2300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 2500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 2700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 2900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 3100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 3300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 3500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 3700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 3900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 4100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 4300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 4500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 4700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 4900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 5100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 5300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 5500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 5700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 5900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 6100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 6300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 6500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 6700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 6900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 7100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 7300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 7500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 7700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 7900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 8100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 8300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 8500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 8700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 8900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 9100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 9300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 9500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 9700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 9900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 10100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 10300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 10500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 10700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 10900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 11100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 11300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 11500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 11700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 11900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 12100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 12300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 12500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 12700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 12900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 13100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 13300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 13500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 13700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 13900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 14100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 14300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 14500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 14700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 14900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 15100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 15300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 15500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 15700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 15900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 16100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 16300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 16500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 16700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 16900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 17100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 17300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 17500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 17700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 17900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 18100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 18300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 18500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 18700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 18900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 19100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 19300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 19500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 19700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 19900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 20100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 20300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 20500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 20700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 20900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 21100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 21300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 21500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 21700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 21900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 22100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 22300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 22500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 22700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 22900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 23100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 23300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 23500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 23700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 23900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 24100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 24300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 24500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 24700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 24900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 25100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 25300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 25500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 25700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 25900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 26100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 26300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 26500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 26700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 26900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 27100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 27300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 27500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 27700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 27900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 28100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 28300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 28500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 28700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 28900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 29100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 29300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 29500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 29700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 29900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 30100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 30300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 30500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 30700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 30900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 31100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 31300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 31500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 31700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 31900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 32100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 32300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 32500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 32700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 32900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 33100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 33300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 33500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 33700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 33900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 34100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 34300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 34500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 34700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 34900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 35100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 35300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 35500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 35700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 35900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 36100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 36300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 36500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 36700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 36900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 37100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 37300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 37500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 37700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 37900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 38100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 38300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 38500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 38700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 38900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 39100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 39300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 39500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 39700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 39900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 40100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 40300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 40500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 40700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 40900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 41100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 41300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 41500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 41700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 41900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 42100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 42300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 42500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 42700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 42900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 43100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 43300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 43500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 43700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 43900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 44100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 44300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 44500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 44700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 44900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 45100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 45300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 45500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 45700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 45900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 46100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 46300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 46500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 46700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 46900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 47100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 47300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 47500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 47700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 47900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 48100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 48300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 48500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 48700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 48900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 49100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 49300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 49500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 49700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 49900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 50100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 50300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 50500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 50700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 50900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 51100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 51300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 51500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 51700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 51900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 52100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 52300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 52500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 52700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 52900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 53100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 53300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 53500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 53700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 53900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 54100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 54300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 54500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 54700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 54900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 55100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 55300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 55500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 55700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 55900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 56100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 56300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 56500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 56700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 56900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 57100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 57300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 57700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 57900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 58100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 58300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 58500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 58700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 58900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 59100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 59300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 59500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 59700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 59900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 60100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 60300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 60500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 60700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 60900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 61100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 61300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 61500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 61700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 61900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 62100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 62300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 62700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 62900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 63100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 63300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 63500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 63700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 63900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 64100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 64300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 64500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 64700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 64900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 65100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 65300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 65500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 65700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 65900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 66100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 66300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 66500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 66700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 66900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 67100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 67300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 67700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 67900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 68100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 68300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 68500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 68700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 68900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 69100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 69300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 69500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 69700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 69900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 70100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 70300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 70500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 70700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 70900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 71100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 71300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 71500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 71700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 71900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 72100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 72300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 72700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 72900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 73100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 73300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 73500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 73700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 73900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 74100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 74300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 74500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 74700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 74900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 75100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 75300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 75500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 75700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 75900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 76100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 76300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 76500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 76700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 76900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 77100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 77300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 77700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 77900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 78100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 78300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 78500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 78700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 78900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 79100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 79300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 79500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 79700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 79900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 80100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 80300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 80500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 80700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 80900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 81100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 81300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 81500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 81700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 81900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 82100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 82300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 82700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 82900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 83100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 83300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 83500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 83700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 83900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 84100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 84300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 84500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 84700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 84900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 85100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 85300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 85500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 85700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 85900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 86100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 86300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 86500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 86700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 86900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 87100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 87300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 87700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 87900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 88100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 88300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 88500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 88700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 88900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 89100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 89300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 89500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 89700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 89900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 90100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 90300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 90500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 90700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 90900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 91100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 91300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 91500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 91700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 91900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 92100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 92300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 92700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 92900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 93100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 93300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 93500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 93700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 93900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 94100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 94300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 94500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 94700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 94900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 95100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 95300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 95500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 95700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 95900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 96100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 96300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 96500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 96700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 96900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 97100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 97300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 97700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 97900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 98100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 98300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 98500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 98700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 98900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 99100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 99300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 99500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 99700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 99900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 100100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 100300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 100500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 100700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 100900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 101100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 101300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 101500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 101700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 101900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 102100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 102300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 102700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 102900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 103100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 103300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 103500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 103700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 103900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 104100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 104300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 104500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 104700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 104900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 105100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 105300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 105500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 105700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 105900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 106100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 106300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 106500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 106700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 106900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 107100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 107300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 107700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 107900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 108100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 108300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 108500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 108700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 108900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 109100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 109300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 109500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 109700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 109900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 110100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 110300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 110500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 110700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 110900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 111100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 111300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 111500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 111700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 111900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 112100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 112300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 112700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 112900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 113100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 113300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 113500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 113700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 113900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 114100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 114300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 114500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 114700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 114900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 115100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 115300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 115500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 115700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 115900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 116100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 116300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 116500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 116700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 116900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 117100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 117300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 117700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 117900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 118100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 118300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 118500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 118700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 118900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 119100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 119300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 119500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 119700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 119900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 120100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 120300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 120500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 120700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 120900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 121100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 121300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 121500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 121700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 121900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 122100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 122300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 122700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 122900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 123100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 123300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 123500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 123700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 123900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 124100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 124300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 124500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 124700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 124900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 125100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 125300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 125500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 125700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 125900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 126100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 126300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 126500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 126700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 126900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 127100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 127300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 127700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 127900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 128100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 128300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 128500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 128700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 128900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 129100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 129300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 129500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 129700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 129900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 130100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 130300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 130500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 130700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 130900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 131100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 131300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 131500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 131700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 131900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 132100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 132300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 132700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 132900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 133100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 133300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 133500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 133700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 133900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 134100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 134300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 134500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 134700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 134900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 135100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 135300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 135500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 135700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 135900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 136100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 136300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 136500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 136700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 136900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 137100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 137300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 137700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 137900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 138100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 138300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 138500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 138700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 138900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 139100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 139300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 139500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 139700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 139900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 140100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 140300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 140500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 140700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 140900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 141100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 141300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 141500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 141700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 141900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 142100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 142300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 142700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 142900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 143100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 143300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 143500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 143700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 143900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 144100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 144300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 144500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 144700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 144900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 145100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 145300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 145500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 145700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 145900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 146100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 146300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 146500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 146700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 146900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 147100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 147300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 147700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 147900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 148100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 148300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 148500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 148700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 148900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 149100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 149300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 149500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 149700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 149900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 150100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 150300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 150500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 150700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 150900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 151100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 151300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 151500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 151700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 151900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 152100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 152300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 152700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 152900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 153100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 153300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 153500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 153700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 153900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 154100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 154300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 154500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 154700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 154900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 155100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 155300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 155500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 155700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 155900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 156100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 156300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 156500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 156700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 156900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 157100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 157300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 157700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 157900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 158100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 158300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 158500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 158700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 158900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 159100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 159300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 159500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 159700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 159900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 160100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 160300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 160500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 160700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 160900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 161100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 161300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 161500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 161700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 161900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 162100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 162300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 162700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 162900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 163100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 163300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 163500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 163700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 163900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 164100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 164300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 164500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 164700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 164900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 165100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 165300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 165500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 165700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 165900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 166100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 166300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 166500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 166700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 166900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 167100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 167300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 167700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 167900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 168100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 168300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 168500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 168700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 168900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 169100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 169300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 169500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 169700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 169900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 170100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 170300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 170500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 170700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 170900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 171100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 171300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 171500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 171700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 171900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 172100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 172300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 172700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 172900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 173100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 173300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 173500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 173700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 173900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 174100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 174300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 174500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 174700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 174900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 175100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 175300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 175500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 175700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 175900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 176100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 176300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 176500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 176700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 176900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 177100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 177300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 177700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 177900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 178100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 178300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 178500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 178700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 178900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 179100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 179300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 179500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 179700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 179900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 180100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 180300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 180500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 180700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 180900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 181100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 181300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 181500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 181700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 181900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 182100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 182300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 182700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 182900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 183100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 183300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 183500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 183700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 183900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 184100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 184300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 184500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 184700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 184900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 185100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 185300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 185500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 185700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 185900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 186100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 186300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 186500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 186700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 186900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 187100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 187300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 187700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 187900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 188100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 188300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 188500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 188700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 188900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 189100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 189300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 189500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 189700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 189900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 190100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 190300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 190500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 190700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 190900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 191100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 191300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 191500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 191700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 191900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 192100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 192300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 192700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 192900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 193100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 193300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 193500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 193700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 193900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 194100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 194300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 194500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 194700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 194900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 195100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 195300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 195500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 195700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 195900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 196100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 196300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 196500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 196700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 196900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 197100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 197300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 197700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 197900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 198100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 198300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 198500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 198700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 198900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 199100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 199300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 199500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 199700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 199900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 200100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 200300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 200500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 200700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 200900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 201100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 201300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 201500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 201700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 201900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 202100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 202300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 202700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 202900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 203100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 203300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 203500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 203700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 203900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 204100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 204300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 204500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 204700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 204900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 205100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 205300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 205500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 205700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 205900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 206100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 206300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 206500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 206700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 206900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 207100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 207300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 207700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 207900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 208100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 208300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 208500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 208700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 208900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 209100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 209300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 209500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 209700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 209900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 210100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 210300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 210500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 210700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 210900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 211100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 211300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 211500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 211700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 211900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 212100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 212300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 212700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 212900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 213100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 213300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 213500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 213700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 213900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 214100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 214300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 214500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 214700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 214900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 215100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 215300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 215500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 215700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 215900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 216100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 216300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 216500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 216700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 216900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 217100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 217300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 217700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 217900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 218100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 218300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 218500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 218700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 218900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 219100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 219300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 219500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 219700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 219900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 220100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 220300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 220500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 220700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 220900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 221100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 221300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 221500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 221700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 221900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 222100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 222300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 222700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 222900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 223100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 223300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 223500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 223700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 223900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 224100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 224300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 224500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 224700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 224900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 225100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 225300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 225500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 225700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 225900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 226100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 226300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 226500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 226700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 226900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 227100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 227300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 227700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 227900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 228100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 228300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 228500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 228700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 228900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 229100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 229300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 229500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 229700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 229900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 230100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 230300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 230500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 230700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 230900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 231100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 231300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 231500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 231700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 231900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 232100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 232300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 232700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 232900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 233100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 233300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 233500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 233700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 233900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 234100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 234300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 234500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 234700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 234900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 235100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 235300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 235500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 235700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 235900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 236100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 236300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 236500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 236700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 236900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 237100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 237300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 237700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 237900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 238100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 238300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 238500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 238700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 238900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 239100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 239300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 239500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 239700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 239900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 240100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 240300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 240500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 240700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 240900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 241100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 241300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 241500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 241700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 241900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 242100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 242300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 242700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 242900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 243100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 243300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 243500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 243700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 243900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 244100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 244300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 244500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 244700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 244900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 245100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 245300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 245500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 245700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 245900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 246100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 246300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 246500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 246700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 246900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 247100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 247300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 247700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 247900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 248100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 248300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 248500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 248700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 248900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 249100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 249300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 249500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 249700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 249900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 250100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 250300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 250500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 250700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 250900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 251100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 251300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 251500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 251700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 251900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 252100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 252300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 252700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 252900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 253100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 253300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 253500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 253700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 253900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 254100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 254300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 254500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 254700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 254900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 255100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 255300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 255500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 255700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 255900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 256100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 256300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 256500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 256700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 256900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 257100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 257300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 257700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 257900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 258100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 258300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 258500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 258700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 258900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 259100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 259300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 259500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 259700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 259900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 260100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 260300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 260500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 260700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 260900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 261100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 261300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 261500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 261700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 261900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 262100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 262300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 262700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 262900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 263100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 263300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 263500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 263700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 263900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 264100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 264300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 264500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 264700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 264900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 265100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 265300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 265500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 265700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 265900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 266100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 266300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 266500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 266700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 266900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 267100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 267300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 267700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 267900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 268100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 268300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 268500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 268700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 268900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 269100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 269300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 269500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 269700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 269900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 270100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 270300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 270500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 270700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 270900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 271100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 271300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 271500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 271700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 271900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 272100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 272300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 272700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 272900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 273100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 273300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 273500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 273700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 273900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 274100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 274300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 274500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 274700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 274900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 275100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 275300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 275500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 275700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 275900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 276100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 276300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 276500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 276700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 276900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 277100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 277300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 277700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 277900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 278100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 278300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 278500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 278700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 278900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 279100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 279300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 279500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 279700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 279900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 280100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 280300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 280500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 280700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 280900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 281100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 281300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 281500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 281700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 281900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 282100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 282300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 282700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 282900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 283100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 283300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 283500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 283700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 283900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 284100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 284300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 284500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 284700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 284900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 285100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 285300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 285500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 285700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 285900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 286100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 286300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 286500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 286700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 286900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 287100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 287300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 287700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 287900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 288100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 288300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 288500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 288700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 288900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 289100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 289300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 289500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 289700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 289900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 290100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 290300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 290500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 290700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 290900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 291100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 291300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 291500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 291700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 291900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 292100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 292300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 292700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 292900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 293100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 293300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 293500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 293700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 293900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 294100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 294300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 294500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 294700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 294900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 295100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 295300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 295500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 295700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 295900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 296100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 296300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 296500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 296700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 296900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 297100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 297300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 297700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 297900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 298100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 298300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 298500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 298700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 298900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 299100 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 299300 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 299500 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 299700 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# RF:
#                     1 
#  18446744073709551615 
#                     2 
#  18446744073709551613 
#  18446744073709551614 
#  18446744073709551611 
#                     0 
#  18446744073709551610 
#                     x 
#                     x 
# RFEND
# 
# op: 4 | M2R 0 | R2L 1 | RW 0 | BT 1 | AOp 2 | ASrc 0 | UB 1
# 
# o0 0000000000000024 | o1 0000000000000028 | pc 0000000000000024 pc_reg 0000000000000024
# 
# ALU0: 0000000000000001 | ALU1: 0000000000000001
# 
# RF:0000000000000001 0000000000000001 0000000000000002 00 00 00 0
# 
# ALU:0000000000000001 0000000000000001 2 0000000000000002 0 0 0 0
# 
# MUX4:0000000000000002 0000000000000002 xxxxxxxxxxxxxxxx 0000000000000001 0000000000000001 0
# 
# ALUSrc:0000000000000001 0000000000000001 0000000000000000 0000000000000000 0000000000000000 0
# 
# D$: 00 xxxxxxxxxxxxxxxx 0 0000000000000001 
# 
# ** Error: Assertion error.
#    Time: 299900 ns  Scope: tb.dut.dm File: ./datamem.sv Line: 31
# PC: 000024 | I: 14000000 | rst 0
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 300 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
# quit -f
# End time: 00:13:28 on Dec 02,2021, Elapsed time: 0:00:25
# Errors: 1497, Warnings: 1
