#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 22 16:29:11 2019
# Process ID: 8352
# Current directory: C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/AM_FIR_Coeff_synth_1
# Command line: vivado.exe -log AM_FIR_Coeff.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AM_FIR_Coeff.tcl
# Log file: C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/AM_FIR_Coeff_synth_1/AM_FIR_Coeff.vds
# Journal file: C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/AM_FIR_Coeff_synth_1\vivado.jou
#-----------------------------------------------------------
source AM_FIR_Coeff.tcl -notrace
