#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Dec 06 14:55:05 2017
# Process ID: 9308
# Current directory: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.426 ; gain = 488.594
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v6_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/ila_v6_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/constrs_1/new/constrains1.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/constrs_1/new/constrains1.xdc]
Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_cc/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.918 ; gain = 827.820
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1039.918 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/geyser-testmem/geyser-testmem.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "cab6260d2cee5ae2".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1039.918 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16d940a01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1039.918 ; gain = 0.000
Implement Debug Cores | Checksum: d3c8414f

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 13ee4db44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.918 ; gain = 0.000

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 305 cells.
Phase 3 Constant Propagation | Checksum: 6009ed92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1039.918 ; gain = 0.000

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1354 unconnected nets.
INFO: [Opt 31-11] Eliminated 1090 unconnected cells.
Phase 4 Sweep | Checksum: 1423dd735

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1039.918 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1039.918 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1423dd735

Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1039.918 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 25 After: 86
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 36 newly gated: 0 Total Ports: 98
Ending PowerOpt Patch Enables Task | Checksum: 20e7c9aff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1235.703 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20e7c9aff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.703 ; gain = 195.785
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1235.703 ; gain = 195.785
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1235.703 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1235.703 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 80ba778e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1235.703 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_0_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_0_mio[53] of IOStandard LVCMOS18
	FIXED_IO_0_mio[52] of IOStandard LVCMOS18
	FIXED_IO_0_mio[51] of IOStandard LVCMOS18
	FIXED_IO_0_mio[50] of IOStandard LVCMOS18
	FIXED_IO_0_mio[49] of IOStandard LVCMOS18
	FIXED_IO_0_mio[48] of IOStandard LVCMOS18
	FIXED_IO_0_mio[47] of IOStandard LVCMOS18
	FIXED_IO_0_mio[46] of IOStandard LVCMOS18
	FIXED_IO_0_mio[45] of IOStandard LVCMOS18
	FIXED_IO_0_mio[44] of IOStandard LVCMOS18
	FIXED_IO_0_mio[43] of IOStandard LVCMOS18
	FIXED_IO_0_mio[42] of IOStandard LVCMOS18
	FIXED_IO_0_mio[41] of IOStandard LVCMOS18
	FIXED_IO_0_mio[40] of IOStandard LVCMOS18
	FIXED_IO_0_mio[39] of IOStandard LVCMOS18
	FIXED_IO_0_mio[38] of IOStandard LVCMOS18
	FIXED_IO_0_mio[37] of IOStandard LVCMOS18
	FIXED_IO_0_mio[36] of IOStandard LVCMOS18
	FIXED_IO_0_mio[35] of IOStandard LVCMOS18
	FIXED_IO_0_mio[34] of IOStandard LVCMOS18
	FIXED_IO_0_mio[33] of IOStandard LVCMOS18
	FIXED_IO_0_mio[32] of IOStandard LVCMOS18
	FIXED_IO_0_mio[31] of IOStandard LVCMOS18
	FIXED_IO_0_mio[30] of IOStandard LVCMOS18
	FIXED_IO_0_mio[29] of IOStandard LVCMOS18
	FIXED_IO_0_mio[28] of IOStandard LVCMOS18
	FIXED_IO_0_mio[27] of IOStandard LVCMOS18
	FIXED_IO_0_mio[26] of IOStandard LVCMOS18
	FIXED_IO_0_mio[25] of IOStandard LVCMOS18
	FIXED_IO_0_mio[24] of IOStandard LVCMOS18
	FIXED_IO_0_mio[23] of IOStandard LVCMOS18
	FIXED_IO_0_mio[22] of IOStandard LVCMOS18
	FIXED_IO_0_mio[21] of IOStandard LVCMOS18
	FIXED_IO_0_mio[20] of IOStandard LVCMOS18
	FIXED_IO_0_mio[19] of IOStandard LVCMOS18
	FIXED_IO_0_mio[18] of IOStandard LVCMOS18
	FIXED_IO_0_mio[17] of IOStandard LVCMOS18
	FIXED_IO_0_mio[16] of IOStandard LVCMOS18
	FIXED_IO_0_mio[15] of IOStandard LVCMOS33
	FIXED_IO_0_mio[14] of IOStandard LVCMOS33
	FIXED_IO_0_mio[13] of IOStandard LVCMOS33
	FIXED_IO_0_mio[12] of IOStandard LVCMOS33
	FIXED_IO_0_mio[11] of IOStandard LVCMOS33
	FIXED_IO_0_mio[10] of IOStandard LVCMOS33
	FIXED_IO_0_mio[9] of IOStandard LVCMOS33
	FIXED_IO_0_mio[8] of IOStandard LVCMOS33
	FIXED_IO_0_mio[7] of IOStandard LVCMOS33
	FIXED_IO_0_mio[6] of IOStandard LVCMOS33
	FIXED_IO_0_mio[5] of IOStandard LVCMOS33
	FIXED_IO_0_mio[4] of IOStandard LVCMOS33
	FIXED_IO_0_mio[3] of IOStandard LVCMOS33
	FIXED_IO_0_mio[2] of IOStandard LVCMOS33
	FIXED_IO_0_mio[1] of IOStandard LVCMOS33
	FIXED_IO_0_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 80ba778e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 80ba778e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 2b4a01b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8c0798cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 18c2c0428

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 154d6b53a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 154d6b53a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 154d6b53a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 154d6b53a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 154d6b53a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15d096364

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d096364

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10c97e6a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac25eb30

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1ac25eb30

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14349fe90

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14349fe90

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 11836a804

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 11836a804

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11836a804

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11836a804

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 11836a804

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a5a2890c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a5a2890c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1bc61f45c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1bc61f45c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1bc61f45c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 14b400c85

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 14b400c85

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 14b400c85

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.993. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 10ee023ec

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1325b1585

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1325b1585

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
Ending Placer Task | Checksum: 101bf1a23

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1235.703 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1235.703 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1235.703 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1235.703 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1235.703 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1235.703 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_0_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_0_mio[15], FIXED_IO_0_mio[14], FIXED_IO_0_mio[13], FIXED_IO_0_mio[12], FIXED_IO_0_mio[11], FIXED_IO_0_mio[10], FIXED_IO_0_mio[9], FIXED_IO_0_mio[8], FIXED_IO_0_mio[7], FIXED_IO_0_mio[6], FIXED_IO_0_mio[5], FIXED_IO_0_mio[4], FIXED_IO_0_mio[3], FIXED_IO_0_mio[2], FIXED_IO_0_mio[1] (the first 15 of 16 listed)); LVCMOS18 (FIXED_IO_0_mio[53], FIXED_IO_0_mio[52], FIXED_IO_0_mio[51], FIXED_IO_0_mio[50], FIXED_IO_0_mio[49], FIXED_IO_0_mio[48], FIXED_IO_0_mio[47], FIXED_IO_0_mio[46], FIXED_IO_0_mio[45], FIXED_IO_0_mio[44], FIXED_IO_0_mio[43], FIXED_IO_0_mio[42], FIXED_IO_0_mio[41], FIXED_IO_0_mio[40], FIXED_IO_0_mio[39] (the first 15 of 38 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a7bfa549 ConstDB: 0 ShapeSum: 59ff74da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113b8f323

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113b8f323

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1235.703 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 113b8f323

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1235.703 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 6a5089b0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1255.449 ; gain = 19.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.877  | TNS=0.000  | WHS=-0.347 | THS=-180.357|

Phase 2 Router Initialization | Checksum: f75e8adb

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1198fc08d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 818
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 187e96166

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1255.449 ; gain = 19.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5ec6c57

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17affd8a9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1255.449 ; gain = 19.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23362b342

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1255.449 ; gain = 19.746
Phase 4 Rip-up And Reroute | Checksum: 23362b342

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 203374904

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1255.449 ; gain = 19.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 203374904

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 203374904

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746
Phase 5 Delay and Skew Optimization | Checksum: 203374904

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13e49abdc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 143542c45

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.0159 %
  Global Horizontal Routing Utilization  = 2.39511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21a4e8208

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21a4e8208

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20aa4da41

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1255.449 ; gain = 19.746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.400  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20aa4da41

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1255.449 ; gain = 19.746
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1255.449 ; gain = 19.746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1255.449 ; gain = 19.746
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1255.449 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 14:57:20 2017...
