<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr68xx_mss.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sys_common_xwr68xx_mss.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the common header file used by the various mmWave SDK modules for XWR68xx Master subsystem.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="sys__common__xwr68xx__mss_8h__dep__incl.png" border="0" usemap="#_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr68xx__mss_8hdep" alt=""/></div>
<map name="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr68xx__mss_8hdep" id="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr68xx__mss_8hdep">
<area shape="rect" id="node2" href="sys__common__xwr68xx_8h.html" title="This is the common header file used by the various mmWave SDK modules for XWR68XX device..." alt="" coords="469,109,667,165"/>
<area shape="rect" id="node3" href="sys__common_8h.html" title="This is the common header file used by the various mmWave SDK modules. " alt="" coords="469,213,667,269"/>
<area shape="rect" id="node4" href="mmwdemo__rfparser_8c.html" title="Implements rf parser. " alt="" coords="5,317,181,344"/>
<area shape="rect" id="node5" href="mmwdemo__adcconfig_8c.html" title="Implements High level ADC open/config APIs. " alt="" coords="206,317,394,344"/>
<area shape="rect" id="node6" href="data__path_8h.html" title="This is the data path processing header. " alt="" coords="559,392,737,419"/>
<area shape="rect" id="node8" href="main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="398,541,549,568"/>
<area shape="rect" id="node10" href="mmw__cli_8c.html" title="xwr68xx/mmw/mmw_cli.c" alt="" coords="777,541,951,568"/>
<area shape="rect" id="node11" href="mmw__config_8h.html" title="This is the header file that describes configurations for the Millimeter Wave Demo. " alt="" coords="470,317,666,344"/>
<area shape="rect" id="node12" href="mmw__res_8h.html" title="Defines partitioning of hardware resources (HWA, EDMA etc) among the DPCs and other components in the..." alt="" coords="901,317,1080,344"/>
<area shape="rect" id="node7" href="data__path_8c.html" title="Implements Data path processing functionality. " alt="" coords="573,541,752,568"/>
<area shape="rect" id="node9" href="mmw_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="571,467,725,493"/>
</map>
</div>
</div>
<p><a href="sys__common__xwr68xx__mss_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa2fc7d980b790b5ecfa5d86dfe6a0661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa2fc7d980b790b5ecfa5d86dfe6a0661">SOC_XWR68XX_MSS_TCMA_BASE_ADDRESS</a>&#160;&#160;&#160;0x00000000U    /* TCM RAM-A */</td></tr>
<tr class="separator:gaa2fc7d980b790b5ecfa5d86dfe6a0661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb24ad639d652d709af37b9e419d5cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gadb24ad639d652d709af37b9e419d5cb0">SOC_XWR68XX_MSS_SHMEM_TCMA_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK</td></tr>
<tr class="separator:gadb24ad639d652d709af37b9e419d5cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7f7bcf729f38d16085edf2138d991b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7b7f7bcf729f38d16085edf2138d991b">SOC_XWR68XX_MSS_SHMEM_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          /* Extended on Share Memory */</td></tr>
<tr class="separator:ga7b7f7bcf729f38d16085edf2138d991b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a89ad8fde227df8588ea5e8aa09385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga13a89ad8fde227df8588ea5e8aa09385">SOC_XWR68XX_MSS_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x80000U /* Extended on Share Memory + Default 512KB */</td></tr>
<tr class="separator:ga13a89ad8fde227df8588ea5e8aa09385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74e3174f1fd1d468f8ae37db915375d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa74e3174f1fd1d468f8ae37db915375d">SOC_XWR68XX_MSS_TCMB_BASE_ADDRESS</a>&#160;&#160;&#160;0x08000000U    /* TCM RAM-B */</td></tr>
<tr class="separator:gaa74e3174f1fd1d468f8ae37db915375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf14399452678ba9e08572d067691fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gacf14399452678ba9e08572d067691fcc">SOC_XWR68XX_MSS_SHMEM_TCMB_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK</td></tr>
<tr class="separator:gacf14399452678ba9e08572d067691fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea12188ed0477c5465c96d31415a759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1ea12188ed0477c5465c96d31415a759">SOC_XWR68XX_MSS_SHMEM_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE          /* Extended on Share Memory */</td></tr>
<tr class="separator:ga1ea12188ed0477c5465c96d31415a759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f639b958c34b10b4ba8291a0349937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga08f639b958c34b10b4ba8291a0349937">SOC_XWR68XX_MSS_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x30000U /* Extended on Share Memory + Default 192KB */</td></tr>
<tr class="separator:ga08f639b958c34b10b4ba8291a0349937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60c80d498d717a049816c47a4034415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad60c80d498d717a049816c47a4034415">SOC_XWR68XX_MSS_SW_BUFFER_BASE_ADDRESS</a>&#160;&#160;&#160;0x0C200000U    /* Software Buffer */</td></tr>
<tr class="separator:gad60c80d498d717a049816c47a4034415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3636749d0dd6dffc580770512ac141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gabd3636749d0dd6dffc580770512ac141">SOC_XWR68XX_MSS_SW_BUFFER_SIZE</a>&#160;&#160;&#160;0x2000U        /* Size: 8KB */</td></tr>
<tr class="separator:gabd3636749d0dd6dffc580770512ac141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c6ce5ae9dc3ef2bf98d0f15fa0fb32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga12c6ce5ae9dc3ef2bf98d0f15fa0fb32">SOC_XWR68XX_MSS_EDMA_TPCC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50010000U    /* EDMA TPCC0 memory space: 0x5001:0000-0x5001:3FFF */</td></tr>
<tr class="separator:ga12c6ce5ae9dc3ef2bf98d0f15fa0fb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aeeb856f246afefe39c6206e033592e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6aeeb856f246afefe39c6206e033592e">SOC_XWR68XX_MSS_EDMA_TPCC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x500A0000U    /* EDMA TPCC1 memory space: 0x500A:0000-0x500A:3FFF */</td></tr>
<tr class="separator:ga6aeeb856f246afefe39c6206e033592e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ede9529ce521bc8da79e021c8f8a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5ede9529ce521bc8da79e021c8f8a0a6">SOC_XWR68XX_MSS_EDMA_TPTC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000000U    /* EDMA TPTC0 memory space: 0x5000:0000-0x5000:03FF */</td></tr>
<tr class="separator:ga5ede9529ce521bc8da79e021c8f8a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38bc0cd88d4700201603e773bbc34e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga38bc0cd88d4700201603e773bbc34e33">SOC_XWR68XX_MSS_EDMA_TPTC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000800U    /* EDMA TPTC1 memory space: 0x5000:0800-0x5000:0BFF */</td></tr>
<tr class="separator:ga38bc0cd88d4700201603e773bbc34e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83f4dacf8506a389d77638f139b8440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf83f4dacf8506a389d77638f139b8440">SOC_XWR68XX_MSS_EDMA_TPTC2_BASE_ADDRESS</a>&#160;&#160;&#160;0x50090000U    /* EDMA TPTC2 memory space: 0x5009:0000-0x5009:03FF */</td></tr>
<tr class="separator:gaf83f4dacf8506a389d77638f139b8440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7155796bb628db8c18ead482dc91dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7155796bb628db8c18ead482dc91dc">SOC_XWR68XX_MSS_EDMA_TPTC3_BASE_ADDRESS</a>&#160;&#160;&#160;0x50090400U    /* EDMA TPTC3 memory space: 0x5009:0400-0x5009:07FF */</td></tr>
<tr class="separator:ga9d7155796bb628db8c18ead482dc91dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">EDMA_CC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga12c6ce5ae9dc3ef2bf98d0f15fa0fb32">SOC_XWR68XX_MSS_EDMA_TPCC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96038a3b3348d575f0a98012c0e43462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">EDMA_CC0_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5ede9529ce521bc8da79e021c8f8a0a6">SOC_XWR68XX_MSS_EDMA_TPTC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga96038a3b3348d575f0a98012c0e43462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">EDMA_CC0_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga38bc0cd88d4700201603e773bbc34e33">SOC_XWR68XX_MSS_EDMA_TPTC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">EDMA_CC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6aeeb856f246afefe39c6206e033592e">SOC_XWR68XX_MSS_EDMA_TPCC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">EDMA_CC1_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf83f4dacf8506a389d77638f139b8440">SOC_XWR68XX_MSS_EDMA_TPTC2_BASE_ADDRESS</a></td></tr>
<tr class="separator:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09399b85a110fc78acc6637cff6de5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">EDMA_CC1_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7155796bb628db8c18ead482dc91dc">SOC_XWR68XX_MSS_EDMA_TPTC3_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga09399b85a110fc78acc6637cff6de5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3c5d596f8a5a2aab6e89674a48c92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5e3c5d596f8a5a2aab6e89674a48c92a">SOC_XWR68XX_MSS_DSSREG_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000400U</td></tr>
<tr class="separator:ga5e3c5d596f8a5a2aab6e89674a48c92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d1d3eaadb3bfbf518414fd317a88fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga79d1d3eaadb3bfbf518414fd317a88fa">SOC_XWR68XX_MSS_DSSREG2_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000C00U</td></tr>
<tr class="separator:ga79d1d3eaadb3bfbf518414fd317a88fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490051b945dd955cb1e1877d81cd1277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga490051b945dd955cb1e1877d81cd1277">SOC_XWR68XX_MSS_CBUFF_BASE_ADDRESS</a>&#160;&#160;&#160;0x50070000U</td></tr>
<tr class="separator:ga490051b945dd955cb1e1877d81cd1277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3963e5943249a25f38ec55de7496609d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3963e5943249a25f38ec55de7496609d">SOC_XWR68XX_MSS_HWA_1_COMMON_BASE_ADDRESS</a>&#160;&#160;&#160;0x50080800U</td></tr>
<tr class="separator:ga3963e5943249a25f38ec55de7496609d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e2745f6d6aca271e46f11028aa919c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab0e2745f6d6aca271e46f11028aa919c">SOC_XWR68XX_MSS_HWA_1_PARAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50080000U</td></tr>
<tr class="separator:gab0e2745f6d6aca271e46f11028aa919c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e7ac62814ecd67c7045b7d2e1f8121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga32e7ac62814ecd67c7045b7d2e1f8121">SOC_XWR68XX_MSS_HWA_1_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50081000U</td></tr>
<tr class="separator:ga32e7ac62814ecd67c7045b7d2e1f8121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6460534b5841475ff1002d8f547dbccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6460534b5841475ff1002d8f547dbccf">SOC_XWR68XX_MSS_L3RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x51000000U</td></tr>
<tr class="separator:ga6460534b5841475ff1002d8f547dbccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7c0265ecdc1281c964076951c93fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7c0265ecdc1281c964076951c93fcf">SOC_XWR68XX_MSS_ADCBUF_BASE_ADDRESS</a>&#160;&#160;&#160;0x52000000U</td></tr>
<tr class="separator:ga9d7c0265ecdc1281c964076951c93fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c9e801d4362b0f2b5c0c8c4d878bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga25c9e801d4362b0f2b5c0c8c4d878bce">SOC_XWR68XX_MSS_CHIRPINFO_BASE_ADDRESS</a>&#160;&#160;&#160;0x52028000U</td></tr>
<tr class="separator:ga25c9e801d4362b0f2b5c0c8c4d878bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a11db582f86b2c2098e6ddc4ae3efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a11db582f86b2c2098e6ddc4ae3efff">SOC_XWR68XX_MSS_HWA_MEM0_BASE_ADDRESS</a>&#160;&#160;&#160;0x52030000U</td></tr>
<tr class="separator:ga1a11db582f86b2c2098e6ddc4ae3efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff703a7aa035b968ac2a8217e342a1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaff703a7aa035b968ac2a8217e342a1b5">SOC_XWR68XX_MSS_HWA_MEM2_BASE_ADDRESS</a>&#160;&#160;&#160;0x52038000U</td></tr>
<tr class="separator:gaff703a7aa035b968ac2a8217e342a1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46921bdecafa47e719aa6b9666c705e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf46921bdecafa47e719aa6b9666c705e">SOC_XWR68XX_MSS_HSRAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x52080000U</td></tr>
<tr class="separator:gaf46921bdecafa47e719aa6b9666c705e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f44ddfce123781bf989ab04ff74fb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2f44ddfce123781bf989ab04ff74fb7c">SOC_XWR68XX_MSS_EXT_FLASH_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0000000U</td></tr>
<tr class="separator:ga2f44ddfce123781bf989ab04ff74fb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39ec98840c952d47761e75c92f433ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac39ec98840c952d47761e75c92f433ce">SOC_XWR68XX_MSS_QSPI_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0800000U</td></tr>
<tr class="separator:gac39ec98840c952d47761e75c92f433ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2847a3fc48278d7b51630976456d82d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2847a3fc48278d7b51630976456d82d3">SOC_XWR68XX_MSS_DMA_2_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFCF81000U</td></tr>
<tr class="separator:ga2847a3fc48278d7b51630976456d82d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8fce45e63d67dedf168cd469d8c7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8b8fce45e63d67dedf168cd469d8c7f0">SOC_XWR68XX_MSS_DMA_2_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFCFFF800U</td></tr>
<tr class="separator:ga8b8fce45e63d67dedf168cd469d8c7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3651afcc7a7bea79968eee59018a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a3651afcc7a7bea79968eee59018a59">SOC_XWR68XX_MSS_DTHE_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD000000U</td></tr>
<tr class="separator:ga1a3651afcc7a7bea79968eee59018a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35da326b55ac11a9deca483e24dc6173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga35da326b55ac11a9deca483e24dc6173">SOC_XWR68XX_MSS_SHA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD004000U</td></tr>
<tr class="separator:ga35da326b55ac11a9deca483e24dc6173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad315bd1c7042a07f956b8ad9dd5c517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad315bd1c7042a07f956b8ad9dd5c517e">SOC_XWR68XX_MSS_AES_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD006000U</td></tr>
<tr class="separator:gad315bd1c7042a07f956b8ad9dd5c517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e91040158abd87a42bfc1369687c3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8e91040158abd87a42bfc1369687c3d5">SOC_XWR68XX_MSS_CRC_BASE_ADDRESS</a>&#160;&#160;&#160;0xFE000000U</td></tr>
<tr class="separator:ga8e91040158abd87a42bfc1369687c3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d6fda34b0604e61df2a760158fb970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga60d6fda34b0604e61df2a760158fb970">SOC_XWR68XX_MSS_MIBSPIA_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0E0000U</td></tr>
<tr class="separator:ga60d6fda34b0604e61df2a760158fb970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7141d021f3aa02b29c78dc365685ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gadf7141d021f3aa02b29c78dc365685ae">SOC_XWR68XX_MSS_MIBSPIB_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0C0000U</td></tr>
<tr class="separator:gadf7141d021f3aa02b29c78dc365685ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550613fae21920aa6aef59db5cba5bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga550613fae21920aa6aef59db5cba5bf9">SOC_XWR68XX_MSS_MCAN_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF500000U</td></tr>
<tr class="separator:ga550613fae21920aa6aef59db5cba5bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5025ae43a9d40f3bb8307320e860f9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5025ae43a9d40f3bb8307320e860f9a2">SOC_XWR68XX_MSS_GIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ga5025ae43a9d40f3bb8307320e860f9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c3d8ff7588b2b714153b1a5fa25f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga72c3d8ff7588b2b714153b1a5fa25f1d">SOC_XWR68XX_MSS_MCAN_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7C800U</td></tr>
<tr class="separator:ga72c3d8ff7588b2b714153b1a5fa25f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6dd00aa61e0a5a2f38efe2604b2c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7a6dd00aa61e0a5a2f38efe2604b2c5d">SOC_XWR68XX_MSS_I2C_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7D400U</td></tr>
<tr class="separator:ga7a6dd00aa61e0a5a2f38efe2604b2c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5570767d240fa1e889a20ec582e67a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac5570767d240fa1e889a20ec582e67a4">SOC_XWR68XX_MSS_SCI_A_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E500U</td></tr>
<tr class="separator:gac5570767d240fa1e889a20ec582e67a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68da2507fd23c97d1a366977049d32bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga68da2507fd23c97d1a366977049d32bf">SOC_XWR68XX_MSS_SCI_B_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E700U</td></tr>
<tr class="separator:ga68da2507fd23c97d1a366977049d32bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740a2c892823f5581f6efa352e8b4696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga740a2c892823f5581f6efa352e8b4696">SOC_XWR68XX_MSS_MIBSPIA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F400U</td></tr>
<tr class="separator:ga740a2c892823f5581f6efa352e8b4696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acce6a6ba9cc82326cba7b149322ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4acce6a6ba9cc82326cba7b149322ab5">SOC_XWR68XX_MSS_MIBSPIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F600U</td></tr>
<tr class="separator:ga4acce6a6ba9cc82326cba7b149322ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f197f0c8dd9dbcb7f7ac3c6aae0e6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8f197f0c8dd9dbcb7f7ac3c6aae0e6d3">SOC_XWR68XX_MSS_GPIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ga8f197f0c8dd9dbcb7f7ac3c6aae0e6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c9a977dc5fcee291faa2074c24a7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad3c9a977dc5fcee291faa2074c24a7db">SOC_XWR68XX_MSS_DMA_1_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF80000U</td></tr>
<tr class="separator:gad3c9a977dc5fcee291faa2074c24a7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5f29f4c96afa8996a85da87d723cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaef5f29f4c96afa8996a85da87d723cee">SOC_XWR68XX_MSS_TOP_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFE100U</td></tr>
<tr class="separator:gaef5f29f4c96afa8996a85da87d723cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9001099c6e300e99ca1a324075b7ac2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9001099c6e300e99ca1a324075b7ac2b">SOC_XWR68XX_MSS_PINMUX_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEA00U</td></tr>
<tr class="separator:ga9001099c6e300e99ca1a324075b7ac2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fd1d72f9bee595b2b8101fceeefa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga92fd1d72f9bee595b2b8101fceeefa1e">SOC_XWR68XX_MSS_RTIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEE00U</td></tr>
<tr class="separator:ga92fd1d72f9bee595b2b8101fceeefa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677a0f10c9186d56c9fd75ba6d232b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga677a0f10c9186d56c9fd75ba6d232b13">SOC_XWR68XX_MSS_ESM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF500U</td></tr>
<tr class="separator:ga677a0f10c9186d56c9fd75ba6d232b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0703c31c4213b5630e230f99a9bd21b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0703c31c4213b5630e230f99a9bd21b7">SOC_XWR68XX_MSS_GPCFG_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF800U</td></tr>
<tr class="separator:ga0703c31c4213b5630e230f99a9bd21b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75684fe383fa3b0a3ff9bc72a24eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae75684fe383fa3b0a3ff9bc72a24eb03">SOC_XWR68XX_MSS_DMA_1_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF000U</td></tr>
<tr class="separator:gae75684fe383fa3b0a3ff9bc72a24eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5934162a78e270ee769939c2ae9095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a5934162a78e270ee769939c2ae9095">SOC_XWR68XX_MSS_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFFF00U</td></tr>
<tr class="separator:ga1a5934162a78e270ee769939c2ae9095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb569cba4ebf2177d5a354fa41e1c439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeb569cba4ebf2177d5a354fa41e1c439">SOC_XWR68XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608000U</td></tr>
<tr class="separator:gaeb569cba4ebf2177d5a354fa41e1c439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b26a0bdd1da9b7c9f8496a5e925316c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b26a0bdd1da9b7c9f8496a5e925316c">SOC_XWR68XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0602000U</td></tr>
<tr class="separator:ga4b26a0bdd1da9b7c9f8496a5e925316c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dbd0cc390545b1f848502c46a0e070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga91dbd0cc390545b1f848502c46a0e070">SOC_XWR68XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608600U</td></tr>
<tr class="separator:ga91dbd0cc390545b1f848502c46a0e070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e110cab4b4fdb703d478e49aaf9b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga38e110cab4b4fdb703d478e49aaf9b3c">SOC_XWR68XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0601000U</td></tr>
<tr class="separator:ga38e110cab4b4fdb703d478e49aaf9b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa51b7bb2ca36e358b052e74d49e42ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaa51b7bb2ca36e358b052e74d49e42ee">SOC_XWR68XX_MSS_MBOX_MSS_DSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608400U</td></tr>
<tr class="separator:gaaa51b7bb2ca36e358b052e74d49e42ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf7a37f1e10d1d00da70313e90ecf3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaddf7a37f1e10d1d00da70313e90ecf3a">SOC_XWR68XX_MSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0604000U</td></tr>
<tr class="separator:gaddf7a37f1e10d1d00da70313e90ecf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb335d85b5c450f786ff9c17aac6d94f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gafb335d85b5c450f786ff9c17aac6d94f">SOC_XWR68XX_MSS_MBOX_DSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608300U</td></tr>
<tr class="separator:gafb335d85b5c450f786ff9c17aac6d94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7bead3b908d944aa92e63cc4c4a45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9d7bead3b908d944aa92e63cc4c4a45b">SOC_XWR68XX_MSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0605000U</td></tr>
<tr class="separator:ga9d7bead3b908d944aa92e63cc4c4a45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200759c329c9b9efa553dea9d6c76cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga200759c329c9b9efa553dea9d6c76cf9">SOC_XWR68XX_MSS_SPIA_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(0U)   /* SPIA Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:ga200759c329c9b9efa553dea9d6c76cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8918af567212e452cba59997e73c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7a8918af567212e452cba59997e73c25">SOC_XWR68XX_MSS_SPIA_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(1U)   /* SPIA Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:ga7a8918af567212e452cba59997e73c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca7be5e4d01ac45c4850c3fb71cecf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5ca7be5e4d01ac45c4850c3fb71cecf9">SOC_XWR68XX_MSS_SPIB_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(2U)   /* SPIB Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:ga5ca7be5e4d01ac45c4850c3fb71cecf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d3cba66c43e3154648014a3e1ecc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad7d3cba66c43e3154648014a3e1ecc44">SOC_XWR68XX_MSS_SPIB_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(3U)   /* SPIB Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:gad7d3cba66c43e3154648014a3e1ecc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d1c447a2aab9bea33350798a46faa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga65d1c447a2aab9bea33350798a46faa5">SOC_XWR68XX_MSS_QSPI_DMA_REQ</a>&#160;&#160;&#160;(4U)   /* QSPI DMA Request Line                                */</td></tr>
<tr class="separator:ga65d1c447a2aab9bea33350798a46faa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04aee58e25f61dc687679de939791000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga04aee58e25f61dc687679de939791000">SOC_XWR68XX_MSS_SPIA_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(5U)   /* SPIA Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:ga04aee58e25f61dc687679de939791000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2573add3a91b2f1420fa2f427cb5857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf2573add3a91b2f1420fa2f427cb5857">SOC_XWR68XX_MSS_CBUFF_DMA_REQ</a>&#160;&#160;&#160;(7U)   /* Common buffer DMA Request Line                       */</td></tr>
<tr class="separator:gaf2573add3a91b2f1420fa2f427cb5857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1229759a137f0e2fdf5e65fb5cdfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8a1229759a137f0e2fdf5e65fb5cdfb4">SOC_XWR68XX_MSS_SPIA_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(9U)   /* SPIA Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:ga8a1229759a137f0e2fdf5e65fb5cdfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae974adafed4850d7303109553a786c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae974adafed4850d7303109553a786c08">SOC_XWR68XX_MSS_I2C_RX_DMA_REQ</a>&#160;&#160;&#160;(10U)  /* Channel ID for I2C RX DMA Request                    */</td></tr>
<tr class="separator:gae974adafed4850d7303109553a786c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531d146f8f5a0ee6ebd07ae7d877d042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga531d146f8f5a0ee6ebd07ae7d877d042">SOC_XWR68XX_MSS_I2C_TX_DMA_REQ</a>&#160;&#160;&#160;(11U)  /* Channel ID for I2C TX DMA Request                    */</td></tr>
<tr class="separator:ga531d146f8f5a0ee6ebd07ae7d877d042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a56354551a69033b9c58f3e7b30efd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4a56354551a69033b9c58f3e7b30efd2">SOC_XWR68XX_MSS_RTI_COMP0_DMA_REQ</a>&#160;&#160;&#160;(12U)  /* RTI DMA request  for Compare 0                       */</td></tr>
<tr class="separator:ga4a56354551a69033b9c58f3e7b30efd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84c48b2b091807d1c24bd31759ec179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad84c48b2b091807d1c24bd31759ec179">SOC_XWR68XX_MSS_RTI_COMP1_DMA_REQ</a>&#160;&#160;&#160;(13U)  /* RTI DMA request  for Compare 1                       */</td></tr>
<tr class="separator:gad84c48b2b091807d1c24bd31759ec179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a0518fd5d6ef85ac47848a1db3aa8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac6a0518fd5d6ef85ac47848a1db3aa8f">SOC_XWR68XX_MSS_SPIA_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(17U)  /* SPIA Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:gac6a0518fd5d6ef85ac47848a1db3aa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6630a5a00fe182d30c2997bd495404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafc6630a5a00fe182d30c2997bd495404">SOC_XWR68XX_MSS_RTI_COMP2_DMA_REQ</a>&#160;&#160;&#160;(18U)  /* RTI DMA request for Compare 2                        */</td></tr>
<tr class="separator:gafc6630a5a00fe182d30c2997bd495404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fc978c6e95a242adfe1ff1243e53cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf8fc978c6e95a242adfe1ff1243e53cc">SOC_XWR68XX_MSS_RTI_COMP3_DMA_REQ</a>&#160;&#160;&#160;(19U)  /* RTI DMA request for Compare 3                        */</td></tr>
<tr class="separator:gaf8fc978c6e95a242adfe1ff1243e53cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686814c3c71d7b86c619d02586bccd56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga686814c3c71d7b86c619d02586bccd56">SOC_XWR68XX_MSS_WDT_DMA_REQ0</a>&#160;&#160;&#160;(20U)  /* WatchDog DMA Request 0                               */</td></tr>
<tr class="separator:ga686814c3c71d7b86c619d02586bccd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c9da10f497e4da0550e50b74c1984b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga96c9da10f497e4da0550e50b74c1984b">SOC_XWR68XX_MSS_WDT_DMA_REQ1</a>&#160;&#160;&#160;(21U)  /* WatchDog DMA Request 1                               */</td></tr>
<tr class="separator:ga96c9da10f497e4da0550e50b74c1984b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5947a36dcec9f700f9d346b4dbd28ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5947a36dcec9f700f9d346b4dbd28ef5">SOC_XWR68XX_MSS_SPIA_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(22U)  /* SPIA Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:ga5947a36dcec9f700f9d346b4dbd28ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0c38e8a66c296bdc40dc82fe03e1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga5a0c38e8a66c296bdc40dc82fe03e1e0">SOC_XWR68XX_MSS_EPWM3_DMA_REQ0</a>&#160;&#160;&#160;(23U)  /* ePWM3 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga5a0c38e8a66c296bdc40dc82fe03e1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb932ec7254bd3bd1d32d689a418a32a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadb932ec7254bd3bd1d32d689a418a32a">SOC_XWR68XX_MSS_WDT_DMA_REQ2</a>&#160;&#160;&#160;(24U)  /* WatchDog DMA Request 2                               */</td></tr>
<tr class="separator:gadb932ec7254bd3bd1d32d689a418a32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4605fdb3649e061b037224dfcf5e5057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4605fdb3649e061b037224dfcf5e5057">SOC_XWR68XX_MSS_WDT_DMA_REQ3</a>&#160;&#160;&#160;(25U)  /* WatchDog DMA Request 3                               */</td></tr>
<tr class="separator:ga4605fdb3649e061b037224dfcf5e5057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7a83205a55780f247d08404eda1a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8b7a83205a55780f247d08404eda1a4d">SOC_XWR68XX_MSS_CRC_CH1_DMA_REQ</a>&#160;&#160;&#160;(26U)  /* MCRC DMA Request For Channel 1                       */</td></tr>
<tr class="separator:ga8b7a83205a55780f247d08404eda1a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80476d46ef7e845ac85c92f1280a0896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga80476d46ef7e845ac85c92f1280a0896">SOC_XWR68XX_MSS_CRC_CH2_DMA_REQ</a>&#160;&#160;&#160;(27U)  /* MCRC DMA Request For Channel 2                       */</td></tr>
<tr class="separator:ga80476d46ef7e845ac85c92f1280a0896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb17a77a8ba2af4e8508eb07f56e336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8eb17a77a8ba2af4e8508eb07f56e336">SOC_XWR68XX_MSS_SCIB_RX_DMA_REQ</a>&#160;&#160;&#160;(28U)  /* Channel ID for SCI2-B RX DMA Request                 */</td></tr>
<tr class="separator:ga8eb17a77a8ba2af4e8508eb07f56e336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69723fb33b78efec7dfaec158cde7b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga69723fb33b78efec7dfaec158cde7b97">SOC_XWR68XX_MSS_SCIB_TX_DMA_REQ</a>&#160;&#160;&#160;(29U)  /* Channel ID for SCI-B TX DMA Request                  */</td></tr>
<tr class="separator:ga69723fb33b78efec7dfaec158cde7b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8dae50cf8c19655f3999674b32c83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaba8dae50cf8c19655f3999674b32c83e">SOC_XWR68XX_MSS_SCIA_RX_DMA_REQ</a>&#160;&#160;&#160;(30U)  /* Channel ID for SCI-A RX DMA Request                  */</td></tr>
<tr class="separator:gaba8dae50cf8c19655f3999674b32c83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2fc73f3825e3a777a771f9ae3da783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1a2fc73f3825e3a777a771f9ae3da783">SOC_XWR68XX_MSS_SCIA_TX_DMA_REQ</a>&#160;&#160;&#160;(31U)  /* Channel ID for SCI-A TX DMA Request                  */</td></tr>
<tr class="separator:ga1a2fc73f3825e3a777a771f9ae3da783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5d3eb54ec9c229913a1d8206b210ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaed5d3eb54ec9c229913a1d8206b210ca">SOC_XWR68XX_MSS_GIO0_DMA_REQ</a>&#160;&#160;&#160;(32U)  /* GIO-0 DMA Request                                    */</td></tr>
<tr class="separator:gaed5d3eb54ec9c229913a1d8206b210ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bab59466470dfadf98d730fdb7d0c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2bab59466470dfadf98d730fdb7d0c87">SOC_XWR68XX_MSS_GIO1_DMA_REQ</a>&#160;&#160;&#160;(33U)  /* GIO-1 DMA Request                                    */</td></tr>
<tr class="separator:ga2bab59466470dfadf98d730fdb7d0c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7178e1be02b50d515ace3260c743c999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7178e1be02b50d515ace3260c743c999">SOC_XWR68XX_MSS_GIO2_DMA_REQ</a>&#160;&#160;&#160;(34U)  /* GIO-2 DMA Request                                    */</td></tr>
<tr class="separator:ga7178e1be02b50d515ace3260c743c999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea33643448e73a9a086d4ded80a4873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaaea33643448e73a9a086d4ded80a4873">SOC_XWR68XX_MSS_EPWM1_DMA_REQ0</a>&#160;&#160;&#160;(35U)  /* ePWM1 DMA Request Line-0                             */</td></tr>
<tr class="separator:gaaea33643448e73a9a086d4ded80a4873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc786900ad75acd2a60c804c186f45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadcc786900ad75acd2a60c804c186f45a">SOC_XWR68XX_MSS_SPIB_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(37U)  /* SPIB Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:gadcc786900ad75acd2a60c804c186f45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d33c066e98b5df6a3db1c32dd2e9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga54d33c066e98b5df6a3db1c32dd2e9c9">SOC_XWR68XX_MSS_SPIB_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(38U)  /* SPIB Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:ga54d33c066e98b5df6a3db1c32dd2e9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11abdf51cbc09704b9ed4c6885cc2535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga11abdf51cbc09704b9ed4c6885cc2535">SOC_XWR68XX_MSS_EPWM1_DMA_REQ1</a>&#160;&#160;&#160;(39U)  /* ePWM1 DMA Request Line-1                             */</td></tr>
<tr class="separator:ga11abdf51cbc09704b9ed4c6885cc2535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6bcd81d7ac5498c8bf33f190f335c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaed6bcd81d7ac5498c8bf33f190f335c6">SOC_XWR68XX_MSS_EPWM2_DMA_REQ1</a>&#160;&#160;&#160;(40U)  /* ePWM2 DMA Request Line-1                             */</td></tr>
<tr class="separator:gaed6bcd81d7ac5498c8bf33f190f335c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7e7d0967cb85bdfb312683a0a5ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3a7e7d0967cb85bdfb312683a0a5ecce">SOC_XWR68XX_MSS_EPWM2_DMA_REQ2</a>&#160;&#160;&#160;(41U)  /* ePWM2 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga3a7e7d0967cb85bdfb312683a0a5ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4336f8c7f6bb213841b31207963e183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac4336f8c7f6bb213841b31207963e183">SOC_XWR68XX_MSS_SPIB_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(42U)  /* SPIB Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:gac4336f8c7f6bb213841b31207963e183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16172c7502701db6711274e127d8196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gab16172c7502701db6711274e127d8196">SOC_XWR68XX_MSS_SPIB_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(43U)  /* SPIB Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:gab16172c7502701db6711274e127d8196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191279c496d81d0dcd04b1bc5384158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga191279c496d81d0dcd04b1bc5384158d">SOC_XWR68XX_MSS_EPWM1_DMA_REQ2</a>&#160;&#160;&#160;(45U)  /* ePWM1 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga191279c496d81d0dcd04b1bc5384158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c84272d8aac1f772d55c84ee0ab2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga96c84272d8aac1f772d55c84ee0ab2b6">SOC_XWR68XX_MSS_GIO14_DMA_REQ</a>&#160;&#160;&#160;(46U)  /* GIO-14 DMA Request                                   */</td></tr>
<tr class="separator:ga96c84272d8aac1f772d55c84ee0ab2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7364210ac189bdb29f6f928010edeb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7364210ac189bdb29f6f928010edeb36">SOC_XWR68XX_MSS_GIO15_DMA_REQ</a>&#160;&#160;&#160;(47U)  /* GIO-15 DMA Request                                   */</td></tr>
<tr class="separator:ga7364210ac189bdb29f6f928010edeb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015c542ea657216fc7901398444beef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga015c542ea657216fc7901398444beef7">SOC_XWR68XX_MSS_MACN_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(62U)  /* MCAN/CAN-FD Channel-0 DMA Request                    */</td></tr>
<tr class="separator:ga015c542ea657216fc7901398444beef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c85b8a45ad6da428a6e0412700a175b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7c85b8a45ad6da428a6e0412700a175b">SOC_XWR68XX_MSS_MACN_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(63U)  /* MCAN/CAN-FD Channel-1 DMA Request                    */</td></tr>
<tr class="separator:ga7c85b8a45ad6da428a6e0412700a175b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28815fc1dbee4c9037aa34c19f235f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga28815fc1dbee4c9037aa34c19f235f4a">SOC_XWR68XX_NUM_DMA_CHANNELS_PER_INSTANCE</a>&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td></tr>
<tr class="separator:ga28815fc1dbee4c9037aa34c19f235f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099b6311c28902bcd58a27cb24fa6b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga099b6311c28902bcd58a27cb24fa6b5d">SOC_XWR68XX_NUM_DMA_REQLINES_PER_INSTANCE</a>&#160;&#160;&#160;(64U)  /* Number of DMA REQ Lines per DMA instance             */</td></tr>
<tr class="separator:ga099b6311c28902bcd58a27cb24fa6b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bf33b87fd065b5a62435f7c6ca8635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19bf33b87fd065b5a62435f7c6ca8635">SOC_XWR68XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:ga19bf33b87fd065b5a62435f7c6ca8635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b0461443375a4a5cae3c414f16acd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6b0461443375a4a5cae3c414f16acd9">SOC_XWR68XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:gaa6b0461443375a4a5cae3c414f16acd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe36133a3608797e2bbdb2552a8bde3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabbe36133a3608797e2bbdb2552a8bde3">SOC_XWR68XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:gabbe36133a3608797e2bbdb2552a8bde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cbe961db59faa9b165e5ab69f9e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga45cbe961db59faa9b165e5ab69f9e45c">SOC_XWR68XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:ga45cbe961db59faa9b165e5ab69f9e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce56f0bb6d017d70996fdf9f7c9623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0ce56f0bb6d017d70996fdf9f7c9623f">SOC_XWR68XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:ga0ce56f0bb6d017d70996fdf9f7c9623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00699a17d305440f34e1a0489f2345be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga00699a17d305440f34e1a0489f2345be">SOC_XWR68XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:ga00699a17d305440f34e1a0489f2345be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4561d9dca2f6c606225d2f364533827c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4561d9dca2f6c606225d2f364533827c">SOC_XWR68XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ga4561d9dca2f6c606225d2f364533827c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027a29d159a8781a302aa35f5ae75c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga027a29d159a8781a302aa35f5ae75c9b">SOC_XWR68XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:ga027a29d159a8781a302aa35f5ae75c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3644e20a8eb909dec6778ad74ebb266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa3644e20a8eb909dec6778ad74ebb266">SOC_XWR68XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:gaa3644e20a8eb909dec6778ad74ebb266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd548d56a268bb13667ac627cbece01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd548d56a268bb13667ac627cbece01f">SOC_XWR68XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:gafd548d56a268bb13667ac627cbece01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a063498923734d8e64e0c5888d2b2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a063498923734d8e64e0c5888d2b2ed">SOC_XWR68XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:ga4a063498923734d8e64e0c5888d2b2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f31d768556439edf28f9232b0a0da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga03f31d768556439edf28f9232b0a0da9">SOC_XWR68XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:ga03f31d768556439edf28f9232b0a0da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27cad4aecd91a8d571c8b2cc4f5180a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae27cad4aecd91a8d571c8b2cc4f5180a">SOC_XWR68XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:gae27cad4aecd91a8d571c8b2cc4f5180a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91e7fe9058f64ffc7c24e108079a38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa91e7fe9058f64ffc7c24e108079a38d">SOC_XWR68XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:gaa91e7fe9058f64ffc7c24e108079a38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d08141806bcdf6efa7cf18d632ce4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad1d08141806bcdf6efa7cf18d632ce4d">SOC_XWR68XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gad1d08141806bcdf6efa7cf18d632ce4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5225f2fd5f95d6ab31af729e84e0257b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5225f2fd5f95d6ab31af729e84e0257b">SOC_XWR68XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:ga5225f2fd5f95d6ab31af729e84e0257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7368d3cba400f0883c518ade23fd0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae7368d3cba400f0883c518ade23fd0bb">SOC_XWR68XX_MSS_GPIO0_INT</a>&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td></tr>
<tr class="separator:gae7368d3cba400f0883c518ade23fd0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b4ac59d03d9c4a40489894f8e7aee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92b4ac59d03d9c4a40489894f8e7aee1">SOC_XWR68XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td></tr>
<tr class="separator:ga92b4ac59d03d9c4a40489894f8e7aee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f085aeaa0dab371f29ee0c0ec8d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga40f085aeaa0dab371f29ee0c0ec8d583">SOC_XWR68XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:ga40f085aeaa0dab371f29ee0c0ec8d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga221c550a884e8c05335e93b37ba9a568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga221c550a884e8c05335e93b37ba9a568">SOC_XWR68XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga221c550a884e8c05335e93b37ba9a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ee7ddf7374c85529165cd5022cc237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad0ee7ddf7374c85529165cd5022cc237">SOC_XWR68XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td></tr>
<tr class="separator:gad0ee7ddf7374c85529165cd5022cc237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b46aaff4baf48d7fb0b9187469b73c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0b46aaff4baf48d7fb0b9187469b73c3">SOC_XWR68XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td></tr>
<tr class="separator:ga0b46aaff4baf48d7fb0b9187469b73c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d421ed3fb2985453af061c9bb8d36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga54d421ed3fb2985453af061c9bb8d36b">SOC_XWR68XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td></tr>
<tr class="separator:ga54d421ed3fb2985453af061c9bb8d36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ff608521e03606c0b2f626f4e32635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga52ff608521e03606c0b2f626f4e32635">SOC_XWR68XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:ga52ff608521e03606c0b2f626f4e32635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae632b895c7d92fe148b4215e6a7d060e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae632b895c7d92fe148b4215e6a7d060e">SOC_XWR68XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td></tr>
<tr class="separator:gae632b895c7d92fe148b4215e6a7d060e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c235532e078af26343f43b41f3e53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad0c235532e078af26343f43b41f3e53b">SOC_XWR68XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:gad0c235532e078af26343f43b41f3e53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fa5aedbcb6298f228a81947655fb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga23fa5aedbcb6298f228a81947655fb17">SOC_XWR68XX_MSS_DMM_38_INT</a>&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td></tr>
<tr class="separator:ga23fa5aedbcb6298f228a81947655fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e15da73eb62b3b5e079e8b9f22a5d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4e15da73eb62b3b5e079e8b9f22a5d1c">SOC_XWR68XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:ga4e15da73eb62b3b5e079e8b9f22a5d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6390ae741462dff565dc9a75b334bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8d6390ae741462dff565dc9a75b334bc">SOC_XWR68XX_MSS_GPIO1_INT</a>&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td></tr>
<tr class="separator:ga8d6390ae741462dff565dc9a75b334bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952de366ccd6177bed7df03e6f6664c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga952de366ccd6177bed7df03e6f6664c6">SOC_XWR68XX_MSS_DMA1_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:ga952de366ccd6177bed7df03e6f6664c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b96893398c88bac730dd874de94937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga06b96893398c88bac730dd874de94937">SOC_XWR68XX_MSS_DMA1_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:ga06b96893398c88bac730dd874de94937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f7ba946fa968c505a8ea865dd7a4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf3f7ba946fa968c505a8ea865dd7a4a0">SOC_XWR68XX_MSS_MCAN_LVL0_INT</a>&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td></tr>
<tr class="separator:gaf3f7ba946fa968c505a8ea865dd7a4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd63227264cc6de6e00ad828a4e26b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadd63227264cc6de6e00ad828a4e26b4a">SOC_XWR68XX_MSS_DMM_LVL0_INT</a>&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td></tr>
<tr class="separator:gadd63227264cc6de6e00ad828a4e26b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a9ee625d3ce7fd1589fffe0e0ed49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga71a9ee625d3ce7fd1589fffe0e0ed49f">SOC_XWR68XX_MSS_DMA1_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga71a9ee625d3ce7fd1589fffe0e0ed49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2ec046f75d0995f401c7d2cd62e199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9f2ec046f75d0995f401c7d2cd62e199">SOC_XWR68XX_MSS_DMA1_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga9f2ec046f75d0995f401c7d2cd62e199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1523251473a5708531bbe15f4b0a795f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1523251473a5708531bbe15f4b0a795f">SOC_XWR68XX_MSS_DMA2_FTC_INT</a>&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga1523251473a5708531bbe15f4b0a795f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e3ce271f704cd61835ceb6d05b4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga49e3ce271f704cd61835ceb6d05b4199">SOC_XWR68XX_MSS_MCAN_LVL1_INT</a>&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td></tr>
<tr class="separator:ga49e3ce271f704cd61835ceb6d05b4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838bc549cb861e13080c451a8a49685d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga838bc549cb861e13080c451a8a49685d">SOC_XWR68XX_MSS_DMM1_LVL1_INT</a>&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td></tr>
<tr class="separator:ga838bc549cb861e13080c451a8a49685d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfe78573b733a2c8b59b90003f08bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabfe78573b733a2c8b59b90003f08bf2">SOC_XWR68XX_MSS_MCAN_MSG0_INT</a>&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td></tr>
<tr class="separator:gaabfe78573b733a2c8b59b90003f08bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e67bc10c040b4c036374e975da011b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf0e67bc10c040b4c036374e975da011b">SOC_XWR68XX_MSS_DMA2_LFS_INT</a>&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td></tr>
<tr class="separator:gaf0e67bc10c040b4c036374e975da011b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e1392d8f71d34b317b2c30bd4d06d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21e1392d8f71d34b317b2c30bd4d06d3">SOC_XWR68XX_MSS_MCAN_MSG1_INT</a>&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td></tr>
<tr class="separator:ga21e1392d8f71d34b317b2c30bd4d06d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7020781726d4d35f66cfc5dd3197ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae7020781726d4d35f66cfc5dd3197ff7">SOC_XWR68XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:gae7020781726d4d35f66cfc5dd3197ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068132643e2b756909a54fc86d3e84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga068132643e2b756909a54fc86d3e84f7">SOC_XWR68XX_MSS_GPIO2_INT</a>&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td></tr>
<tr class="separator:ga068132643e2b756909a54fc86d3e84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734bc2cecef71e1672827c2c7dd474bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga734bc2cecef71e1672827c2c7dd474bc">SOC_XWR68XX_MSS_DMA2_HBC_INT</a>&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga734bc2cecef71e1672827c2c7dd474bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e923593ceffa061a7bac477eba7171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga17e923593ceffa061a7bac477eba7171">SOC_XWR68XX_MSS_DMA2_BTC_INT</a>&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga17e923593ceffa061a7bac477eba7171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e76c084f572081965f7b39d902f4836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e76c084f572081965f7b39d902f4836">SOC_XWR68XX_MSS_DMA2_BUS_ERR_INT</a>&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td></tr>
<tr class="separator:ga1e76c084f572081965f7b39d902f4836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819a461b32fa7950f5d4800eaa7d8962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga819a461b32fa7950f5d4800eaa7d8962">SOC_XWR68XX_MSS_DSS2MSS_SW1_INT</a>&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga819a461b32fa7950f5d4800eaa7d8962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace807db109ac58f97c60b86ff9d7922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gace807db109ac58f97c60b86ff9d7922f">SOC_XWR68XX_MSS_MCAN_MSG2_INT</a>&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td></tr>
<tr class="separator:gace807db109ac58f97c60b86ff9d7922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1405eb51d284c1ed02dc4e8157595899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1405eb51d284c1ed02dc4e8157595899">SOC_XWR68XX_MSS_DMM2_LVL0_INT</a>&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td></tr>
<tr class="separator:ga1405eb51d284c1ed02dc4e8157595899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafda70ed9c0bc83c25d0aa4cc611adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaafda70ed9c0bc83c25d0aa4cc611adbe">SOC_XWR68XX_MSS_DMM2_LVL1_INT</a>&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td></tr>
<tr class="separator:gaafda70ed9c0bc83c25d0aa4cc611adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54265c53f48f4b65e3beda31522dcb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga54265c53f48f4b65e3beda31522dcb73">SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT</a>&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td></tr>
<tr class="separator:ga54265c53f48f4b65e3beda31522dcb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc1d28aae887207bda0b2f977e1bee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1bc1d28aae887207bda0b2f977e1bee2">SOC_XWR68XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td></tr>
<tr class="separator:ga1bc1d28aae887207bda0b2f977e1bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6edac67edd7faec4e6ac8dbf8691812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6edac67edd7faec4e6ac8dbf8691812">SOC_XWR68XX_MSS_DSS2MSS_SW2_INT</a>&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:gaa6edac67edd7faec4e6ac8dbf8691812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141cd6d3a205d1b86b724851275ad961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga141cd6d3a205d1b86b724851275ad961">SOC_XWR68XX_MSS_DEBUGSS_INT</a>&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td></tr>
<tr class="separator:ga141cd6d3a205d1b86b724851275ad961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73864c556a7fbf5be1d73ff3b04713e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga73864c556a7fbf5be1d73ff3b04713e7">SOC_XWR68XX_MSS_GEM_STC_INT</a>&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td></tr>
<tr class="separator:ga73864c556a7fbf5be1d73ff3b04713e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7deb165a0442b6dc00482200576a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaae7deb165a0442b6dc00482200576a8a">SOC_XWR68XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td></tr>
<tr class="separator:gaae7deb165a0442b6dc00482200576a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3915aa660232e87f913dab119bac8563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3915aa660232e87f913dab119bac8563">SOC_XWR68XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td></tr>
<tr class="separator:ga3915aa660232e87f913dab119bac8563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bfbc5a3535189e1a0f7aad61cd8e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga77bfbc5a3535189e1a0f7aad61cd8e1d">SOC_XWR68XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ga77bfbc5a3535189e1a0f7aad61cd8e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47aacf53925852e0183dc6a03578d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf47aacf53925852e0183dc6a03578d1f">SOC_XWR68XX_MSS_DMM_34_INT</a>&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td></tr>
<tr class="separator:gaf47aacf53925852e0183dc6a03578d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4580db815d675190d2b87ccf9f26d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4580db815d675190d2b87ccf9f26d5a5">SOC_XWR68XX_MSS_DMM_35_INT</a>&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td></tr>
<tr class="separator:ga4580db815d675190d2b87ccf9f26d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661d105659436794c9f32301e711453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga661d105659436794c9f32301e711453a">SOC_XWR68XX_MSS_DMM_36_INT</a>&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td></tr>
<tr class="separator:ga661d105659436794c9f32301e711453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ce6024f1d1d92aea75c5cf58659624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa6ce6024f1d1d92aea75c5cf58659624">SOC_XWR68XX_MSS_DMA1_BUS_ERR_INT</a>&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td></tr>
<tr class="separator:gaa6ce6024f1d1d92aea75c5cf58659624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e42ebecf6a9586da4c619eeeff88294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4e42ebecf6a9586da4c619eeeff88294">SOC_XWR68XX_MSS_DMM_30_INT</a>&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td></tr>
<tr class="separator:ga4e42ebecf6a9586da4c619eeeff88294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbab8ae2ad7f0498a1c91aa590445c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8cbab8ae2ad7f0498a1c91aa590445c3">SOC_XWR68XX_MSS_DMM_33_INT</a>&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td></tr>
<tr class="separator:ga8cbab8ae2ad7f0498a1c91aa590445c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4f80a5554d545f8fef67fda65f223b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd4f80a5554d545f8fef67fda65f223b">SOC_XWR68XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td></tr>
<tr class="separator:gafd4f80a5554d545f8fef67fda65f223b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17384aa4c945390c5f965784ed363c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga17384aa4c945390c5f965784ed363c9b">SOC_XWR68XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td></tr>
<tr class="separator:ga17384aa4c945390c5f965784ed363c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2f761d5de0a8d1e81dee76fc587f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5c2f761d5de0a8d1e81dee76fc587f44">SOC_XWR68XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga5c2f761d5de0a8d1e81dee76fc587f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19229855564db372f55582c97702fc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19229855564db372f55582c97702fc48">SOC_XWR68XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga19229855564db372f55582c97702fc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f16dd8ab80813cc5e2fe85b2d8ef390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4f16dd8ab80813cc5e2fe85b2d8ef390">SOC_XWR68XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga4f16dd8ab80813cc5e2fe85b2d8ef390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9693bb8dfdfba6098895e11906f1bce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9693bb8dfdfba6098895e11906f1bce1">SOC_XWR68XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga9693bb8dfdfba6098895e11906f1bce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f5be5a3999c9d115731497ab43e31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga57f5be5a3999c9d115731497ab43e31e">SOC_XWR68XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga57f5be5a3999c9d115731497ab43e31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896ea7a1f82b3043818924830e1a938e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga896ea7a1f82b3043818924830e1a938e">SOC_XWR68XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga896ea7a1f82b3043818924830e1a938e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f8e07251da6a987c0613dc47482931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga43f8e07251da6a987c0613dc47482931">SOC_XWR68XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga43f8e07251da6a987c0613dc47482931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788a0372d6a3e0bb130b35bf5c070503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga788a0372d6a3e0bb130b35bf5c070503">SOC_XWR68XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga788a0372d6a3e0bb130b35bf5c070503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d350402ecb235595c5737054c78d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga363d350402ecb235595c5737054c78d4">SOC_XWR68XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga363d350402ecb235595c5737054c78d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993b26fc3d0e7e37264c704666960151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga993b26fc3d0e7e37264c704666960151">SOC_XWR68XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:ga993b26fc3d0e7e37264c704666960151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bc5ac22db8355373c84823b08f42de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab1bc5ac22db8355373c84823b08f42de">SOC_XWR68XX_MSS_DMM_32_INT</a>&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td></tr>
<tr class="separator:gab1bc5ac22db8355373c84823b08f42de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd6ac183e10a0e6523a41e97f1b94c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaadd6ac183e10a0e6523a41e97f1b94c1">SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td></tr>
<tr class="separator:gaadd6ac183e10a0e6523a41e97f1b94c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06b74b07e2fde353029818bbdf41677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac06b74b07e2fde353029818bbdf41677">SOC_XWR68XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:gac06b74b07e2fde353029818bbdf41677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9aee49ca9d53c738f8c39a79262954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gada9aee49ca9d53c738f8c39a79262954">SOC_XWR68XX_MSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td></tr>
<tr class="separator:gada9aee49ca9d53c738f8c39a79262954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d19d67e6003f6e6df9b583e6a239b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9d19d67e6003f6e6df9b583e6a239b94">SOC_XWR68XX_MSS_DMM_29_INT</a>&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td></tr>
<tr class="separator:ga9d19d67e6003f6e6df9b583e6a239b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208ae40696bd813f05b6b70b3b9e261a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga208ae40696bd813f05b6b70b3b9e261a">SOC_XWR68XX_MSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td></tr>
<tr class="separator:ga208ae40696bd813f05b6b70b3b9e261a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab65d49903da633905885605a259fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0ab65d49903da633905885605a259fa8">SOC_XWR68XX_MSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td></tr>
<tr class="separator:ga0ab65d49903da633905885605a259fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bd0000269af9e4428d78f3712fc133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga82bd0000269af9e4428d78f3712fc133">SOC_XWR68XX_MSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td></tr>
<tr class="separator:ga82bd0000269af9e4428d78f3712fc133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d4fb263b054aa721994c62a2f6abe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92d4fb263b054aa721994c62a2f6abe0">SOC_XWR68XX_MSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td></tr>
<tr class="separator:ga92d4fb263b054aa721994c62a2f6abe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10a29f4a7b70da8e96db2a4cdfcadc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf10a29f4a7b70da8e96db2a4cdfcadc7">SOC_XWR68XX_MSS_EPWM1_1_INT</a>&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td></tr>
<tr class="separator:gaf10a29f4a7b70da8e96db2a4cdfcadc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f67866f3b643a6574f9975c3a5d3bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7f67866f3b643a6574f9975c3a5d3bb6">SOC_XWR68XX_MSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td></tr>
<tr class="separator:ga7f67866f3b643a6574f9975c3a5d3bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc600e2efe9725d4224681c05b95c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafc600e2efe9725d4224681c05b95c9d8">SOC_XWR68XX_MSS_EPWM1_2_INT</a>&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td></tr>
<tr class="separator:gafc600e2efe9725d4224681c05b95c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea17d6f58d2cc24d94f3f6b8002d07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaea17d6f58d2cc24d94f3f6b8002d07f">SOC_XWR68XX_MSS_EPWM2_1_INT</a>&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td></tr>
<tr class="separator:gaaea17d6f58d2cc24d94f3f6b8002d07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839c11c6f091f9ee1f89c6e56ac9fcd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga839c11c6f091f9ee1f89c6e56ac9fcd3">SOC_XWR68XX_MSS_EPWM2_2_INT</a>&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td></tr>
<tr class="separator:ga839c11c6f091f9ee1f89c6e56ac9fcd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ff71c536145993d8ffcfc3c480419d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga85ff71c536145993d8ffcfc3c480419d">SOC_XWR68XX_MSS_EPWM3_1_INT</a>&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td></tr>
<tr class="separator:ga85ff71c536145993d8ffcfc3c480419d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8931d442d8637bcc77143c68b005a1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8931d442d8637bcc77143c68b005a1d9">SOC_XWR68XX_MSS_EPWM3_2_INT</a>&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td></tr>
<tr class="separator:ga8931d442d8637bcc77143c68b005a1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6f61e73f43116851ec1373c1e2b622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1a6f61e73f43116851ec1373c1e2b622">SOC_XWR68XX_MSS_EDMA_TPTC0_DONE_INT</a>&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td></tr>
<tr class="separator:ga1a6f61e73f43116851ec1373c1e2b622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97df9edd58b7e484292879ac50f4410d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga97df9edd58b7e484292879ac50f4410d">SOC_XWR68XX_MSS_EDMA_TPTC0_ERROR_INT</a>&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td></tr>
<tr class="separator:ga97df9edd58b7e484292879ac50f4410d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7bbb6f485655ad9b493d2fa5c16930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a7bbb6f485655ad9b493d2fa5c16930">SOC_XWR68XX_MSS_EDMA_TPTC1_DONE_INT</a>&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td></tr>
<tr class="separator:ga4a7bbb6f485655ad9b493d2fa5c16930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7225ddec8d7070d4975267cdf6427181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7225ddec8d7070d4975267cdf6427181">SOC_XWR68XX_MSS_EDMA_TPTC1_ERROR_INT</a>&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td></tr>
<tr class="separator:ga7225ddec8d7070d4975267cdf6427181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fb25041ea357b3e5ec535abc27ea64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92fb25041ea357b3e5ec535abc27ea64">SOC_XWR68XX_MSS_EDMA_TPCC0_DONE_INT</a>&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td></tr>
<tr class="separator:ga92fb25041ea357b3e5ec535abc27ea64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d4a2e2acc04b2f257b1ee07dc081df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab3d4a2e2acc04b2f257b1ee07dc081df">SOC_XWR68XX_MSS_EDMA_TPCC0_ERROR_INT</a>&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td></tr>
<tr class="separator:gab3d4a2e2acc04b2f257b1ee07dc081df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91890bff26daddd4787a961414a26d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga91890bff26daddd4787a961414a26d75">SOC_XWR68XX_MSS_CBUFF_INT</a>&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td></tr>
<tr class="separator:ga91890bff26daddd4787a961414a26d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabec2efd9cd3e029929626b483b3b8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabec2efd9cd3e029929626b483b3b8cd">SOC_XWR68XX_MSS_CBUFF_ERR_INT</a>&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td></tr>
<tr class="separator:gaabec2efd9cd3e029929626b483b3b8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62594b81cdaa996ee299b4f51df9e150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga62594b81cdaa996ee299b4f51df9e150">SOC_XWR68XX_MSS_DMM_37_INT</a>&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td></tr>
<tr class="separator:ga62594b81cdaa996ee299b4f51df9e150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402c21754d86330294dc058f9535eeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga402c21754d86330294dc058f9535eeb4">SOC_XWR68XX_DSPSS_FRAME_START_INT</a>&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td></tr>
<tr class="separator:ga402c21754d86330294dc058f9535eeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310606ae56ba82cdf7021805a1a0f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga310606ae56ba82cdf7021805a1a0f2e7">SOC_XWR68XX_MSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td></tr>
<tr class="separator:ga310606ae56ba82cdf7021805a1a0f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd6f0bd398786cfd9c73fd822eaf048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0dd6f0bd398786cfd9c73fd822eaf048">SOC_XWR68XX_DSPSS_PBIST_DONE_INT</a>&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td></tr>
<tr class="separator:ga0dd6f0bd398786cfd9c73fd822eaf048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5ed0e7df642eb5490e0b3333cb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d5ed0e7df642eb5490e0b3333cb9f83">SOC_XWR68XX_DSS_HW_ACC_PARAM_DONE_IRQ</a>&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td></tr>
<tr class="separator:ga1d5ed0e7df642eb5490e0b3333cb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dd8b361acda1457544173e0b83e67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac4dd8b361acda1457544173e0b83e67d">SOC_XWR68XX_DSS_HW_ACC_DONE_IRQ</a>&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td></tr>
<tr class="separator:gac4dd8b361acda1457544173e0b83e67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058e9a848c0a415fdb0ae57b45a37297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga058e9a848c0a415fdb0ae57b45a37297">SOC_XWR68XX_DSS_HW_ACC_ERR_IRQ</a>&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td></tr>
<tr class="separator:ga058e9a848c0a415fdb0ae57b45a37297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6b8ccd31963778abbd04c98dd5bc42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a3f6b8ccd31963778abbd04c98dd5bc42">SOC_XWR68XX_MSS_ANA_LIMP_MODE_ESM</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:a3f6b8ccd31963778abbd04c98dd5bc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca5492e56118be91894aaeb8255097e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a0ca5492e56118be91894aaeb8255097e">SOC_XWR68XX_MSS_DCCB_ERR_ESM</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:a0ca5492e56118be91894aaeb8255097e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc9a336a1a4ca8603d35042eb75d0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a3cc9a336a1a4ca8603d35042eb75d0bc">SOC_XWR68XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:a3cc9a336a1a4ca8603d35042eb75d0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d19fe42b9817ab560070dd7c4796e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a9d19fe42b9817ab560070dd7c4796e2d">SOC_XWR68XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:a9d19fe42b9817ab560070dd7c4796e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9f929c580857cf7370ebff64594a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a7c9f929c580857cf7370ebff64594a8c">SOC_XWR68XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:a7c9f929c580857cf7370ebff64594a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca3845a98f5e8a70fe9549a1909c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a7ca3845a98f5e8a70fe9549a1909c4a6">SOC_XWR68XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:a7ca3845a98f5e8a70fe9549a1909c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161c36b8bee79203b5fddaa2195f951b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a161c36b8bee79203b5fddaa2195f951b">SOC_XWR68XX_MSS_BSS_CRITICAL_ERR_ESM</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:a161c36b8bee79203b5fddaa2195f951b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db5403b2d0fa8e900faf870f3022ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a4db5403b2d0fa8e900faf870f3022ec7">SOC_XWR68XX_MSS_BSS_TO_MSS_HI_ESM</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:a4db5403b2d0fa8e900faf870f3022ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09426b65256515a02a0b78fd6ccd225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ad09426b65256515a02a0b78fd6ccd225">SOC_XWR68XX_MSS_CLOCK_SUPPLY_ERR_ESM</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:ad09426b65256515a02a0b78fd6ccd225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7780bf40ef69f1e76abd9498ececabd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a7780bf40ef69f1e76abd9498ececabd3">SOC_XWR68XX_MSS_BSS_TO_MSS_LO_ESM</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:a7780bf40ef69f1e76abd9498ececabd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a22fa5030d60a098d3770e0df43ecdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a4a22fa5030d60a098d3770e0df43ecdf">SOC_XWR68XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:a4a22fa5030d60a098d3770e0df43ecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152984001f575ab8da408992b5c0a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a152984001f575ab8da408992b5c0a366">SOC_XWR68XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:a152984001f575ab8da408992b5c0a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6749fb9f377a4dded20d0ab14c51f200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a6749fb9f377a4dded20d0ab14c51f200">SOC_XWR68XX_MSS_MCAN_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:a6749fb9f377a4dded20d0ab14c51f200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ef13b2cb9066ab3c1b2d34337048b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a64ef13b2cb9066ab3c1b2d34337048b0">SOC_XWR68XX_MSS_MCAN_MEM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:a64ef13b2cb9066ab3c1b2d34337048b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09ae91d34c02c6e109468ea1dd368cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae09ae91d34c02c6e109468ea1dd368cf">SOC_XWR68XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:ae09ae91d34c02c6e109468ea1dd368cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614c4b9064c023dc3d65e0634be7e87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a614c4b9064c023dc3d65e0634be7e87b">SOC_XWR68XX_MSS_MCRC_ERR_ESM</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:a614c4b9064c023dc3d65e0634be7e87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae992a5e0c57dfb6e4156a344ad3f7ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae992a5e0c57dfb6e4156a344ad3f7ef1">SOC_XWR68XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:ae992a5e0c57dfb6e4156a344ad3f7ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aad01d1716572878c99a47b879768b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a9aad01d1716572878c99a47b879768b6">SOC_XWR68XX_MSS_MIBSPIB_MEM_REPAIR_ERR</a>&#160;&#160;&#160;(45U)</td></tr>
<tr class="separator:a9aad01d1716572878c99a47b879768b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b60c83a00374ec8cb0b08c0864a5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae9b60c83a00374ec8cb0b08c0864a5de">SOC_XWR68XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR</a>&#160;&#160;&#160;(43U)</td></tr>
<tr class="separator:ae9b60c83a00374ec8cb0b08c0864a5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a601fdb513ca9ad06fb8ddfb16e322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#af0a601fdb513ca9ad06fb8ddfb16e322">SOC_XWR68XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR</a>&#160;&#160;&#160;(42U)</td></tr>
<tr class="separator:af0a601fdb513ca9ad06fb8ddfb16e322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa37c0f9a47acd19865a9562440fba75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#aa37c0f9a47acd19865a9562440fba75d">SOC_XWR68XX_MSS_DSS_ESM_GP1_ERR_ESM</a>&#160;&#160;&#160;(41U)</td></tr>
<tr class="separator:aa37c0f9a47acd19865a9562440fba75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f927d1e09dd0b0f524c8611228fe466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a0f927d1e09dd0b0f524c8611228fe466">SOC_XWR68XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:a0f927d1e09dd0b0f524c8611228fe466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81be57a6dc2e9371f7b3890df806ac56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a81be57a6dc2e9371f7b3890df806ac56">SOC_XWR68XX_MSS_DSS_GP2_ERR_ESM</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:a81be57a6dc2e9371f7b3890df806ac56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cdd697fae3d0160dbc266dde89a6acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a4cdd697fae3d0160dbc266dde89a6acd">SOC_XWR68XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:a4cdd697fae3d0160dbc266dde89a6acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c353339ad71f146946d6b1f676e7efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a9c353339ad71f146946d6b1f676e7efc">SOC_XWR68XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:a9c353339ad71f146946d6b1f676e7efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbb593f6049ff3b6bb29d8adc45f5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a8cbb593f6049ff3b6bb29d8adc45f5df">SOC_XWR68XX_MSS_HVMODE_ERR_ESM</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:a8cbb593f6049ff3b6bb29d8adc45f5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381acab0f52ef4450194186fa420ebd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a381acab0f52ef4450194186fa420ebd5">SOC_XWR68XX_MSS_TCMA_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:a381acab0f52ef4450194186fa420ebd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2832a9cb45928c55721423d897aaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a3e2832a9cb45928c55721423d897aaa7">SOC_XWR68XX_MSS_DCCA_ERR_ESM</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:a3e2832a9cb45928c55721423d897aaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58fb109fb5159169a5d048e1dba7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a7e58fb109fb5159169a5d048e1dba7b2">SOC_XWR68XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:a7e58fb109fb5159169a5d048e1dba7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866cd69effe482988a29bdf24f3ee795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a866cd69effe482988a29bdf24f3ee795">SOC_XWR68XX_MSS_TCMB1_REPAIR_ESM</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a866cd69effe482988a29bdf24f3ee795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39228365457e01d37a5fa8626d99cb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a39228365457e01d37a5fa8626d99cb03">SOC_XWR68XX_MSS_STC_ERR_ESM</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a39228365457e01d37a5fa8626d99cb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d2c4557452da673dda83dd6f8337ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae3d2c4557452da673dda83dd6f8337ce">SOC_XWR68XX_MSS_TCMB0_REPAIR_ESM</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ae3d2c4557452da673dda83dd6f8337ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba9677cdcc40dde2646b3c8021ab09d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#aaba9677cdcc40dde2646b3c8021ab09d">SOC_XWR68XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:aaba9677cdcc40dde2646b3c8021ab09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69d276e69ebd207c948a5068d004ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ac69d276e69ebd207c948a5068d004ffc">SOC_XWR68XX_MSS_DMA2_MEM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ac69d276e69ebd207c948a5068d004ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fa8516356eff26cd1e16c532a7639f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#af4fa8516356eff26cd1e16c532a7639f">SOC_XWR68XX_MSS_DMA2_MPU_ERR_ESM</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:af4fa8516356eff26cd1e16c532a7639f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ea6a7503c6874323d298e21a901088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a40ea6a7503c6874323d298e21a901088">SOC_XWR68XX_MSS_FRC_COMP_ERR_ESM</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:a40ea6a7503c6874323d298e21a901088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93f4fa22b3b18385d5f3d54e4193b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#aa93f4fa22b3b18385d5f3d54e4193b26">SOC_XWR68XX_MSS_VIM_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:aa93f4fa22b3b18385d5f3d54e4193b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae295c6b3512058a8dc9c128bbad6007b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae295c6b3512058a8dc9c128bbad6007b">SOC_XWR68XX_DSS_TPTC0_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ae295c6b3512058a8dc9c128bbad6007b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4871338bee352211ecf03ed201be8fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a4871338bee352211ecf03ed201be8fc1">SOC_XWR68XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:a4871338bee352211ecf03ed201be8fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119d1d589b0de019bb2c44ab9fe4aab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a119d1d589b0de019bb2c44ab9fe4aab0">SOC_XWR68XX_MSS_SECURE_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a119d1d589b0de019bb2c44ab9fe4aab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70559a9e73f82a41b6a89b256484ad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a70559a9e73f82a41b6a89b256484ad3d">SOC_XWR68XX_MSS_VIM_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:a70559a9e73f82a41b6a89b256484ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a97e59a6a40dd3855206057a705cbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a2a97e59a6a40dd3855206057a705cbc8">SOC_XWR68XX_MSS_SECURE_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:a2a97e59a6a40dd3855206057a705cbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a38921232ae0d5f1b3d5bbcd232710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae8a38921232ae0d5f1b3d5bbcd232710">SOC_XWR68XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ae8a38921232ae0d5f1b3d5bbcd232710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e93c46aac7296004d238b26171b40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ab9e93c46aac7296004d238b26171b40b">SOC_XWR68XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ab9e93c46aac7296004d238b26171b40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae467ec0ac7354f12508e0c595b1f5da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ae467ec0ac7354f12508e0c595b1f5da3">SOC_XWR68XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ae467ec0ac7354f12508e0c595b1f5da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2ab34c12c3031a30faccd627fc56d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a3c2ab34c12c3031a30faccd627fc56d3">SOC_XWR68XX_MSS_CBUFF_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a3c2ab34c12c3031a30faccd627fc56d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6687d7562238c023f2957d494f6f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ab6687d7562238c023f2957d494f6f7aa">SOC_XWR68XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ab6687d7562238c023f2957d494f6f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12bcce71973d01e0273dcaf00ecce95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#aa12bcce71973d01e0273dcaf00ecce95">SOC_XWR68XX_MSS_TPCC_PARITY_ERR_ESM</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:aa12bcce71973d01e0273dcaf00ecce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404afaa86449a8ac966f5c0a70ab7414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a404afaa86449a8ac966f5c0a70ab7414">SOC_XWR68XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a404afaa86449a8ac966f5c0a70ab7414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17e62057bd7bc9a6a39c7a08fb638e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ab17e62057bd7bc9a6a39c7a08fb638e6">SOC_XWR68XX_MSS_CCCB_ERR_ESM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ab17e62057bd7bc9a6a39c7a08fb638e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aa491d568415703fba654a9553cad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#aa1aa491d568415703fba654a9553cad7">SOC_XWR68XX_MSS_DMA_MEM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:aa1aa491d568415703fba654a9553cad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f80401681aae8754269d04ea72110d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#af4f80401681aae8754269d04ea72110d">SOC_XWR68XX_MSS_DMA_MPU_ERR_ESM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:af4f80401681aae8754269d04ea72110d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ea9b6338097aa1831143832b7138ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a57ea9b6338097aa1831143832b7138ae">SOC_XWR68XX_MSS_CCCA_ERR_ESM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a57ea9b6338097aa1831143832b7138ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba2adb158336daa4bf0ab1dd5038c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#adba2adb158336daa4bf0ab1dd5038c88">SOC_XWR68XX_MSS_NERROR_PAD_IN_ESM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:adba2adb158336daa4bf0ab1dd5038c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f0faf9dce88e6018e180df2d9688dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a72f0faf9dce88e6018e180df2d9688dd">SOC_XWR68XX_MSS_WDT_NMI_REQ_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a72f0faf9dce88e6018e180df2d9688dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179ada55290dae61dd12f6a2b16cc32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a179ada55290dae61dd12f6a2b16cc32c">SOC_XWR68XX_MSS_MSS_CR4_LIVELOCK_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a179ada55290dae61dd12f6a2b16cc32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0db376d88843264c92632789291102f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ad0db376d88843264c92632789291102f">SOC_XWR68XX_MSS_TCMB1_PARITY_ERR_ESM</a>&#160;&#160;&#160;(8U )</td></tr>
<tr class="separator:ad0db376d88843264c92632789291102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafba76c8eef24608e2be5790360cd66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#aafba76c8eef24608e2be5790360cd66a">SOC_XWR68XX_MSS_TCMB0_PARITY_ERR_ESM</a>&#160;&#160;&#160;(6U )</td></tr>
<tr class="separator:aafba76c8eef24608e2be5790360cd66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97158efeac9746d7866d1904f1831487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a97158efeac9746d7866d1904f1831487">SOC_XWR68XX_MSS_TCMA_PARITY_ERR_ESM</a>&#160;&#160;&#160;(4U )</td></tr>
<tr class="separator:a97158efeac9746d7866d1904f1831487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c883fd38f973d9bc9ca6970213e640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a94c883fd38f973d9bc9ca6970213e640">SOC_XWR68XX_MSS_TCMA_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(7U )</td></tr>
<tr class="separator:a94c883fd38f973d9bc9ca6970213e640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad663d062dd89b3aa137a592838bda509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ad663d062dd89b3aa137a592838bda509">SOC_XWR68XX_MSS_TCMB1_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(5U )</td></tr>
<tr class="separator:ad663d062dd89b3aa137a592838bda509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14beeba5572897679e91a86a44b061a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#ab14beeba5572897679e91a86a44b061a">SOC_XWR68XX_MSS_TCMB0_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(3U )</td></tr>
<tr class="separator:ab14beeba5572897679e91a86a44b061a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eae5d1cc42aeadcc949653907c03eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a2eae5d1cc42aeadcc949653907c03eef">SOC_XWR68XX_MSS_EFC_AUTOLOAD_ERROR_ESM</a>&#160;&#160;&#160;(1U )</td></tr>
<tr class="separator:a2eae5d1cc42aeadcc949653907c03eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">MSS_SYS_VCLK</a>&#160;&#160;&#160;200000000U</td></tr>
<tr class="separator:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3899c00b64c780821465179f7edfb6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a3899c00b64c780821465179f7edfb6f2">R4F_CLOCK_MHZ</a>&#160;&#160;&#160;200U</td></tr>
<tr class="separator:a3899c00b64c780821465179f7edfb6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da9b32242127e8e21da90d828801328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a3da9b32242127e8e21da90d828801328">DMA_NUM_INSTANCES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a3da9b32242127e8e21da90d828801328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e17e5c621cdece329a0c68832d7d97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#a7e17e5c621cdece329a0c68832d7d97e">ADDR_TRANSLATE_CPU_TO_HWA</a>(x)&#160;&#160;&#160;(uint16_t)(((uint32_t)(x) - <a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a11db582f86b2c2098e6ddc4ae3efff">SOC_XWR68XX_MSS_HWA_MEM0_BASE_ADDRESS</a>) &amp; 0x0000FFFFU)</td></tr>
<tr class="memdesc:a7e17e5c621cdece329a0c68832d7d97e"><td class="mdescLeft">&#160;</td><td class="mdescRight">R4F to Hardware Accelerator address translation macro.  <a href="#a7e17e5c621cdece329a0c68832d7d97e">More...</a><br /></td></tr>
<tr class="separator:a7e17e5c621cdece329a0c68832d7d97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">EDMA_CC0_TRANSFER_COMPLETE_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga92fb25041ea357b3e5ec535abc27ea64">SOC_XWR68XX_MSS_EDMA_TPCC0_DONE_INT</a></td></tr>
<tr class="separator:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81edc192f4386770999a123f05fe6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">EDMA_CC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab3d4a2e2acc04b2f257b1ee07dc081df">SOC_XWR68XX_MSS_EDMA_TPCC0_ERROR_INT</a></td></tr>
<tr class="separator:ga81edc192f4386770999a123f05fe6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">EDMA_CC0_TC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga97df9edd58b7e484292879ac50f4410d">SOC_XWR68XX_MSS_EDMA_TPTC0_ERROR_INT</a></td></tr>
<tr class="separator:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18144b07e760406ab00c28e6f497a6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">EDMA_CC0_TC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7225ddec8d7070d4975267cdf6427181">SOC_XWR68XX_MSS_EDMA_TPTC1_ERROR_INT</a></td></tr>
<tr class="separator:ga18144b07e760406ab00c28e6f497a6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:adff5131d83e9897accd683c66b633b48"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr68xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a> (void)</td></tr>
<tr class="memdesc:adff5131d83e9897accd683c66b633b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ensures that data transfer has finished.  <a href="#adff5131d83e9897accd683c66b633b48">More...</a><br /></td></tr>
<tr class="separator:adff5131d83e9897accd683c66b633b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the common header file used by the various mmWave SDK modules for XWR68xx Master subsystem. </p>

<p>Definition in file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7e17e5c621cdece329a0c68832d7d97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDR_TRANSLATE_CPU_TO_HWA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(uint16_t)(((uint32_t)(x) - <a class="el" href="group___s_o_c___x_w_r68_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a11db582f86b2c2098e6ddc4ae3efff">SOC_XWR68XX_MSS_HWA_MEM0_BASE_ADDRESS</a>) &amp; 0x0000FFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R4F to Hardware Accelerator address translation macro. </p>

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00448">448</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3da9b32242127e8e21da90d828801328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NUM_INSTANCES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00444">444</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55a85c62a1ecff16de2b2e5294f7a40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSS_SYS_VCLK&#160;&#160;&#160;200000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00438">438</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

<p>Referenced by <a class="el" href="main_8c_source.html#l02269">MmwDemo_platformInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3899c00b64c780821465179f7edfb6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R4F_CLOCK_MHZ&#160;&#160;&#160;200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00439">439</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

<p>Referenced by <a class="el" href="main_8c_source.html#l02069">MmwDemo_DPC_ObjectDetection_dpmTask()</a>.</p>

</div>
</div>
<a class="anchor" id="ae295c6b3512058a8dc9c128bbad6007b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_DSS_TPTC0_RD_MPU_ERR_ESM&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00402">402</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f6b8ccd31963778abbd04c98dd5bc42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_ANA_LIMP_MODE_ESM&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00365">365</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a161c36b8bee79203b5fddaa2195f951b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_BSS_CRITICAL_ERR_ESM&#160;&#160;&#160;(57U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00371">371</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4db5403b2d0fa8e900faf870f3022ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_BSS_TO_MSS_HI_ESM&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00372">372</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7780bf40ef69f1e76abd9498ececabd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_BSS_TO_MSS_LO_ESM&#160;&#160;&#160;(54U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00374">374</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c2ab34c12c3031a30faccd627fc56d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CBUFF_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00410">410</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6687d7562238c023f2957d494f6f7aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00411">411</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57ea9b6338097aa1831143832b7138ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CCCA_ERR_ESM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00417">417</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab17e62057bd7bc9a6a39c7a08fb638e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CCCB_ERR_ESM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00414">414</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad09426b65256515a02a0b78fd6ccd225"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_CLOCK_SUPPLY_ERR_ESM&#160;&#160;&#160;(55U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00373">373</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e2832a9cb45928c55721423d897aaa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DCCA_ERR_ESM&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00392">392</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ca5492e56118be91894aaeb8255097e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DCCB_ERR_ESM&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00366">366</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac69d276e69ebd207c948a5068d004ffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_MEM_PARITY_ERR_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00398">398</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4fa8516356eff26cd1e16c532a7639f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA2_MPU_ERR_ESM&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00399">399</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1aa491d568415703fba654a9553cad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA_MEM_PARITY_ERR_ESM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00415">415</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4f80401681aae8754269d04ea72110d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DMA_MPU_ERR_ESM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00416">416</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f927d1e09dd0b0f524c8611228fe466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM&#160;&#160;&#160;(38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00386">386</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa37c0f9a47acd19865a9562440fba75d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS_ESM_GP1_ERR_ESM&#160;&#160;&#160;(41U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00385">385</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81be57a6dc2e9371f7b3890df806ac56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS_GP2_ERR_ESM&#160;&#160;&#160;(37U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00387">387</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e58fb109fb5159169a5d048e1dba7b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00393">393</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c353339ad71f146946d6b1f676e7efc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00389">389</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4cdd697fae3d0160dbc266dde89a6acd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00388">388</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2eae5d1cc42aeadcc949653907c03eef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_EFC_AUTOLOAD_ERROR_ESM&#160;&#160;&#160;(1U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00431">431</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40ea6a7503c6874323d298e21a901088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_FRC_COMP_ERR_ESM&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00400">400</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8cbb593f6049ff3b6bb29d8adc45f5df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_HVMODE_ERR_ESM&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00390">390</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae8a38921232ae0d5f1b3d5bbcd232710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00407">407</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9e93c46aac7296004d238b26171b40b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00408">408</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cc9a336a1a4ca8603d35042eb75d0bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00367">367</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d19fe42b9817ab560070dd7c4796e2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00368">368</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae467ec0ac7354f12508e0c595b1f5da3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00409">409</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a404afaa86449a8ac966f5c0a70ab7414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00413">413</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a22fa5030d60a098d3770e0df43ecdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM&#160;&#160;&#160;(53U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00375">375</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a152984001f575ab8da408992b5c0a366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM&#160;&#160;&#160;(52U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00376">376</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c9f929c580857cf7370ebff64594a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00369">369</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ca3845a98f5e8a70fe9549a1909c4a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00370">370</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9b60c83a00374ec8cb0b08c0864a5de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR&#160;&#160;&#160;(43U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00383">383</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0a601fdb513ca9ad06fb8ddfb16e322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR&#160;&#160;&#160;(42U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00384">384</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae992a5e0c57dfb6e4156a344ad3f7ef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM&#160;&#160;&#160;(47U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00381">381</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6749fb9f377a4dded20d0ab14c51f200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(51U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00377">377</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64ef13b2cb9066ab3c1b2d34337048b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCAN_MEM_REPAIR_ERR_ESM&#160;&#160;&#160;(50U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00378">378</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a614c4b9064c023dc3d65e0634be7e87b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MCRC_ERR_ESM&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00380">380</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4871338bee352211ecf03ed201be8fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00403">403</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaba9677cdcc40dde2646b3c8021ab09d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00397">397</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae09ae91d34c02c6e109468ea1dd368cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00379">379</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9aad01d1716572878c99a47b879768b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MIBSPIB_MEM_REPAIR_ERR&#160;&#160;&#160;(45U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00382">382</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a179ada55290dae61dd12f6a2b16cc32c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_MSS_CR4_LIVELOCK_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00422">422</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="adba2adb158336daa4bf0ab1dd5038c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_NERROR_PAD_IN_ESM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00418">418</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a119d1d589b0de019bb2c44ab9fe4aab0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SECURE_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00404">404</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a97e59a6a40dd3855206057a705cbc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_SECURE_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00406">406</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a39228365457e01d37a5fa8626d99cb03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_STC_ERR_ESM&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00395">395</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97158efeac9746d7866d1904f1831487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMA_PARITY_ERR_ESM&#160;&#160;&#160;(4U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00425">425</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a381acab0f52ef4450194186fa420ebd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMA_REPAIR_ERR_ESM&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00391">391</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94c883fd38f973d9bc9ca6970213e640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMA_UNCORR_ERR_ESM&#160;&#160;&#160;(7U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00428">428</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafba76c8eef24608e2be5790360cd66a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMB0_PARITY_ERR_ESM&#160;&#160;&#160;(6U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00424">424</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae3d2c4557452da673dda83dd6f8337ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMB0_REPAIR_ESM&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00396">396</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab14beeba5572897679e91a86a44b061a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMB0_UNCORR_ERR_ESM&#160;&#160;&#160;(3U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00430">430</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0db376d88843264c92632789291102f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMB1_PARITY_ERR_ESM&#160;&#160;&#160;(8U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00423">423</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a866cd69effe482988a29bdf24f3ee795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMB1_REPAIR_ESM&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00394">394</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad663d062dd89b3aa137a592838bda509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TCMB1_UNCORR_ERR_ESM&#160;&#160;&#160;(5U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00429">429</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa12bcce71973d01e0273dcaf00ecce95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_TPCC_PARITY_ERR_ESM&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00412">412</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70559a9e73f82a41b6a89b256484ad3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_VIM_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00405">405</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa93f4fa22b3b18385d5f3d54e4193b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_VIM_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00401">401</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72f0faf9dce88e6018e180df2d9688dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR68XX_MSS_WDT_NMI_REQ_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00421">421</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="adff5131d83e9897accd683c66b633b48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MEM_BARRIER </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ensures that data transfer has finished. </p>

<p>Definition at line <a class="el" href="sys__common__xwr68xx__mss_8h_source.html#l00052">52</a> of file <a class="el" href="sys__common__xwr68xx__mss_8h_source.html">sys_common_xwr68xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
