-- VHDL Entity ece411.wbStage.interface
--
-- Created:
--          by - goldste6.ews (linux5.ews.illinois.edu)
--          at - 22:30:30 04/06/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY wbStage IS
   PORT( 
      CLK           : IN     std_logic;
      wb_control    : IN     control_word;
      wb_control_in : IN     wb_control_word;
      wb_data_in    : IN     pipe_data;
      wb_instr      : IN     LC3b_word;
      wb_pc         : IN     LC3b_word;
      wb_cc         : OUT    LC3b_cc;
      wb_dest       : OUT    LC3B_REG;
      wb_din        : OUT    LC3B_WORD;
      wb_load_cc    : OUT    std_logic;
      wb_rw         : OUT    STD_LOGIC
   );

-- Declarations

END wbStage ;

--
-- VHDL Architecture ece411.wbStage.struct
--
-- Created:
--          by - goldste6.ews (linux5.ews.illinois.edu)
--          at - 22:30:31 04/06/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;
LIBRARY mp3lib;

ARCHITECTURE struct OF wbStage IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL aluout      : LC3b_word;
   SIGNAL mem_data_in : LC3b_word;
   SIGNAL mem_read    : std_logic;

   -- Implicit buffer signal declarations
   SIGNAL wb_din_internal : LC3B_WORD;


   -- Component Declarations
   COMPONENT GenCC
   PORT (
      WordIn : IN     LC3b_word ;
      nzp    : OUT    LC3b_cc 
   );
   END COMPONENT;
   COMPONENT MUX2_16
   PORT (
      A   : IN     LC3B_WORD ;
      B   : IN     LC3B_WORD ;
      SEL : IN     STD_LOGIC ;
      F   : OUT    LC3B_WORD 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : GenCC USE ENTITY ece411.GenCC;
   FOR ALL : MUX2_16 USE ENTITY mp3lib.MUX2_16;
   -- pragma synthesis_on


BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   wb_dest    <= wb_data_in.dr;
   wb_rw      <= wb_control.wb.regwrite;
   wb_load_cc <= wb_control.wb.set_cc;
   mem_read   <= wb_control.mem.mem_read;
   
   aluout <= wb_data_in.aluout;
   mem_data_in <= wb_data_in.mem_data_in;


   -- Instance port mappings.
   theGenCC : GenCC
      PORT MAP (
         WordIn => wb_din_internal,
         nzp    => wb_cc
      );
   U_0 : MUX2_16
      PORT MAP (
         A   => aluout,
         B   => mem_data_in,
         SEL => mem_read,
         F   => wb_din_internal
      );

   -- Implicit buffered output assignments
   wb_din <= wb_din_internal;

END struct;
