/** \file algo/swstate/auto_generated/layout/dnx_algo_port_layout.h
 *
 * sw state layout enum
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 *
 */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 */

#ifndef __DNX_ALGO_PORT_LAYOUT_H__
#define __DNX_ALGO_PORT_LAYOUT_H__

#include <include/soc/dnxc/swstate/dnxc_sw_state_layout.h>
#include <include/soc/dnxc/swstate/auto_generated/types/dnxc_module_ids_types.h>


int dnx_algo_port_init_layout_structure(int unit);

typedef enum
{
    DNX_SW_STATE_DNX_ALGO_PORT_DB = DNXC_SW_STATE_LAYOUT_NODE_ID_GET(DNX_ALGO_PORT_MODULE_ID, 0),
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_ALLOC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SKIP_FIRST_USER_DEFINED_HEADER_SIZE_PROFILE_DATA,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PTC_ALLOC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__DUMMY,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__PORTMOD_MAC_SOFT_RESET_CB_LOCK,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__GENERAL__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__STATE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INFO,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_TYPE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_OFFSET,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__NIF_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PTC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__ILKN_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FLEXE_CLIENT_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FLEXE_MAC_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FLEXE_SAR_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FLEXE_PHY_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__FABRIC_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_CHANNEL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__OUT_CHANNEL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TDM_MODE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PORT_APP_FLAGS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__IN_TM_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_DSP_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__SCH_IF_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__PP_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__TM_INTERFACE_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__LOGICAL__INTERFACE_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__PHYS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__FIRST_PHY,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LOGICAL_FIFOS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LATCH_DOWN,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LOOPBACK_ORIGINAL_LINK_TRAINING,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LOOPBACK_ORIGINAL_PHY_LANE_CONFIG,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__FLR_FW_SUPPORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__EXT_TXPI_ENABLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__FRAME_PREEMPTABLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__NIF__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__ENABLED_PORTS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__MEASURE_MODE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__DEGRADE_THR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__DEGRADE_CU_THR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__FAIL_THR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__FAIL_CU_THR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__INTERVAL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__ACTION_ENABLED,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__HOLD_OFF_INTERVAL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_CONFIG__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__INTERVAL_CNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__PREV_ERROR_RATE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__PREV_CNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__PREV_UNCORRECTABLE_CNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__PREV_STATE_HANDLER,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__PREV_STATE_SAMPLER,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__HOLD_OFF_INTERVAL_CNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SIGNAL_QUALITY__PHY_STATE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__REF_COUNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__IN_TM_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__CORE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__IN_TM_PORT_NOF,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__IN_TM__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__PP_DSP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__CORE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PP_DSP_DB__OUT_TM_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__REF_COUNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__OUT_TM_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__CORE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__BASE_Q_PAIR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__PRIORITIES,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__IS_MC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__OUT_TM__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__REF_COUNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__BASE_HR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__SCH_PRIORITIES,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__REF_COUNT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__PP_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__CORE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__IS_LAG,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__LAG_ID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__HEADER_MODE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__INGRESS_LLVP_PROFILE_VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__EGRESS_LLVP_PROFILE_VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__HEADER_TYPE_IN,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__HEADER_TYPE_OUT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PP__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__NOF_SEGMENTS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__IS_OVER_FABRIC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__IS_ELK,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__LANES,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__PRIORITY,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__ILKN__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__CLIENT_INDEX,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__CLIENT_ID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__IS_BYPASS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__BAS_PERIOD,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__CLIENT__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__CLIENT_INDEX,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__LOGICAL_FIFOS,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__LOOPBACK_ENABLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__MAC__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__CLIENT_INDEX,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__VIRTUAL_FLEXE_CHANNEL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__RX_IS_ETH,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__TX_IS_ETH,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__SAR__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__CORE_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__CHANNEL,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FLEXE__PHY__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__LINK,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__PRBS_MODE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__SPEED,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__LOOPBACK_ORIGINAL_LINK_TRAINING,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__LOOPBACK_ORIGINAL_PHY_LANE_CONFIG,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__FEC_TYPE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__FABRIC__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__IS_EGRESS_INTERLEAVE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__EGR_IF,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__CH_EGR_IF,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__RCY_MIRROR_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__TM_INTERFACE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__CORE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__IS_CHANNELIZED,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__IS_INGRESS_INTERLEAVE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__RX_SPEED,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TX_SPEED,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TDM_MODE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__MASTER_TDM_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__MASTER_NON_TDM_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__FEC_TYPE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__H0,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__H1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__INTERFACE__TM_INTERFACE_HANDLE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__VALID,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__SCH_IF,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__PRIORITY_PROPAGATION_ENABLE,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__MASTER_LOGICAL_PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__SCH_INTERFACE__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__PORT_TO_PROFILE_MAP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__PRD__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__PRIORITY_GROUP,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__COUNTER_PORT_MAP__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__RX_FIFO_COUNTER_PORT_MAP__LAST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__FIRST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__FIRST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__FIRST - 1,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__PORT,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__LAST,
    DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__LAST_SUB = DNX_SW_STATE_DNX_ALGO_PORT_DB__TX_FIFO_COUNTER_PORT_MAP__LAST - 1,
    /*
     * Use DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX macro to get the number of parameters
     */
    DNX_SW_STATE_DNX_ALGO_PORT_DB_NOF_PARAMS,
} dnxc_sw_state_layout_dnx_algo_port_node_id_e;

#endif /* __DNX_ALGO_PORT_LAYOUT_H__ */
