`include "pyc_add.sv"
`include "pyc_mux.sv"
`include "pyc_and.sv"
`include "pyc_or.sv"
`include "pyc_xor.sv"
`include "pyc_not.sv"
`include "pyc_reg.sv"
`include "pyc_fifo.sv"

`include "pyc_byte_mem.sv"

// Generated by pyc-compile (pyCircuit)
// Module: FifoLoopback

module FifoLoopback (
  input logic clk,
  input logic rst,
  input logic in_valid,
  input logic [7:0] in_data,
  input logic out_ready,
  output logic in_ready,
  output logic out_valid,
  output logic [7:0] out_data
);

logic in_valid__fifo_loopback__L10; // pyc.name="in_valid__fifo_loopback__L10"
logic [7:0] in_data__fifo_loopback__L11; // pyc.name="in_data__fifo_loopback__L11"
logic out_ready__fifo_loopback__L12; // pyc.name="out_ready__fifo_loopback__L12"
logic pyc_comb_1; // op=pyc.comb
logic [7:0] pyc_comb_2; // op=pyc.comb
logic pyc_comb_3; // op=pyc.comb
logic q__in_valid; // pyc.name="q__in_valid"
logic [7:0] q__in_data; // pyc.name="q__in_data"
logic q__out_ready; // pyc.name="q__out_ready"
logic pyc_fifo_4; // op=pyc.fifo
logic pyc_fifo_5; // op=pyc.fifo
logic [7:0] pyc_fifo_6; // op=pyc.fifo

assign in_valid__fifo_loopback__L10 = in_valid;
assign in_data__fifo_loopback__L11 = in_data;
assign out_ready__fifo_loopback__L12 = out_ready;
assign pyc_comb_1 = in_valid__fifo_loopback__L10;
assign pyc_comb_2 = in_data__fifo_loopback__L11;
assign pyc_comb_3 = out_ready__fifo_loopback__L12;
pyc_fifo #(.WIDTH(8), .DEPTH(2)) pyc_fifo_4_inst (
  .clk(clk),
  .rst(rst),
  .in_valid(q__in_valid),
  .in_ready(pyc_fifo_4),
  .in_data(q__in_data),
  .out_valid(pyc_fifo_5),
  .out_ready(q__out_ready),
  .out_data(pyc_fifo_6)
);
assign q__in_valid = pyc_comb_1;
assign q__in_data = pyc_comb_2;
assign q__out_ready = pyc_comb_3;
assign in_ready = pyc_fifo_4;
assign out_valid = pyc_fifo_5;
assign out_data = pyc_fifo_6;

endmodule

