XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	sys_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	135
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
1narrow	xps:bram	arith_type	Unsigned
1narrow	xps:bram	addr_width	10
1narrow	xps:bram	data_width	32
1narrow	xps:bram	reg_prim_output	off
1narrow	xps:bram	reg_core_output	off
1narrow	xps:bram	optimization	Minimum_Area
1narrow	xps:bram	data_bin_pt	0
1narrow	xps:bram	init_vals	[0:2^10-1]
1narrow	xps:bram	sample_rate	1
3narrow	xps:bram	arith_type	Unsigned
3narrow	xps:bram	addr_width	10
3narrow	xps:bram	data_width	32
3narrow	xps:bram	reg_prim_output	off
3narrow	xps:bram	reg_core_output	off
3narrow	xps:bram	optimization	Minimum_Area
3narrow	xps:bram	data_bin_pt	0
3narrow	xps:bram	init_vals	[0:2^10-1]
3narrow	xps:bram	sample_rate	1
4narrow	xps:bram	arith_type	Unsigned
4narrow	xps:bram	addr_width	10
4narrow	xps:bram	data_width	32
4narrow	xps:bram	reg_prim_output	off
4narrow	xps:bram	reg_core_output	off
4narrow	xps:bram	optimization	Minimum_Area
4narrow	xps:bram	data_bin_pt	0
4narrow	xps:bram	init_vals	[0:2^10-1]
4narrow	xps:bram	sample_rate	1
4wide	xps:bram	arith_type	Unsigned
4wide	xps:bram	addr_width	10
4wide	xps:bram	data_width	32
4wide	xps:bram	reg_prim_output	off
4wide	xps:bram	reg_core_output	off
4wide	xps:bram	optimization	Minimum_Area
4wide	xps:bram	data_bin_pt	0
4wide	xps:bram	init_vals	[0:2^10-1]
4wide	xps:bram	sample_rate	1
adcsnap0/bram	xps:bram	arith_type	Unsigned
adcsnap0/bram	xps:bram	addr_width	10
adcsnap0/bram	xps:bram	data_width	128
adcsnap0/bram	xps:bram	reg_prim_output	off
adcsnap0/bram	xps:bram	reg_core_output	off
adcsnap0/bram	xps:bram	optimization	Minimum_Area
adcsnap0/bram	xps:bram	data_bin_pt	0
adcsnap0/bram	xps:bram	init_vals	[0:2^10-1]
adcsnap0/bram	xps:bram	sample_rate	1
adcsnap1/bram	xps:bram	arith_type	Unsigned
adcsnap1/bram	xps:bram	addr_width	10
adcsnap1/bram	xps:bram	data_width	32
adcsnap1/bram	xps:bram	reg_prim_output	off
adcsnap1/bram	xps:bram	reg_core_output	off
adcsnap1/bram	xps:bram	optimization	Minimum_Area
adcsnap1/bram	xps:bram	data_bin_pt	0
adcsnap1/bram	xps:bram	init_vals	[0:2^10-1]
adcsnap1/bram	xps:bram	sample_rate	1
adcsnap2/bram	xps:bram	arith_type	Unsigned
adcsnap2/bram	xps:bram	addr_width	10
adcsnap2/bram	xps:bram	data_width	32
adcsnap2/bram	xps:bram	reg_prim_output	off
adcsnap2/bram	xps:bram	reg_core_output	off
adcsnap2/bram	xps:bram	optimization	Minimum_Area
adcsnap2/bram	xps:bram	data_bin_pt	0
adcsnap2/bram	xps:bram	init_vals	[0:2^10-1]
adcsnap2/bram	xps:bram	sample_rate	1
adc0_delay	xps:sw_reg	io_dir	From\_Processor
adc0_delay	xps:sw_reg	io_delay	0
adc0_delay	xps:sw_reg	sample_period	1
adc0_delay	xps:sw_reg	names	reg
adc0_delay	xps:sw_reg	bitwidths	32
adc0_delay	xps:sw_reg	bin_pts	0
adc0_delay	xps:sw_reg	arith_types	0
adc0_delay	xps:sw_reg	sim_port	off
adc0_delay	xps:sw_reg	show_format	off
adcsnap0/ctrl	xps:sw_reg	io_dir	From\_Processor
adcsnap0/ctrl	xps:sw_reg	io_delay	0
adcsnap0/ctrl	xps:sw_reg	sample_period	1
adcsnap0/ctrl	xps:sw_reg	names	reg
adcsnap0/ctrl	xps:sw_reg	bitwidths	32
adcsnap0/ctrl	xps:sw_reg	bin_pts	0
adcsnap0/ctrl	xps:sw_reg	arith_types	0
adcsnap0/ctrl	xps:sw_reg	sim_port	on
adcsnap0/ctrl	xps:sw_reg	show_format	on
adcsnap0/status	xps:sw_reg	io_dir	To\_Processor
adcsnap0/status	xps:sw_reg	io_delay	0
adcsnap0/status	xps:sw_reg	sample_period	1
adcsnap0/status	xps:sw_reg	names	reg
adcsnap0/status	xps:sw_reg	bitwidths	32
adcsnap0/status	xps:sw_reg	bin_pts	0
adcsnap0/status	xps:sw_reg	arith_types	0
adcsnap0/status	xps:sw_reg	sim_port	on
adcsnap0/status	xps:sw_reg	show_format	on
adcsnap0/trig_offset	xps:sw_reg	io_dir	From\_Processor
adcsnap0/trig_offset	xps:sw_reg	io_delay	0
adcsnap0/trig_offset	xps:sw_reg	sample_period	1
adcsnap0/trig_offset	xps:sw_reg	names	reg
adcsnap0/trig_offset	xps:sw_reg	bitwidths	32
adcsnap0/trig_offset	xps:sw_reg	bin_pts	0
adcsnap0/trig_offset	xps:sw_reg	arith_types	0
adcsnap0/trig_offset	xps:sw_reg	sim_port	on
adcsnap0/trig_offset	xps:sw_reg	show_format	on
adcsnap1/ctrl	xps:sw_reg	io_dir	From\_Processor
adcsnap1/ctrl	xps:sw_reg	io_delay	0
adcsnap1/ctrl	xps:sw_reg	sample_period	1
adcsnap1/ctrl	xps:sw_reg	names	reg
adcsnap1/ctrl	xps:sw_reg	bitwidths	32
adcsnap1/ctrl	xps:sw_reg	bin_pts	0
adcsnap1/ctrl	xps:sw_reg	arith_types	0
adcsnap1/ctrl	xps:sw_reg	sim_port	on
adcsnap1/ctrl	xps:sw_reg	show_format	on
adcsnap1/status	xps:sw_reg	io_dir	To\_Processor
adcsnap1/status	xps:sw_reg	io_delay	0
adcsnap1/status	xps:sw_reg	sample_period	1
adcsnap1/status	xps:sw_reg	names	reg
adcsnap1/status	xps:sw_reg	bitwidths	32
adcsnap1/status	xps:sw_reg	bin_pts	0
adcsnap1/status	xps:sw_reg	arith_types	0
adcsnap1/status	xps:sw_reg	sim_port	on
adcsnap1/status	xps:sw_reg	show_format	on
adcsnap1/trig_offset	xps:sw_reg	io_dir	From\_Processor
adcsnap1/trig_offset	xps:sw_reg	io_delay	0
adcsnap1/trig_offset	xps:sw_reg	sample_period	1
adcsnap1/trig_offset	xps:sw_reg	names	reg
adcsnap1/trig_offset	xps:sw_reg	bitwidths	32
adcsnap1/trig_offset	xps:sw_reg	bin_pts	0
adcsnap1/trig_offset	xps:sw_reg	arith_types	0
adcsnap1/trig_offset	xps:sw_reg	sim_port	on
adcsnap1/trig_offset	xps:sw_reg	show_format	on
adcsnap2/ctrl	xps:sw_reg	io_dir	From\_Processor
adcsnap2/ctrl	xps:sw_reg	io_delay	0
adcsnap2/ctrl	xps:sw_reg	sample_period	1
adcsnap2/ctrl	xps:sw_reg	names	reg
adcsnap2/ctrl	xps:sw_reg	bitwidths	32
adcsnap2/ctrl	xps:sw_reg	bin_pts	0
adcsnap2/ctrl	xps:sw_reg	arith_types	0
adcsnap2/ctrl	xps:sw_reg	sim_port	on
adcsnap2/ctrl	xps:sw_reg	show_format	on
adcsnap2/status	xps:sw_reg	io_dir	To\_Processor
adcsnap2/status	xps:sw_reg	io_delay	0
adcsnap2/status	xps:sw_reg	sample_period	1
adcsnap2/status	xps:sw_reg	names	reg
adcsnap2/status	xps:sw_reg	bitwidths	32
adcsnap2/status	xps:sw_reg	bin_pts	0
adcsnap2/status	xps:sw_reg	arith_types	0
adcsnap2/status	xps:sw_reg	sim_port	on
adcsnap2/status	xps:sw_reg	show_format	on
adcsnap2/trig_offset	xps:sw_reg	io_dir	From\_Processor
adcsnap2/trig_offset	xps:sw_reg	io_delay	0
adcsnap2/trig_offset	xps:sw_reg	sample_period	1
adcsnap2/trig_offset	xps:sw_reg	names	reg
adcsnap2/trig_offset	xps:sw_reg	bitwidths	32
adcsnap2/trig_offset	xps:sw_reg	bin_pts	0
adcsnap2/trig_offset	xps:sw_reg	arith_types	0
adcsnap2/trig_offset	xps:sw_reg	sim_port	on
adcsnap2/trig_offset	xps:sw_reg	show_format	on
cnt_rst	xps:sw_reg	io_dir	From\_Processor
cnt_rst	xps:sw_reg	io_delay	0
cnt_rst	xps:sw_reg	sample_period	1
cnt_rst	xps:sw_reg	names	reg
cnt_rst	xps:sw_reg	bitwidths	32
cnt_rst	xps:sw_reg	bin_pts	0
cnt_rst	xps:sw_reg	arith_types	2
cnt_rst	xps:sw_reg	sim_port	off
cnt_rst	xps:sw_reg	show_format	off
get_data	xps:sw_reg	io_dir	From\_Processor
get_data	xps:sw_reg	io_delay	0
get_data	xps:sw_reg	sample_period	1
get_data	xps:sw_reg	names	reg
get_data	xps:sw_reg	bitwidths	32
get_data	xps:sw_reg	bin_pts	0
get_data	xps:sw_reg	arith_types	2
get_data	xps:sw_reg	sim_port	off
get_data	xps:sw_reg	show_format	off
snap_trig	xps:sw_reg	io_dir	From\_Processor
snap_trig	xps:sw_reg	io_delay	0
snap_trig	xps:sw_reg	sample_period	1
snap_trig	xps:sw_reg	names	reg
snap_trig	xps:sw_reg	bitwidths	32
snap_trig	xps:sw_reg	bin_pts	0
snap_trig	xps:sw_reg	arith_types	0
snap_trig	xps:sw_reg	sim_port	off
snap_trig	xps:sw_reg	show_format	on
sync_gen/sync	xps:sw_reg	io_dir	From\_Processor
sync_gen/sync	xps:sw_reg	io_delay	0
sync_gen/sync	xps:sw_reg	sample_period	1
sync_gen/sync	xps:sw_reg	names	reg
sync_gen/sync	xps:sw_reg	bitwidths	32
sync_gen/sync	xps:sw_reg	bin_pts	0
sync_gen/sync	xps:sw_reg	arith_types	0
sync_gen/sync	xps:sw_reg	sim_port	on
sync_gen/sync	xps:sw_reg	show_format	off
sync_gen/sync_period_sel	xps:sw_reg	io_dir	From\_Processor
sync_gen/sync_period_sel	xps:sw_reg	io_delay	0
sync_gen/sync_period_sel	xps:sw_reg	sample_period	1
sync_gen/sync_period_sel	xps:sw_reg	names	reg
sync_gen/sync_period_sel	xps:sw_reg	bitwidths	32
sync_gen/sync_period_sel	xps:sw_reg	bin_pts	0
sync_gen/sync_period_sel	xps:sw_reg	arith_types	0
sync_gen/sync_period_sel	xps:sw_reg	sim_port	on
sync_gen/sync_period_sel	xps:sw_reg	show_format	off
sync_gen/sync_period_var	xps:sw_reg	io_dir	From\_Processor
sync_gen/sync_period_var	xps:sw_reg	io_delay	0
sync_gen/sync_period_var	xps:sw_reg	sample_period	1
sync_gen/sync_period_var	xps:sw_reg	names	reg
sync_gen/sync_period_var	xps:sw_reg	bitwidths	32
sync_gen/sync_period_var	xps:sw_reg	bin_pts	0
sync_gen/sync_period_var	xps:sw_reg	arith_types	0
sync_gen/sync_period_var	xps:sw_reg	sim_port	on
sync_gen/sync_period_var	xps:sw_reg	show_format	off
XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	sys_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	135
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
dec_fir0	casper:dec_fir	n_inputs	16
dec_fir0	casper:dec_fir	coeff	xlfda_numerator('FDATool')
dec_fir0	casper:dec_fir	n_bits	30
dec_fir0	casper:dec_fir	n_bits_bp	29
dec_fir0	casper:dec_fir	quantization	Round\_\_(unbiased:\_+/-\_Inf)
dec_fir0	casper:dec_fir	add_latency	1
dec_fir0	casper:dec_fir	mult_latency	2
dec_fir0	casper:dec_fir	conv_latency	2
dec_fir0	casper:dec_fir	coeff_bit_width	25
dec_fir0	casper:dec_fir	coeff_bin_pt	24
dec_fir0	casper:dec_fir	absorb_adders	on
dec_fir0	casper:dec_fir	adder_imp	DSP48
dec_fir0	casper:dec_fir	lshift	0
adcsnap0	casper:snapshot	storage	bram
adcsnap0	casper:snapshot	dram_dimm	1
adcsnap0	casper:snapshot	dram_clock	200
adcsnap0	casper:snapshot	nsamples	10
adcsnap0	casper:snapshot	data_width	128
adcsnap0	casper:snapshot	offset	on
adcsnap0	casper:snapshot	circap	off
adcsnap0	casper:snapshot	value	off
adcsnap0	casper:snapshot	use_dsp48	off
adcsnap1	casper:snapshot	storage	bram
adcsnap1	casper:snapshot	dram_dimm	1
adcsnap1	casper:snapshot	dram_clock	200
adcsnap1	casper:snapshot	nsamples	10
adcsnap1	casper:snapshot	data_width	32
adcsnap1	casper:snapshot	offset	on
adcsnap1	casper:snapshot	circap	off
adcsnap1	casper:snapshot	value	off
adcsnap1	casper:snapshot	use_dsp48	off
adcsnap2	casper:snapshot	storage	bram
adcsnap2	casper:snapshot	dram_dimm	1
adcsnap2	casper:snapshot	dram_clock	200
adcsnap2	casper:snapshot	nsamples	10
adcsnap2	casper:snapshot	data_width	32
adcsnap2	casper:snapshot	offset	on
adcsnap2	casper:snapshot	circap	off
adcsnap2	casper:snapshot	value	off
adcsnap2	casper:snapshot	use_dsp48	off
77777	77777	tags	casper:dec_fir,casper:snapshot,xps:bram,xps:sw_reg,xps:xsg
77777	77777	system	testing
77777	77777	builddate	05-May-2019\_21:14:57
77777	77777	demux	1:1
77777	77777	fig_name	fir5/WaveScope
77777	77777	hw_subsys	sx475t
77777	77777	hw_sys	ROACH2
77777	77777	myclksrc	adc0_clk
77777	77777	myname	testing/XSG_core_config
