// Seed: 3455728130
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_2 = 32'd34
) (
    input uwire id_0,
    input uwire _id_1,
    input uwire _id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply0 id_7
    , id_17,
    input supply0 id_8,
    output supply0 id_9,
    output wor id_10,
    output tri id_11,
    output supply1 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input supply0 id_15
);
  assign id_12 = -1;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  wire [id_1 : id_2] id_18;
  wire id_19;
  ;
endmodule
