/afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/memory.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/memory.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory

Top level modules:
	memory

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/control.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/control.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module control

Top level modules:
	control

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/proc_hier_bench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/proc_hier_bench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/alu.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/alu.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu

Top level modules:
	alu

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/clkrst.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/clkrst.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/proc.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/proc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc

Top level modules:
	proc

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/decode.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/decode.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module decode

Top level modules:
	decode

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/and2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/and2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module and2

Top level modules:
	and2

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/regFile.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/regFile.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module regFile

Top level modules:
	regFile

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/reg_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/reg_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module reg_16b

Top level modules:
	reg_16b

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/memory2c.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/memory2c.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/memory2c.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/memory2c.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/carrylogic.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/carrylogic.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module carrylogic

Top level modules:
	carrylogic

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/wb.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/wb.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module wb

Top level modules:
	wb

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/fetch.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/fetch.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fetch

Top level modules:
	fetch

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/mux8_1_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/mux8_1_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux8_1_16b

Top level modules:
	mux8_1_16b

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/execute.v {0 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/execute.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module execute
** Error: (vlog-13069) /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/execute.v(40): near "BTR_val": syntax error, unexpected IDENTIFIER, expecting ';' or ','.

} {4.0 5.0} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/proc_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/proc_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/fullAdder_1b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/fullAdder_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fullAdder_1b

Top level modules:
	fullAdder_1b

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/cla_4b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/cla_4b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_4b

Top level modules:
	cla_4b

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/cla_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/cla_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cla_16b

Top level modules:
	cla_16b

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/dec3_to_8.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/dec3_to_8.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dec3_to_8

Top level modules:
	dec3_to_8

} {} {}} /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/dff.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/m/c/mcavoy/private/cs552/phase1/project/demo1/verilog/dff.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dff

Top level modules:
	dff

} {} {}}
