MIG: 19:05:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:05:27 : MIG::Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: D:/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:05:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:05:27 : outputDirectory: c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:05:27 : vivado_mode: xpg_bd
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:27 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 1
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : isPortInterface: 0
MIG: 19:05:28 : HDL Language: Verilog
MIG: 19:05:28 : compInfo: false
MIG: 19:05:28 : Vivado Options xc7a100t csg324 -1
MIG: 19:05:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:05:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:05:28 : xilinx_path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 19:05:28 : Without MYMIG
MIG: 19:05:28 : mig_exec path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:05:28 : mig_exec path: D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:05:28 : mig_bin: D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 19:05:28 : D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_upgrade.out -- c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_upgrade.in
MIG: 19:05:28 : Running D:/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp {c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_upgrade.in} -cg_exc_out {c:/Users/bryan/OneDrive/Documents/Verilog Projects/sample_ddr/sample_ddr.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_upgrade.out} ... 
MIG: 19:05:41 : After isLin
MIG: 19:05:41 : result: 0
