# AXI_WB_TB
#setenv WBTB <path to ROOT>
#source <>/synopsys.lic 
#setenv VERDI_HOME <>/synopsys/verdi3
#setenv PATH $VERDI_HOME/bin:$PATH 
#setenv VCS_HOME <>/synopsys/vcsmx
#setenv PATH $VCS_HOME/bin:$PATH 
#setenv UVM_HOME <>/uvm/1.2b/


#TOOK RTL files from : https://github.com/alexforencich/verilog-wishbone.git 
#AXI STREAM spec : https://developer.arm.com/documentation/ihi0051/b 

