
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Earth/Documents/ei/Blackjack/pa.fromHdl.tcl
# create_project -name Blackjack -dir "C:/Users/Earth/Documents/ei/Blackjack/planAhead_run_3" -part xc3s400tq144-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Earth/Documents/ei/Blackjack/Main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {CardTo7.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Main.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Main $srcset
# add_files [list {Main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s400tq144-4
Using Verific elaboration
Parsing VHDL file "E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Earth/Documents/ei/Blackjack/Main.vhf" into library work
INFO: [Designutils 20-910] Reading macro library E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/tq144/Package.xml
Loading io standards from E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/tq144/SSORules.xml
Loading list of drcs for the architecture : E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library E:/Softwares/XILINX/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Earth/Documents/ei/Blackjack/Main.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_6' [C:/Users/Earth/Documents/ei/Blackjack/Main.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_6' [C:/Users/Earth/Documents/ei/Blackjack/Main.ucf:8]
Finished Parsing UCF File [C:/Users/Earth/Documents/ei/Blackjack/Main.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 8f9c2bc9
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 482.074 ; gain = 72.195
update_compile_order -fileset sim_1
startgroup
set_property package_pin P112 [get_ports XLXN_7]
endgroup
startgroup
set_property package_pin P108 [get_ports XLXN_8]
endgroup
startgroup
set_property package_pin P107 [get_ports XLXN_9]
endgroup
startgroup
set_property package_pin P105 [get_ports XLXN_10]
endgroup
startgroup
set_property package_pin P104 [get_ports XLXN_11]
endgroup
startgroup
set_property package_pin P103 [get_ports XLXN_12]
endgroup
startgroup
set_property package_pin P102 [get_ports XLXN_13]
endgroup
startgroup
set_property package_pin P100 [get_ports XLXN_14]
endgroup
startgroup
set_property package_pin P15 [get_ports XLXN_15]
endgroup
startgroup
set_property package_pin P17 [get_ports XLXN_16]
endgroup
startgroup
set_property package_pin P18 [get_ports XLXN_17]
endgroup
startgroup
set_property package_pin P20 [get_ports XLXN_18]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec 03 23:58:03 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
