// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer18_out_dout,
        layer18_out_num_data_valid,
        layer18_out_fifo_cap,
        layer18_out_empty_n,
        layer18_out_read,
        layer19_out_din,
        layer19_out_num_data_valid,
        layer19_out_fifo_cap,
        layer19_out_full_n,
        layer19_out_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [251:0] layer18_out_dout;
input  [1:0] layer18_out_num_data_valid;
input  [1:0] layer18_out_fifo_cap;
input   layer18_out_empty_n;
output   layer18_out_read;
output  [1023:0] layer19_out_din;
input  [1:0] layer19_out_num_data_valid;
input  [1:0] layer19_out_fifo_cap;
input   layer19_out_full_n;
output   layer19_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer18_out_read;
reg layer19_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer18_out_blk_n;
reg    layer19_out_blk_n;
wire    ap_CS_fsm_state4;
reg   [5:0] trunc_ln43_61_reg_2432;
reg   [5:0] trunc_ln43_62_reg_2437;
reg   [5:0] trunc_ln43_65_reg_2442;
reg   [5:0] trunc_ln43_66_reg_2447;
reg   [5:0] trunc_ln43_67_reg_2452;
reg   [5:0] trunc_ln43_68_reg_2457;
reg   [5:0] trunc_ln43_69_reg_2462;
reg   [5:0] trunc_ln43_70_reg_2467;
reg   [5:0] trunc_ln43_73_reg_2472;
reg   [5:0] trunc_ln43_74_reg_2477;
reg   [5:0] trunc_ln43_75_reg_2482;
reg   [5:0] trunc_ln43_76_reg_2487;
reg   [5:0] trunc_ln43_77_reg_2492;
reg   [5:0] trunc_ln43_78_reg_2497;
reg   [5:0] trunc_ln43_79_reg_2502;
reg   [5:0] trunc_ln43_80_reg_2507;
reg   [5:0] trunc_ln43_81_reg_2512;
reg   [5:0] trunc_ln43_82_reg_2517;
reg   [5:0] trunc_ln43_83_reg_2522;
reg   [5:0] trunc_ln43_84_reg_2527;
reg   [5:0] trunc_ln43_85_reg_2532;
reg   [5:0] trunc_ln43_86_reg_2537;
reg   [5:0] trunc_ln43_87_reg_2542;
reg   [5:0] trunc_ln43_88_reg_2547;
reg   [5:0] trunc_ln43_89_reg_2552;
reg   [5:0] trunc_ln43_90_reg_2557;
reg   [5:0] trunc_ln43_91_reg_2562;
reg   [5:0] trunc_ln43_92_reg_2567;
reg   [5:0] trunc_ln43_93_reg_2572;
reg   [5:0] trunc_ln43_94_reg_2577;
reg   [10:0] mult_V_reg_2582;
reg   [10:0] mult_V_1_reg_2587;
reg   [10:0] mult_V_2_reg_2592;
reg   [10:0] mult_V_3_reg_2597;
reg   [10:0] mult_V_6_reg_2602;
reg   [10:0] mult_V_7_reg_2607;
reg   [10:0] mult_V_14_reg_2612;
reg   [10:0] mult_V_15_reg_2617;
reg   [5:0] tmp_162_reg_2622;
reg   [5:0] tmp_163_reg_2627;
reg   [5:0] tmp_164_reg_2632;
reg   [5:0] tmp_165_reg_2637;
reg   [10:0] mult_V_8_reg_2642;
wire    ap_CS_fsm_state2;
wire   [13:0] add_ln813_68_fu_1921_p2;
reg   [13:0] add_ln813_68_reg_2647;
wire   [11:0] add_ln813_70_fu_1927_p2;
reg   [11:0] add_ln813_70_reg_2652;
wire   [13:0] add_ln813_75_fu_1963_p2;
reg   [13:0] add_ln813_75_reg_2657;
wire   [12:0] add_ln813_80_fu_1979_p2;
reg   [12:0] add_ln813_80_reg_2662;
wire   [12:0] add_ln813_83_fu_1995_p2;
reg   [12:0] add_ln813_83_reg_2667;
wire   [12:0] add_ln813_86_fu_2021_p2;
reg   [12:0] add_ln813_86_reg_2672;
wire   [12:0] add_ln813_90_fu_2037_p2;
reg   [12:0] add_ln813_90_reg_2677;
wire   [12:0] add_ln813_93_fu_2063_p2;
reg   [12:0] add_ln813_93_reg_2682;
wire   [12:0] add_ln813_96_fu_2079_p2;
reg   [12:0] add_ln813_96_reg_2687;
wire   [12:0] add_ln813_99_fu_2105_p2;
reg   [12:0] add_ln813_99_reg_2692;
wire   [15:0] add_ln813_81_fu_2226_p2;
reg   [15:0] add_ln813_81_reg_2697;
wire    ap_CS_fsm_state3;
wire   [13:0] add_ln813_87_fu_2238_p2;
reg   [13:0] add_ln813_87_reg_2702;
wire   [14:0] add_ln813_101_fu_2276_p2;
reg   [14:0] add_ln813_101_reg_2707;
reg    ap_block_state1;
wire   [5:0] trunc_ln1273_fu_585_p1;
wire   [10:0] shl_ln_fu_589_p3;
wire   [11:0] zext_ln1273_fu_597_p1;
wire   [11:0] r_V_fu_601_p2;
wire   [5:0] trunc_ln43_s_fu_215_p4;
wire   [10:0] shl_ln1273_1_fu_617_p3;
wire   [11:0] zext_ln1273_1_fu_625_p1;
wire   [11:0] r_V_105_fu_629_p2;
wire   [5:0] trunc_ln43_59_fu_225_p4;
wire   [10:0] shl_ln1273_2_fu_645_p3;
wire   [11:0] zext_ln1273_2_fu_653_p1;
wire   [11:0] r_V_106_fu_657_p2;
wire   [5:0] trunc_ln43_60_fu_235_p4;
wire   [10:0] shl_ln1273_3_fu_673_p3;
wire   [11:0] zext_ln1273_3_fu_681_p1;
wire   [11:0] r_V_107_fu_685_p2;
wire   [5:0] trunc_ln43_63_fu_265_p4;
wire   [10:0] shl_ln1273_6_fu_701_p3;
wire   [11:0] zext_ln1273_6_fu_709_p1;
wire   [11:0] r_V_110_fu_713_p2;
wire   [5:0] trunc_ln43_64_fu_275_p4;
wire   [10:0] shl_ln1273_7_fu_729_p3;
wire   [11:0] zext_ln1273_7_fu_737_p1;
wire   [11:0] r_V_111_fu_741_p2;
wire   [5:0] trunc_ln43_71_fu_345_p4;
wire   [10:0] shl_ln1273_13_fu_757_p3;
wire   [11:0] zext_ln1273_14_fu_765_p1;
wire   [11:0] r_V_118_fu_769_p2;
wire   [5:0] trunc_ln43_72_fu_355_p4;
wire   [10:0] shl_ln1273_14_fu_785_p3;
wire   [11:0] zext_ln1273_15_fu_793_p1;
wire   [11:0] r_V_119_fu_797_p2;
wire   [10:0] shl_ln1273_4_fu_865_p3;
wire   [11:0] zext_ln1273_4_fu_872_p1;
wire   [11:0] r_V_108_fu_876_p2;
wire   [10:0] mult_V_4_fu_882_p4;
wire   [10:0] shl_ln1273_5_fu_896_p3;
wire   [11:0] zext_ln1273_5_fu_903_p1;
wire   [11:0] r_V_109_fu_907_p2;
wire   [10:0] mult_V_5_fu_913_p4;
wire   [10:0] shl_ln1273_8_fu_933_p3;
wire   [11:0] zext_ln1273_8_fu_940_p1;
wire   [11:0] r_V_112_fu_944_p2;
wire   [10:0] shl_ln1273_9_fu_960_p3;
wire   [11:0] zext_ln1273_9_fu_967_p1;
wire   [11:0] r_V_113_fu_971_p2;
wire   [10:0] mult_V_9_fu_977_p4;
wire   [10:0] shl_ln1273_s_fu_991_p3;
wire   [11:0] zext_ln1273_10_fu_998_p1;
wire   [11:0] r_V_114_fu_1002_p2;
wire   [10:0] mult_V_10_fu_1008_p4;
wire   [10:0] shl_ln1273_10_fu_1022_p3;
wire   [11:0] zext_ln1273_11_fu_1029_p1;
wire   [11:0] r_V_115_fu_1033_p2;
wire   [10:0] mult_V_11_fu_1039_p4;
wire   [10:0] shl_ln1273_11_fu_1053_p3;
wire   [11:0] zext_ln1273_12_fu_1060_p1;
wire   [11:0] r_V_116_fu_1064_p2;
wire   [10:0] mult_V_12_fu_1070_p4;
wire   [10:0] shl_ln1273_12_fu_1084_p3;
wire   [11:0] zext_ln1273_13_fu_1091_p1;
wire   [11:0] r_V_117_fu_1095_p2;
wire   [10:0] mult_V_13_fu_1101_p4;
wire   [10:0] shl_ln1273_15_fu_1121_p3;
wire   [11:0] zext_ln1273_16_fu_1128_p1;
wire   [11:0] r_V_120_fu_1132_p2;
wire   [10:0] mult_V_16_fu_1138_p4;
wire   [10:0] shl_ln1273_16_fu_1152_p3;
wire   [11:0] zext_ln1273_17_fu_1159_p1;
wire   [11:0] r_V_121_fu_1163_p2;
wire   [10:0] mult_V_17_fu_1169_p4;
wire   [10:0] shl_ln1273_17_fu_1183_p3;
wire   [11:0] zext_ln1273_18_fu_1190_p1;
wire   [11:0] r_V_122_fu_1194_p2;
wire   [10:0] mult_V_18_fu_1200_p4;
wire   [10:0] shl_ln1273_18_fu_1214_p3;
wire   [11:0] zext_ln1273_19_fu_1221_p1;
wire   [11:0] r_V_123_fu_1225_p2;
wire   [10:0] mult_V_19_fu_1231_p4;
wire   [10:0] shl_ln1273_19_fu_1245_p3;
wire   [11:0] zext_ln1273_20_fu_1252_p1;
wire   [11:0] r_V_124_fu_1256_p2;
wire   [10:0] mult_V_20_fu_1262_p4;
wire   [10:0] shl_ln1273_20_fu_1276_p3;
wire   [11:0] zext_ln1273_21_fu_1283_p1;
wire   [11:0] r_V_125_fu_1287_p2;
wire   [10:0] mult_V_21_fu_1293_p4;
wire   [10:0] shl_ln1273_21_fu_1307_p3;
wire   [11:0] zext_ln1273_22_fu_1314_p1;
wire   [11:0] r_V_126_fu_1318_p2;
wire   [10:0] mult_V_22_fu_1324_p4;
wire   [10:0] shl_ln1273_22_fu_1338_p3;
wire   [11:0] zext_ln1273_23_fu_1345_p1;
wire   [11:0] r_V_127_fu_1349_p2;
wire   [10:0] mult_V_23_fu_1355_p4;
wire   [10:0] shl_ln1273_23_fu_1369_p3;
wire   [11:0] zext_ln1273_24_fu_1376_p1;
wire   [11:0] r_V_128_fu_1380_p2;
wire   [10:0] mult_V_24_fu_1386_p4;
wire   [10:0] shl_ln1273_24_fu_1400_p3;
wire   [11:0] zext_ln1273_25_fu_1407_p1;
wire   [11:0] r_V_129_fu_1411_p2;
wire   [10:0] mult_V_25_fu_1417_p4;
wire   [10:0] shl_ln1273_25_fu_1431_p3;
wire   [11:0] zext_ln1273_26_fu_1438_p1;
wire   [11:0] r_V_130_fu_1442_p2;
wire   [10:0] mult_V_26_fu_1448_p4;
wire   [10:0] shl_ln1273_26_fu_1462_p3;
wire   [11:0] zext_ln1273_27_fu_1469_p1;
wire   [11:0] r_V_131_fu_1473_p2;
wire   [10:0] mult_V_27_fu_1479_p4;
wire   [10:0] shl_ln1273_27_fu_1493_p3;
wire   [11:0] zext_ln1273_28_fu_1500_p1;
wire   [11:0] r_V_132_fu_1504_p2;
wire   [10:0] mult_V_28_fu_1510_p4;
wire   [10:0] shl_ln1273_28_fu_1524_p3;
wire   [11:0] zext_ln1273_29_fu_1531_p1;
wire   [11:0] r_V_133_fu_1535_p2;
wire   [10:0] mult_V_29_fu_1541_p4;
wire   [10:0] shl_ln1273_29_fu_1555_p3;
wire   [11:0] zext_ln1273_30_fu_1562_p1;
wire   [11:0] r_V_134_fu_1566_p2;
wire   [10:0] mult_V_30_fu_1572_p4;
wire   [10:0] shl_ln1273_30_fu_1586_p3;
wire   [11:0] zext_ln1273_31_fu_1593_p1;
wire   [11:0] r_V_135_fu_1597_p2;
wire   [10:0] mult_V_31_fu_1603_p4;
wire   [10:0] shl_ln1273_31_fu_1617_p3;
wire   [11:0] zext_ln1273_32_fu_1624_p1;
wire   [11:0] r_V_136_fu_1628_p2;
wire   [10:0] mult_V_32_fu_1634_p4;
wire   [10:0] shl_ln1273_32_fu_1648_p3;
wire   [11:0] zext_ln1273_33_fu_1655_p1;
wire   [11:0] r_V_137_fu_1659_p2;
wire   [10:0] mult_V_33_fu_1665_p4;
wire   [10:0] shl_ln1273_33_fu_1679_p3;
wire   [11:0] zext_ln1273_34_fu_1686_p1;
wire   [11:0] r_V_138_fu_1690_p2;
wire   [10:0] mult_V_34_fu_1696_p4;
wire   [10:0] shl_ln1273_34_fu_1710_p3;
wire   [11:0] zext_ln1273_35_fu_1717_p1;
wire   [11:0] r_V_139_fu_1721_p2;
wire   [10:0] mult_V_35_fu_1727_p4;
wire   [10:0] shl_ln1273_35_fu_1741_p3;
wire   [11:0] zext_ln1273_36_fu_1748_p1;
wire   [11:0] r_V_140_fu_1752_p2;
wire   [10:0] mult_V_36_fu_1758_p4;
wire   [10:0] shl_ln1273_36_fu_1772_p3;
wire   [11:0] zext_ln1273_37_fu_1779_p1;
wire   [11:0] r_V_141_fu_1783_p2;
wire   [10:0] mult_V_37_fu_1789_p4;
wire   [10:0] shl_ln1273_37_fu_1803_p3;
wire   [11:0] zext_ln1273_38_fu_1810_p1;
wire   [11:0] r_V_142_fu_1814_p2;
wire   [10:0] mult_V_38_fu_1820_p4;
wire   [10:0] shl_ln1273_40_fu_1834_p3;
wire   [11:0] zext_ln1273_41_fu_1841_p1;
wire   [11:0] r_V_145_fu_1845_p2;
wire   [10:0] mult_V_41_fu_1851_p4;
wire  signed [11:0] sext_ln17_1_fu_856_p1;
wire  signed [11:0] sext_ln17_fu_853_p1;
wire   [11:0] add_ln813_fu_1865_p2;
wire  signed [11:0] sext_ln17_2_fu_859_p1;
wire  signed [11:0] sext_ln17_3_fu_862_p1;
wire   [11:0] add_ln813_63_fu_1875_p2;
wire  signed [12:0] sext_ln813_4_fu_1881_p1;
wire  signed [12:0] sext_ln813_fu_1871_p1;
wire   [12:0] add_ln813_64_fu_1885_p2;
wire  signed [13:0] sext_ln813_1_fu_1891_p1;
wire  signed [13:0] sext_ln17_4_fu_892_p1;
wire  signed [11:0] sext_ln17_6_fu_927_p1;
wire  signed [11:0] sext_ln17_7_fu_930_p1;
wire   [11:0] add_ln813_66_fu_1901_p2;
wire  signed [12:0] sext_ln813_5_fu_1907_p1;
wire  signed [12:0] sext_ln17_5_fu_923_p1;
wire   [12:0] add_ln813_67_fu_1911_p2;
wire  signed [13:0] sext_ln813_6_fu_1917_p1;
wire   [13:0] add_ln813_65_fu_1895_p2;
wire  signed [11:0] sext_ln17_9_fu_987_p1;
wire  signed [11:0] sext_ln17_10_fu_1018_p1;
wire  signed [11:0] sext_ln17_11_fu_1049_p1;
wire  signed [11:0] sext_ln17_12_fu_1080_p1;
wire   [11:0] add_ln813_72_fu_1933_p2;
wire  signed [11:0] sext_ln17_14_fu_1115_p1;
wire  signed [11:0] sext_ln17_15_fu_1118_p1;
wire   [11:0] add_ln813_73_fu_1943_p2;
wire  signed [12:0] sext_ln813_9_fu_1949_p1;
wire  signed [12:0] sext_ln17_13_fu_1111_p1;
wire   [12:0] add_ln813_74_fu_1953_p2;
wire  signed [13:0] sext_ln813_10_fu_1959_p1;
wire  signed [13:0] sext_ln813_8_fu_1939_p1;
wire  signed [11:0] sext_ln17_37_fu_1799_p1;
wire  signed [11:0] sext_ln17_34_fu_1706_p1;
wire   [11:0] add_ln813_79_fu_1969_p2;
wire  signed [12:0] sext_ln813_13_fu_1975_p1;
wire  signed [12:0] sext_ln17_38_fu_1830_p1;
wire  signed [11:0] sext_ln17_35_fu_1737_p1;
wire  signed [11:0] sext_ln17_28_fu_1520_p1;
wire   [11:0] add_ln813_82_fu_1985_p2;
wire  signed [12:0] sext_ln813_15_fu_1991_p1;
wire  signed [12:0] sext_ln17_36_fu_1768_p1;
wire  signed [11:0] sext_ln17_30_fu_1582_p1;
wire  signed [11:0] sext_ln17_29_fu_1551_p1;
wire   [11:0] add_ln813_84_fu_2001_p2;
wire  signed [11:0] sext_ln17_31_fu_1613_p1;
wire  signed [11:0] sext_ln17_33_fu_1675_p1;
wire   [11:0] add_ln813_85_fu_2011_p2;
wire  signed [12:0] sext_ln813_18_fu_2017_p1;
wire  signed [12:0] sext_ln813_17_fu_2007_p1;
wire  signed [11:0] sext_ln17_17_fu_1179_p1;
wire  signed [11:0] sext_ln17_16_fu_1148_p1;
wire   [11:0] add_ln813_89_fu_2027_p2;
wire  signed [12:0] sext_ln813_21_fu_2033_p1;
wire  signed [12:0] sext_ln17_32_fu_1644_p1;
wire  signed [11:0] sext_ln17_18_fu_1210_p1;
wire  signed [11:0] sext_ln17_20_fu_1272_p1;
wire   [11:0] add_ln813_91_fu_2043_p2;
wire  signed [11:0] sext_ln17_19_fu_1241_p1;
wire  signed [11:0] sext_ln17_21_fu_1303_p1;
wire   [11:0] add_ln813_92_fu_2053_p2;
wire  signed [12:0] sext_ln813_24_fu_2059_p1;
wire  signed [12:0] sext_ln813_23_fu_2049_p1;
wire  signed [11:0] sext_ln17_22_fu_1334_p1;
wire  signed [11:0] sext_ln17_25_fu_1427_p1;
wire   [11:0] add_ln813_95_fu_2069_p2;
wire  signed [12:0] sext_ln813_27_fu_2075_p1;
wire  signed [12:0] sext_ln17_23_fu_1365_p1;
wire  signed [11:0] sext_ln17_24_fu_1396_p1;
wire  signed [11:0] sext_ln17_27_fu_1489_p1;
wire   [11:0] add_ln813_97_fu_2085_p2;
wire  signed [11:0] sext_ln17_26_fu_1458_p1;
wire  signed [11:0] sext_ln17_41_fu_1861_p1;
wire   [11:0] add_ln813_98_fu_2095_p2;
wire  signed [12:0] sext_ln813_30_fu_2101_p1;
wire  signed [12:0] sext_ln813_29_fu_2091_p1;
wire   [10:0] shl_ln1273_38_fu_2114_p3;
wire   [11:0] zext_ln1273_39_fu_2121_p1;
wire   [11:0] r_V_143_fu_2125_p2;
wire   [10:0] mult_V_39_fu_2131_p4;
wire   [10:0] shl_ln1273_39_fu_2145_p3;
wire   [11:0] zext_ln1273_40_fu_2152_p1;
wire   [11:0] r_V_144_fu_2156_p2;
wire   [10:0] mult_V_40_fu_2162_p4;
wire  signed [14:0] sext_ln813_2_fu_2176_p1;
wire  signed [14:0] sext_ln17_8_fu_2111_p1;
wire  signed [14:0] sext_ln813_7_fu_2185_p1;
wire   [14:0] add_ln813_69_fu_2179_p2;
wire  signed [14:0] sext_ln813_11_fu_2194_p1;
wire   [14:0] add_ln813_71_fu_2188_p2;
wire   [14:0] add_ln813_76_fu_2197_p2;
wire  signed [11:0] sext_ln17_39_fu_2141_p1;
wire  signed [11:0] sext_ln17_40_fu_2172_p1;
wire   [11:0] add_ln813_77_fu_2207_p2;
wire  signed [15:0] sext_ln813_12_fu_2213_p1;
wire  signed [15:0] sext_ln813_3_fu_2203_p1;
wire  signed [15:0] sext_ln813_14_fu_2223_p1;
wire   [15:0] add_ln813_78_fu_2217_p2;
wire  signed [13:0] sext_ln813_19_fu_2235_p1;
wire  signed [13:0] sext_ln813_16_fu_2232_p1;
wire  signed [13:0] sext_ln813_25_fu_2247_p1;
wire  signed [13:0] sext_ln813_22_fu_2244_p1;
wire   [13:0] add_ln813_94_fu_2250_p2;
wire  signed [13:0] sext_ln813_31_fu_2263_p1;
wire  signed [13:0] sext_ln813_28_fu_2260_p1;
wire   [13:0] add_ln813_100_fu_2266_p2;
wire  signed [14:0] sext_ln813_32_fu_2272_p1;
wire  signed [14:0] sext_ln813_26_fu_2256_p1;
wire  signed [15:0] sext_ln813_20_fu_2282_p1;
wire  signed [15:0] sext_ln813_33_fu_2290_p1;
wire   [15:0] add_ln813_88_fu_2285_p2;
wire   [15:0] res_V_fu_2293_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln813_101_reg_2707[14 : 4] <= add_ln813_101_fu_2276_p2[14 : 4];
        add_ln813_81_reg_2697[15 : 4] <= add_ln813_81_fu_2226_p2[15 : 4];
        add_ln813_87_reg_2702[13 : 4] <= add_ln813_87_fu_2238_p2[13 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln813_68_reg_2647[13 : 4] <= add_ln813_68_fu_1921_p2[13 : 4];
        add_ln813_70_reg_2652[11 : 4] <= add_ln813_70_fu_1927_p2[11 : 4];
        add_ln813_75_reg_2657[13 : 4] <= add_ln813_75_fu_1963_p2[13 : 4];
        add_ln813_80_reg_2662[12 : 4] <= add_ln813_80_fu_1979_p2[12 : 4];
        add_ln813_83_reg_2667[12 : 4] <= add_ln813_83_fu_1995_p2[12 : 4];
        add_ln813_86_reg_2672[12 : 4] <= add_ln813_86_fu_2021_p2[12 : 4];
        add_ln813_90_reg_2677[12 : 4] <= add_ln813_90_fu_2037_p2[12 : 4];
        add_ln813_93_reg_2682[12 : 4] <= add_ln813_93_fu_2063_p2[12 : 4];
        add_ln813_96_reg_2687[12 : 4] <= add_ln813_96_fu_2079_p2[12 : 4];
        add_ln813_99_reg_2692[12 : 4] <= add_ln813_99_fu_2105_p2[12 : 4];
        mult_V_8_reg_2642 <= {{r_V_112_fu_944_p2[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mult_V_14_reg_2612 <= {{r_V_118_fu_769_p2[11:1]}};
        mult_V_15_reg_2617 <= {{r_V_119_fu_797_p2[11:1]}};
        mult_V_1_reg_2587 <= {{r_V_105_fu_629_p2[11:1]}};
        mult_V_2_reg_2592 <= {{r_V_106_fu_657_p2[11:1]}};
        mult_V_3_reg_2597 <= {{r_V_107_fu_685_p2[11:1]}};
        mult_V_6_reg_2602 <= {{r_V_110_fu_713_p2[11:1]}};
        mult_V_7_reg_2607 <= {{r_V_111_fu_741_p2[11:1]}};
        mult_V_reg_2582 <= {{r_V_fu_601_p2[11:1]}};
        tmp_162_reg_2622 <= {{layer18_out_dout[233:228]}};
        tmp_163_reg_2627 <= {{layer18_out_dout[239:234]}};
        tmp_164_reg_2632 <= {{layer18_out_dout[245:240]}};
        tmp_165_reg_2637 <= {{layer18_out_dout[251:246]}};
        trunc_ln43_61_reg_2432 <= {{layer18_out_dout[29:24]}};
        trunc_ln43_62_reg_2437 <= {{layer18_out_dout[35:30]}};
        trunc_ln43_65_reg_2442 <= {{layer18_out_dout[53:48]}};
        trunc_ln43_66_reg_2447 <= {{layer18_out_dout[59:54]}};
        trunc_ln43_67_reg_2452 <= {{layer18_out_dout[65:60]}};
        trunc_ln43_68_reg_2457 <= {{layer18_out_dout[71:66]}};
        trunc_ln43_69_reg_2462 <= {{layer18_out_dout[77:72]}};
        trunc_ln43_70_reg_2467 <= {{layer18_out_dout[83:78]}};
        trunc_ln43_73_reg_2472 <= {{layer18_out_dout[101:96]}};
        trunc_ln43_74_reg_2477 <= {{layer18_out_dout[107:102]}};
        trunc_ln43_75_reg_2482 <= {{layer18_out_dout[113:108]}};
        trunc_ln43_76_reg_2487 <= {{layer18_out_dout[119:114]}};
        trunc_ln43_77_reg_2492 <= {{layer18_out_dout[125:120]}};
        trunc_ln43_78_reg_2497 <= {{layer18_out_dout[131:126]}};
        trunc_ln43_79_reg_2502 <= {{layer18_out_dout[137:132]}};
        trunc_ln43_80_reg_2507 <= {{layer18_out_dout[143:138]}};
        trunc_ln43_81_reg_2512 <= {{layer18_out_dout[149:144]}};
        trunc_ln43_82_reg_2517 <= {{layer18_out_dout[155:150]}};
        trunc_ln43_83_reg_2522 <= {{layer18_out_dout[161:156]}};
        trunc_ln43_84_reg_2527 <= {{layer18_out_dout[167:162]}};
        trunc_ln43_85_reg_2532 <= {{layer18_out_dout[173:168]}};
        trunc_ln43_86_reg_2537 <= {{layer18_out_dout[179:174]}};
        trunc_ln43_87_reg_2542 <= {{layer18_out_dout[185:180]}};
        trunc_ln43_88_reg_2547 <= {{layer18_out_dout[191:186]}};
        trunc_ln43_89_reg_2552 <= {{layer18_out_dout[197:192]}};
        trunc_ln43_90_reg_2557 <= {{layer18_out_dout[203:198]}};
        trunc_ln43_91_reg_2562 <= {{layer18_out_dout[209:204]}};
        trunc_ln43_92_reg_2567 <= {{layer18_out_dout[215:210]}};
        trunc_ln43_93_reg_2572 <= {{layer18_out_dout[221:216]}};
        trunc_ln43_94_reg_2577 <= {{layer18_out_dout[227:222]}};
    end
end

always @ (*) begin
    if (((layer18_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((layer19_out_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer18_out_blk_n = layer18_out_empty_n;
    end else begin
        layer18_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer18_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer18_out_read = 1'b1;
    end else begin
        layer18_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer19_out_blk_n = layer19_out_full_n;
    end else begin
        layer19_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        layer19_out_write = 1'b1;
    end else begin
        layer19_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((layer18_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((layer19_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln813_100_fu_2266_p2 = ($signed(sext_ln813_31_fu_2263_p1) + $signed(sext_ln813_28_fu_2260_p1));

assign add_ln813_101_fu_2276_p2 = ($signed(sext_ln813_32_fu_2272_p1) + $signed(sext_ln813_26_fu_2256_p1));

assign add_ln813_63_fu_1875_p2 = ($signed(sext_ln17_2_fu_859_p1) + $signed(sext_ln17_3_fu_862_p1));

assign add_ln813_64_fu_1885_p2 = ($signed(sext_ln813_4_fu_1881_p1) + $signed(sext_ln813_fu_1871_p1));

assign add_ln813_65_fu_1895_p2 = ($signed(sext_ln813_1_fu_1891_p1) + $signed(sext_ln17_4_fu_892_p1));

assign add_ln813_66_fu_1901_p2 = ($signed(sext_ln17_6_fu_927_p1) + $signed(sext_ln17_7_fu_930_p1));

assign add_ln813_67_fu_1911_p2 = ($signed(sext_ln813_5_fu_1907_p1) + $signed(sext_ln17_5_fu_923_p1));

assign add_ln813_68_fu_1921_p2 = ($signed(sext_ln813_6_fu_1917_p1) + $signed(add_ln813_65_fu_1895_p2));

assign add_ln813_69_fu_2179_p2 = ($signed(sext_ln813_2_fu_2176_p1) + $signed(sext_ln17_8_fu_2111_p1));

assign add_ln813_70_fu_1927_p2 = ($signed(sext_ln17_9_fu_987_p1) + $signed(sext_ln17_10_fu_1018_p1));

assign add_ln813_71_fu_2188_p2 = ($signed(sext_ln813_7_fu_2185_p1) + $signed(add_ln813_69_fu_2179_p2));

assign add_ln813_72_fu_1933_p2 = ($signed(sext_ln17_11_fu_1049_p1) + $signed(sext_ln17_12_fu_1080_p1));

assign add_ln813_73_fu_1943_p2 = ($signed(sext_ln17_14_fu_1115_p1) + $signed(sext_ln17_15_fu_1118_p1));

assign add_ln813_74_fu_1953_p2 = ($signed(sext_ln813_9_fu_1949_p1) + $signed(sext_ln17_13_fu_1111_p1));

assign add_ln813_75_fu_1963_p2 = ($signed(sext_ln813_10_fu_1959_p1) + $signed(sext_ln813_8_fu_1939_p1));

assign add_ln813_76_fu_2197_p2 = ($signed(sext_ln813_11_fu_2194_p1) + $signed(add_ln813_71_fu_2188_p2));

assign add_ln813_77_fu_2207_p2 = ($signed(sext_ln17_39_fu_2141_p1) + $signed(sext_ln17_40_fu_2172_p1));

assign add_ln813_78_fu_2217_p2 = ($signed(sext_ln813_12_fu_2213_p1) + $signed(sext_ln813_3_fu_2203_p1));

assign add_ln813_79_fu_1969_p2 = ($signed(sext_ln17_37_fu_1799_p1) + $signed(sext_ln17_34_fu_1706_p1));

assign add_ln813_80_fu_1979_p2 = ($signed(sext_ln813_13_fu_1975_p1) + $signed(sext_ln17_38_fu_1830_p1));

assign add_ln813_81_fu_2226_p2 = ($signed(sext_ln813_14_fu_2223_p1) + $signed(add_ln813_78_fu_2217_p2));

assign add_ln813_82_fu_1985_p2 = ($signed(sext_ln17_35_fu_1737_p1) + $signed(sext_ln17_28_fu_1520_p1));

assign add_ln813_83_fu_1995_p2 = ($signed(sext_ln813_15_fu_1991_p1) + $signed(sext_ln17_36_fu_1768_p1));

assign add_ln813_84_fu_2001_p2 = ($signed(sext_ln17_30_fu_1582_p1) + $signed(sext_ln17_29_fu_1551_p1));

assign add_ln813_85_fu_2011_p2 = ($signed(sext_ln17_31_fu_1613_p1) + $signed(sext_ln17_33_fu_1675_p1));

assign add_ln813_86_fu_2021_p2 = ($signed(sext_ln813_18_fu_2017_p1) + $signed(sext_ln813_17_fu_2007_p1));

assign add_ln813_87_fu_2238_p2 = ($signed(sext_ln813_19_fu_2235_p1) + $signed(sext_ln813_16_fu_2232_p1));

assign add_ln813_88_fu_2285_p2 = ($signed(sext_ln813_20_fu_2282_p1) + $signed(add_ln813_81_reg_2697));

assign add_ln813_89_fu_2027_p2 = ($signed(sext_ln17_17_fu_1179_p1) + $signed(sext_ln17_16_fu_1148_p1));

assign add_ln813_90_fu_2037_p2 = ($signed(sext_ln813_21_fu_2033_p1) + $signed(sext_ln17_32_fu_1644_p1));

assign add_ln813_91_fu_2043_p2 = ($signed(sext_ln17_18_fu_1210_p1) + $signed(sext_ln17_20_fu_1272_p1));

assign add_ln813_92_fu_2053_p2 = ($signed(sext_ln17_19_fu_1241_p1) + $signed(sext_ln17_21_fu_1303_p1));

assign add_ln813_93_fu_2063_p2 = ($signed(sext_ln813_24_fu_2059_p1) + $signed(sext_ln813_23_fu_2049_p1));

assign add_ln813_94_fu_2250_p2 = ($signed(sext_ln813_25_fu_2247_p1) + $signed(sext_ln813_22_fu_2244_p1));

assign add_ln813_95_fu_2069_p2 = ($signed(sext_ln17_22_fu_1334_p1) + $signed(sext_ln17_25_fu_1427_p1));

assign add_ln813_96_fu_2079_p2 = ($signed(sext_ln813_27_fu_2075_p1) + $signed(sext_ln17_23_fu_1365_p1));

assign add_ln813_97_fu_2085_p2 = ($signed(sext_ln17_24_fu_1396_p1) + $signed(sext_ln17_27_fu_1489_p1));

assign add_ln813_98_fu_2095_p2 = ($signed(sext_ln17_26_fu_1458_p1) + $signed(sext_ln17_41_fu_1861_p1));

assign add_ln813_99_fu_2105_p2 = ($signed(sext_ln813_30_fu_2101_p1) + $signed(sext_ln813_29_fu_2091_p1));

assign add_ln813_fu_1865_p2 = ($signed(sext_ln17_1_fu_856_p1) + $signed(sext_ln17_fu_853_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((layer18_out_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign layer19_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{res_V_fu_2293_p2}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}}, {res_V_fu_2293_p2}};

assign mult_V_10_fu_1008_p4 = {{r_V_114_fu_1002_p2[11:1]}};

assign mult_V_11_fu_1039_p4 = {{r_V_115_fu_1033_p2[11:1]}};

assign mult_V_12_fu_1070_p4 = {{r_V_116_fu_1064_p2[11:1]}};

assign mult_V_13_fu_1101_p4 = {{r_V_117_fu_1095_p2[11:1]}};

assign mult_V_16_fu_1138_p4 = {{r_V_120_fu_1132_p2[11:1]}};

assign mult_V_17_fu_1169_p4 = {{r_V_121_fu_1163_p2[11:1]}};

assign mult_V_18_fu_1200_p4 = {{r_V_122_fu_1194_p2[11:1]}};

assign mult_V_19_fu_1231_p4 = {{r_V_123_fu_1225_p2[11:1]}};

assign mult_V_20_fu_1262_p4 = {{r_V_124_fu_1256_p2[11:1]}};

assign mult_V_21_fu_1293_p4 = {{r_V_125_fu_1287_p2[11:1]}};

assign mult_V_22_fu_1324_p4 = {{r_V_126_fu_1318_p2[11:1]}};

assign mult_V_23_fu_1355_p4 = {{r_V_127_fu_1349_p2[11:1]}};

assign mult_V_24_fu_1386_p4 = {{r_V_128_fu_1380_p2[11:1]}};

assign mult_V_25_fu_1417_p4 = {{r_V_129_fu_1411_p2[11:1]}};

assign mult_V_26_fu_1448_p4 = {{r_V_130_fu_1442_p2[11:1]}};

assign mult_V_27_fu_1479_p4 = {{r_V_131_fu_1473_p2[11:1]}};

assign mult_V_28_fu_1510_p4 = {{r_V_132_fu_1504_p2[11:1]}};

assign mult_V_29_fu_1541_p4 = {{r_V_133_fu_1535_p2[11:1]}};

assign mult_V_30_fu_1572_p4 = {{r_V_134_fu_1566_p2[11:1]}};

assign mult_V_31_fu_1603_p4 = {{r_V_135_fu_1597_p2[11:1]}};

assign mult_V_32_fu_1634_p4 = {{r_V_136_fu_1628_p2[11:1]}};

assign mult_V_33_fu_1665_p4 = {{r_V_137_fu_1659_p2[11:1]}};

assign mult_V_34_fu_1696_p4 = {{r_V_138_fu_1690_p2[11:1]}};

assign mult_V_35_fu_1727_p4 = {{r_V_139_fu_1721_p2[11:1]}};

assign mult_V_36_fu_1758_p4 = {{r_V_140_fu_1752_p2[11:1]}};

assign mult_V_37_fu_1789_p4 = {{r_V_141_fu_1783_p2[11:1]}};

assign mult_V_38_fu_1820_p4 = {{r_V_142_fu_1814_p2[11:1]}};

assign mult_V_39_fu_2131_p4 = {{r_V_143_fu_2125_p2[11:1]}};

assign mult_V_40_fu_2162_p4 = {{r_V_144_fu_2156_p2[11:1]}};

assign mult_V_41_fu_1851_p4 = {{r_V_145_fu_1845_p2[11:1]}};

assign mult_V_4_fu_882_p4 = {{r_V_108_fu_876_p2[11:1]}};

assign mult_V_5_fu_913_p4 = {{r_V_109_fu_907_p2[11:1]}};

assign mult_V_9_fu_977_p4 = {{r_V_113_fu_971_p2[11:1]}};

assign r_V_105_fu_629_p2 = (12'd0 - zext_ln1273_1_fu_625_p1);

assign r_V_106_fu_657_p2 = (12'd0 - zext_ln1273_2_fu_653_p1);

assign r_V_107_fu_685_p2 = (12'd0 - zext_ln1273_3_fu_681_p1);

assign r_V_108_fu_876_p2 = (12'd0 - zext_ln1273_4_fu_872_p1);

assign r_V_109_fu_907_p2 = (12'd0 - zext_ln1273_5_fu_903_p1);

assign r_V_110_fu_713_p2 = (12'd0 - zext_ln1273_6_fu_709_p1);

assign r_V_111_fu_741_p2 = (12'd0 - zext_ln1273_7_fu_737_p1);

assign r_V_112_fu_944_p2 = (12'd0 - zext_ln1273_8_fu_940_p1);

assign r_V_113_fu_971_p2 = (12'd0 - zext_ln1273_9_fu_967_p1);

assign r_V_114_fu_1002_p2 = (12'd0 - zext_ln1273_10_fu_998_p1);

assign r_V_115_fu_1033_p2 = (12'd0 - zext_ln1273_11_fu_1029_p1);

assign r_V_116_fu_1064_p2 = (12'd0 - zext_ln1273_12_fu_1060_p1);

assign r_V_117_fu_1095_p2 = (12'd0 - zext_ln1273_13_fu_1091_p1);

assign r_V_118_fu_769_p2 = (12'd0 - zext_ln1273_14_fu_765_p1);

assign r_V_119_fu_797_p2 = (12'd0 - zext_ln1273_15_fu_793_p1);

assign r_V_120_fu_1132_p2 = (12'd0 - zext_ln1273_16_fu_1128_p1);

assign r_V_121_fu_1163_p2 = (12'd0 - zext_ln1273_17_fu_1159_p1);

assign r_V_122_fu_1194_p2 = (12'd0 - zext_ln1273_18_fu_1190_p1);

assign r_V_123_fu_1225_p2 = (12'd0 - zext_ln1273_19_fu_1221_p1);

assign r_V_124_fu_1256_p2 = (12'd0 - zext_ln1273_20_fu_1252_p1);

assign r_V_125_fu_1287_p2 = (12'd0 - zext_ln1273_21_fu_1283_p1);

assign r_V_126_fu_1318_p2 = (12'd0 - zext_ln1273_22_fu_1314_p1);

assign r_V_127_fu_1349_p2 = (12'd0 - zext_ln1273_23_fu_1345_p1);

assign r_V_128_fu_1380_p2 = (12'd0 - zext_ln1273_24_fu_1376_p1);

assign r_V_129_fu_1411_p2 = (12'd0 - zext_ln1273_25_fu_1407_p1);

assign r_V_130_fu_1442_p2 = (12'd0 - zext_ln1273_26_fu_1438_p1);

assign r_V_131_fu_1473_p2 = (12'd0 - zext_ln1273_27_fu_1469_p1);

assign r_V_132_fu_1504_p2 = (12'd0 - zext_ln1273_28_fu_1500_p1);

assign r_V_133_fu_1535_p2 = (12'd0 - zext_ln1273_29_fu_1531_p1);

assign r_V_134_fu_1566_p2 = (12'd0 - zext_ln1273_30_fu_1562_p1);

assign r_V_135_fu_1597_p2 = (12'd0 - zext_ln1273_31_fu_1593_p1);

assign r_V_136_fu_1628_p2 = (12'd0 - zext_ln1273_32_fu_1624_p1);

assign r_V_137_fu_1659_p2 = (12'd0 - zext_ln1273_33_fu_1655_p1);

assign r_V_138_fu_1690_p2 = (12'd0 - zext_ln1273_34_fu_1686_p1);

assign r_V_139_fu_1721_p2 = (12'd0 - zext_ln1273_35_fu_1717_p1);

assign r_V_140_fu_1752_p2 = (12'd0 - zext_ln1273_36_fu_1748_p1);

assign r_V_141_fu_1783_p2 = (12'd0 - zext_ln1273_37_fu_1779_p1);

assign r_V_142_fu_1814_p2 = (12'd0 - zext_ln1273_38_fu_1810_p1);

assign r_V_143_fu_2125_p2 = (12'd0 - zext_ln1273_39_fu_2121_p1);

assign r_V_144_fu_2156_p2 = (12'd0 - zext_ln1273_40_fu_2152_p1);

assign r_V_145_fu_1845_p2 = (12'd0 - zext_ln1273_41_fu_1841_p1);

assign r_V_fu_601_p2 = (12'd0 - zext_ln1273_fu_597_p1);

assign res_V_fu_2293_p2 = ($signed(sext_ln813_33_fu_2290_p1) + $signed(add_ln813_88_fu_2285_p2));

assign sext_ln17_10_fu_1018_p1 = $signed(mult_V_10_fu_1008_p4);

assign sext_ln17_11_fu_1049_p1 = $signed(mult_V_11_fu_1039_p4);

assign sext_ln17_12_fu_1080_p1 = $signed(mult_V_12_fu_1070_p4);

assign sext_ln17_13_fu_1111_p1 = $signed(mult_V_13_fu_1101_p4);

assign sext_ln17_14_fu_1115_p1 = $signed(mult_V_14_reg_2612);

assign sext_ln17_15_fu_1118_p1 = $signed(mult_V_15_reg_2617);

assign sext_ln17_16_fu_1148_p1 = $signed(mult_V_16_fu_1138_p4);

assign sext_ln17_17_fu_1179_p1 = $signed(mult_V_17_fu_1169_p4);

assign sext_ln17_18_fu_1210_p1 = $signed(mult_V_18_fu_1200_p4);

assign sext_ln17_19_fu_1241_p1 = $signed(mult_V_19_fu_1231_p4);

assign sext_ln17_1_fu_856_p1 = $signed(mult_V_1_reg_2587);

assign sext_ln17_20_fu_1272_p1 = $signed(mult_V_20_fu_1262_p4);

assign sext_ln17_21_fu_1303_p1 = $signed(mult_V_21_fu_1293_p4);

assign sext_ln17_22_fu_1334_p1 = $signed(mult_V_22_fu_1324_p4);

assign sext_ln17_23_fu_1365_p1 = $signed(mult_V_23_fu_1355_p4);

assign sext_ln17_24_fu_1396_p1 = $signed(mult_V_24_fu_1386_p4);

assign sext_ln17_25_fu_1427_p1 = $signed(mult_V_25_fu_1417_p4);

assign sext_ln17_26_fu_1458_p1 = $signed(mult_V_26_fu_1448_p4);

assign sext_ln17_27_fu_1489_p1 = $signed(mult_V_27_fu_1479_p4);

assign sext_ln17_28_fu_1520_p1 = $signed(mult_V_28_fu_1510_p4);

assign sext_ln17_29_fu_1551_p1 = $signed(mult_V_29_fu_1541_p4);

assign sext_ln17_2_fu_859_p1 = $signed(mult_V_2_reg_2592);

assign sext_ln17_30_fu_1582_p1 = $signed(mult_V_30_fu_1572_p4);

assign sext_ln17_31_fu_1613_p1 = $signed(mult_V_31_fu_1603_p4);

assign sext_ln17_32_fu_1644_p1 = $signed(mult_V_32_fu_1634_p4);

assign sext_ln17_33_fu_1675_p1 = $signed(mult_V_33_fu_1665_p4);

assign sext_ln17_34_fu_1706_p1 = $signed(mult_V_34_fu_1696_p4);

assign sext_ln17_35_fu_1737_p1 = $signed(mult_V_35_fu_1727_p4);

assign sext_ln17_36_fu_1768_p1 = $signed(mult_V_36_fu_1758_p4);

assign sext_ln17_37_fu_1799_p1 = $signed(mult_V_37_fu_1789_p4);

assign sext_ln17_38_fu_1830_p1 = $signed(mult_V_38_fu_1820_p4);

assign sext_ln17_39_fu_2141_p1 = $signed(mult_V_39_fu_2131_p4);

assign sext_ln17_3_fu_862_p1 = $signed(mult_V_3_reg_2597);

assign sext_ln17_40_fu_2172_p1 = $signed(mult_V_40_fu_2162_p4);

assign sext_ln17_41_fu_1861_p1 = $signed(mult_V_41_fu_1851_p4);

assign sext_ln17_4_fu_892_p1 = $signed(mult_V_4_fu_882_p4);

assign sext_ln17_5_fu_923_p1 = $signed(mult_V_5_fu_913_p4);

assign sext_ln17_6_fu_927_p1 = $signed(mult_V_6_reg_2602);

assign sext_ln17_7_fu_930_p1 = $signed(mult_V_7_reg_2607);

assign sext_ln17_8_fu_2111_p1 = $signed(mult_V_8_reg_2642);

assign sext_ln17_9_fu_987_p1 = $signed(mult_V_9_fu_977_p4);

assign sext_ln17_fu_853_p1 = $signed(mult_V_reg_2582);

assign sext_ln813_10_fu_1959_p1 = $signed(add_ln813_74_fu_1953_p2);

assign sext_ln813_11_fu_2194_p1 = $signed(add_ln813_75_reg_2657);

assign sext_ln813_12_fu_2213_p1 = $signed(add_ln813_77_fu_2207_p2);

assign sext_ln813_13_fu_1975_p1 = $signed(add_ln813_79_fu_1969_p2);

assign sext_ln813_14_fu_2223_p1 = $signed(add_ln813_80_reg_2662);

assign sext_ln813_15_fu_1991_p1 = $signed(add_ln813_82_fu_1985_p2);

assign sext_ln813_16_fu_2232_p1 = $signed(add_ln813_83_reg_2667);

assign sext_ln813_17_fu_2007_p1 = $signed(add_ln813_84_fu_2001_p2);

assign sext_ln813_18_fu_2017_p1 = $signed(add_ln813_85_fu_2011_p2);

assign sext_ln813_19_fu_2235_p1 = $signed(add_ln813_86_reg_2672);

assign sext_ln813_1_fu_1891_p1 = $signed(add_ln813_64_fu_1885_p2);

assign sext_ln813_20_fu_2282_p1 = $signed(add_ln813_87_reg_2702);

assign sext_ln813_21_fu_2033_p1 = $signed(add_ln813_89_fu_2027_p2);

assign sext_ln813_22_fu_2244_p1 = $signed(add_ln813_90_reg_2677);

assign sext_ln813_23_fu_2049_p1 = $signed(add_ln813_91_fu_2043_p2);

assign sext_ln813_24_fu_2059_p1 = $signed(add_ln813_92_fu_2053_p2);

assign sext_ln813_25_fu_2247_p1 = $signed(add_ln813_93_reg_2682);

assign sext_ln813_26_fu_2256_p1 = $signed(add_ln813_94_fu_2250_p2);

assign sext_ln813_27_fu_2075_p1 = $signed(add_ln813_95_fu_2069_p2);

assign sext_ln813_28_fu_2260_p1 = $signed(add_ln813_96_reg_2687);

assign sext_ln813_29_fu_2091_p1 = $signed(add_ln813_97_fu_2085_p2);

assign sext_ln813_2_fu_2176_p1 = $signed(add_ln813_68_reg_2647);

assign sext_ln813_30_fu_2101_p1 = $signed(add_ln813_98_fu_2095_p2);

assign sext_ln813_31_fu_2263_p1 = $signed(add_ln813_99_reg_2692);

assign sext_ln813_32_fu_2272_p1 = $signed(add_ln813_100_fu_2266_p2);

assign sext_ln813_33_fu_2290_p1 = $signed(add_ln813_101_reg_2707);

assign sext_ln813_3_fu_2203_p1 = $signed(add_ln813_76_fu_2197_p2);

assign sext_ln813_4_fu_1881_p1 = $signed(add_ln813_63_fu_1875_p2);

assign sext_ln813_5_fu_1907_p1 = $signed(add_ln813_66_fu_1901_p2);

assign sext_ln813_6_fu_1917_p1 = $signed(add_ln813_67_fu_1911_p2);

assign sext_ln813_7_fu_2185_p1 = $signed(add_ln813_70_reg_2652);

assign sext_ln813_8_fu_1939_p1 = $signed(add_ln813_72_fu_1933_p2);

assign sext_ln813_9_fu_1949_p1 = $signed(add_ln813_73_fu_1943_p2);

assign sext_ln813_fu_1871_p1 = $signed(add_ln813_fu_1865_p2);

assign shl_ln1273_10_fu_1022_p3 = {{trunc_ln43_68_reg_2457}, {5'd0}};

assign shl_ln1273_11_fu_1053_p3 = {{trunc_ln43_69_reg_2462}, {5'd0}};

assign shl_ln1273_12_fu_1084_p3 = {{trunc_ln43_70_reg_2467}, {5'd0}};

assign shl_ln1273_13_fu_757_p3 = {{trunc_ln43_71_fu_345_p4}, {5'd0}};

assign shl_ln1273_14_fu_785_p3 = {{trunc_ln43_72_fu_355_p4}, {5'd0}};

assign shl_ln1273_15_fu_1121_p3 = {{trunc_ln43_73_reg_2472}, {5'd0}};

assign shl_ln1273_16_fu_1152_p3 = {{trunc_ln43_74_reg_2477}, {5'd0}};

assign shl_ln1273_17_fu_1183_p3 = {{trunc_ln43_75_reg_2482}, {5'd0}};

assign shl_ln1273_18_fu_1214_p3 = {{trunc_ln43_76_reg_2487}, {5'd0}};

assign shl_ln1273_19_fu_1245_p3 = {{trunc_ln43_77_reg_2492}, {5'd0}};

assign shl_ln1273_1_fu_617_p3 = {{trunc_ln43_s_fu_215_p4}, {5'd0}};

assign shl_ln1273_20_fu_1276_p3 = {{trunc_ln43_78_reg_2497}, {5'd0}};

assign shl_ln1273_21_fu_1307_p3 = {{trunc_ln43_79_reg_2502}, {5'd0}};

assign shl_ln1273_22_fu_1338_p3 = {{trunc_ln43_80_reg_2507}, {5'd0}};

assign shl_ln1273_23_fu_1369_p3 = {{trunc_ln43_81_reg_2512}, {5'd0}};

assign shl_ln1273_24_fu_1400_p3 = {{trunc_ln43_82_reg_2517}, {5'd0}};

assign shl_ln1273_25_fu_1431_p3 = {{trunc_ln43_83_reg_2522}, {5'd0}};

assign shl_ln1273_26_fu_1462_p3 = {{trunc_ln43_84_reg_2527}, {5'd0}};

assign shl_ln1273_27_fu_1493_p3 = {{trunc_ln43_85_reg_2532}, {5'd0}};

assign shl_ln1273_28_fu_1524_p3 = {{trunc_ln43_86_reg_2537}, {5'd0}};

assign shl_ln1273_29_fu_1555_p3 = {{trunc_ln43_87_reg_2542}, {5'd0}};

assign shl_ln1273_2_fu_645_p3 = {{trunc_ln43_59_fu_225_p4}, {5'd0}};

assign shl_ln1273_30_fu_1586_p3 = {{trunc_ln43_88_reg_2547}, {5'd0}};

assign shl_ln1273_31_fu_1617_p3 = {{trunc_ln43_89_reg_2552}, {5'd0}};

assign shl_ln1273_32_fu_1648_p3 = {{trunc_ln43_90_reg_2557}, {5'd0}};

assign shl_ln1273_33_fu_1679_p3 = {{trunc_ln43_91_reg_2562}, {5'd0}};

assign shl_ln1273_34_fu_1710_p3 = {{trunc_ln43_92_reg_2567}, {5'd0}};

assign shl_ln1273_35_fu_1741_p3 = {{trunc_ln43_93_reg_2572}, {5'd0}};

assign shl_ln1273_36_fu_1772_p3 = {{trunc_ln43_94_reg_2577}, {5'd0}};

assign shl_ln1273_37_fu_1803_p3 = {{tmp_162_reg_2622}, {5'd0}};

assign shl_ln1273_38_fu_2114_p3 = {{tmp_163_reg_2627}, {5'd0}};

assign shl_ln1273_39_fu_2145_p3 = {{tmp_164_reg_2632}, {5'd0}};

assign shl_ln1273_3_fu_673_p3 = {{trunc_ln43_60_fu_235_p4}, {5'd0}};

assign shl_ln1273_40_fu_1834_p3 = {{tmp_165_reg_2637}, {5'd0}};

assign shl_ln1273_4_fu_865_p3 = {{trunc_ln43_61_reg_2432}, {5'd0}};

assign shl_ln1273_5_fu_896_p3 = {{trunc_ln43_62_reg_2437}, {5'd0}};

assign shl_ln1273_6_fu_701_p3 = {{trunc_ln43_63_fu_265_p4}, {5'd0}};

assign shl_ln1273_7_fu_729_p3 = {{trunc_ln43_64_fu_275_p4}, {5'd0}};

assign shl_ln1273_8_fu_933_p3 = {{trunc_ln43_65_reg_2442}, {5'd0}};

assign shl_ln1273_9_fu_960_p3 = {{trunc_ln43_66_reg_2447}, {5'd0}};

assign shl_ln1273_s_fu_991_p3 = {{trunc_ln43_67_reg_2452}, {5'd0}};

assign shl_ln_fu_589_p3 = {{trunc_ln1273_fu_585_p1}, {5'd0}};

assign start_out = real_start;

assign trunc_ln1273_fu_585_p1 = layer18_out_dout[5:0];

assign trunc_ln43_59_fu_225_p4 = {{layer18_out_dout[17:12]}};

assign trunc_ln43_60_fu_235_p4 = {{layer18_out_dout[23:18]}};

assign trunc_ln43_63_fu_265_p4 = {{layer18_out_dout[41:36]}};

assign trunc_ln43_64_fu_275_p4 = {{layer18_out_dout[47:42]}};

assign trunc_ln43_71_fu_345_p4 = {{layer18_out_dout[89:84]}};

assign trunc_ln43_72_fu_355_p4 = {{layer18_out_dout[95:90]}};

assign trunc_ln43_s_fu_215_p4 = {{layer18_out_dout[11:6]}};

assign zext_ln1273_10_fu_998_p1 = shl_ln1273_s_fu_991_p3;

assign zext_ln1273_11_fu_1029_p1 = shl_ln1273_10_fu_1022_p3;

assign zext_ln1273_12_fu_1060_p1 = shl_ln1273_11_fu_1053_p3;

assign zext_ln1273_13_fu_1091_p1 = shl_ln1273_12_fu_1084_p3;

assign zext_ln1273_14_fu_765_p1 = shl_ln1273_13_fu_757_p3;

assign zext_ln1273_15_fu_793_p1 = shl_ln1273_14_fu_785_p3;

assign zext_ln1273_16_fu_1128_p1 = shl_ln1273_15_fu_1121_p3;

assign zext_ln1273_17_fu_1159_p1 = shl_ln1273_16_fu_1152_p3;

assign zext_ln1273_18_fu_1190_p1 = shl_ln1273_17_fu_1183_p3;

assign zext_ln1273_19_fu_1221_p1 = shl_ln1273_18_fu_1214_p3;

assign zext_ln1273_1_fu_625_p1 = shl_ln1273_1_fu_617_p3;

assign zext_ln1273_20_fu_1252_p1 = shl_ln1273_19_fu_1245_p3;

assign zext_ln1273_21_fu_1283_p1 = shl_ln1273_20_fu_1276_p3;

assign zext_ln1273_22_fu_1314_p1 = shl_ln1273_21_fu_1307_p3;

assign zext_ln1273_23_fu_1345_p1 = shl_ln1273_22_fu_1338_p3;

assign zext_ln1273_24_fu_1376_p1 = shl_ln1273_23_fu_1369_p3;

assign zext_ln1273_25_fu_1407_p1 = shl_ln1273_24_fu_1400_p3;

assign zext_ln1273_26_fu_1438_p1 = shl_ln1273_25_fu_1431_p3;

assign zext_ln1273_27_fu_1469_p1 = shl_ln1273_26_fu_1462_p3;

assign zext_ln1273_28_fu_1500_p1 = shl_ln1273_27_fu_1493_p3;

assign zext_ln1273_29_fu_1531_p1 = shl_ln1273_28_fu_1524_p3;

assign zext_ln1273_2_fu_653_p1 = shl_ln1273_2_fu_645_p3;

assign zext_ln1273_30_fu_1562_p1 = shl_ln1273_29_fu_1555_p3;

assign zext_ln1273_31_fu_1593_p1 = shl_ln1273_30_fu_1586_p3;

assign zext_ln1273_32_fu_1624_p1 = shl_ln1273_31_fu_1617_p3;

assign zext_ln1273_33_fu_1655_p1 = shl_ln1273_32_fu_1648_p3;

assign zext_ln1273_34_fu_1686_p1 = shl_ln1273_33_fu_1679_p3;

assign zext_ln1273_35_fu_1717_p1 = shl_ln1273_34_fu_1710_p3;

assign zext_ln1273_36_fu_1748_p1 = shl_ln1273_35_fu_1741_p3;

assign zext_ln1273_37_fu_1779_p1 = shl_ln1273_36_fu_1772_p3;

assign zext_ln1273_38_fu_1810_p1 = shl_ln1273_37_fu_1803_p3;

assign zext_ln1273_39_fu_2121_p1 = shl_ln1273_38_fu_2114_p3;

assign zext_ln1273_3_fu_681_p1 = shl_ln1273_3_fu_673_p3;

assign zext_ln1273_40_fu_2152_p1 = shl_ln1273_39_fu_2145_p3;

assign zext_ln1273_41_fu_1841_p1 = shl_ln1273_40_fu_1834_p3;

assign zext_ln1273_4_fu_872_p1 = shl_ln1273_4_fu_865_p3;

assign zext_ln1273_5_fu_903_p1 = shl_ln1273_5_fu_896_p3;

assign zext_ln1273_6_fu_709_p1 = shl_ln1273_6_fu_701_p3;

assign zext_ln1273_7_fu_737_p1 = shl_ln1273_7_fu_729_p3;

assign zext_ln1273_8_fu_940_p1 = shl_ln1273_8_fu_933_p3;

assign zext_ln1273_9_fu_967_p1 = shl_ln1273_9_fu_960_p3;

assign zext_ln1273_fu_597_p1 = shl_ln_fu_589_p3;

always @ (posedge ap_clk) begin
    add_ln813_68_reg_2647[3:0] <= 4'b0000;
    add_ln813_70_reg_2652[3:0] <= 4'b0000;
    add_ln813_75_reg_2657[3:0] <= 4'b0000;
    add_ln813_80_reg_2662[3:0] <= 4'b0000;
    add_ln813_83_reg_2667[3:0] <= 4'b0000;
    add_ln813_86_reg_2672[3:0] <= 4'b0000;
    add_ln813_90_reg_2677[3:0] <= 4'b0000;
    add_ln813_93_reg_2682[3:0] <= 4'b0000;
    add_ln813_96_reg_2687[3:0] <= 4'b0000;
    add_ln813_99_reg_2692[3:0] <= 4'b0000;
    add_ln813_81_reg_2697[3:0] <= 4'b0000;
    add_ln813_87_reg_2702[3:0] <= 4'b0000;
    add_ln813_101_reg_2707[3:0] <= 4'b0000;
end

endmodule //alveo_hls4ml_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s
