/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_dma_channel0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 3:17p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:26 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_moca_dma_channel0.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 3:17p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_DMA_CHANNEL0_H__
#define BCHP_MOCA_DMA_CHANNEL0_H__

/***************************************************************************
 *MOCA_DMA_Channel0 - MOCA_DMA registers Channel0
 ***************************************************************************/
#define BCHP_MOCA_DMA_Channel0_CHDP              0x00280000 /* Channel Descriptor Pointer Register */
#define BCHP_MOCA_DMA_Channel0_CHCTL             0x00280004 /* Channel Control Register */
#define BCHP_MOCA_DMA_Channel0_CHST              0x00280008 /* Channel Status Register */
#define BCHP_MOCA_DMA_Channel0_CHSRV             0x0028000c /* Channel Descriptor in Service Register */

/***************************************************************************
 *CHDP - Channel Descriptor Pointer Register
 ***************************************************************************/
/* MOCA_DMA_Channel0 :: CHDP :: dptr [31:00] */
#define BCHP_MOCA_DMA_Channel0_CHDP_dptr_MASK                      0xffffffff
#define BCHP_MOCA_DMA_Channel0_CHDP_dptr_SHIFT                     0
#define BCHP_MOCA_DMA_Channel0_CHDP_dptr_DEFAULT                   0x00000000

/***************************************************************************
 *CHCTL - Channel Control Register
 ***************************************************************************/
/* MOCA_DMA_Channel0 :: CHCTL :: reserved0 [31:21] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_reserved0_MASK                0xffe00000
#define BCHP_MOCA_DMA_Channel0_CHCTL_reserved0_SHIFT               21

/* MOCA_DMA_Channel0 :: CHCTL :: ie_dm [20:20] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_dm_MASK                    0x00100000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_dm_SHIFT                   20
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_dm_DEFAULT                 0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_cons [19:19] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_cons_MASK                  0x00080000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_cons_SHIFT                 19
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_cons_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_berr [18:18] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_berr_MASK                  0x00040000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_berr_SHIFT                 18
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_berr_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_null [17:17] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_null_MASK                  0x00020000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_null_SHIFT                 17
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_null_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_last [16:16] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_last_MASK                  0x00010000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_last_SHIFT                 16
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_last_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_user [15:15] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_user_MASK                  0x00008000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_user_SHIFT                 15
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_user_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_udrn [14:14] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_udrn_MASK                  0x00004000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_udrn_SHIFT                 14
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_udrn_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_ovrn [13:13] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_ovrn_MASK                  0x00002000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_ovrn_SHIFT                 13
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_ovrn_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: ie_ddone [12:12] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_ddone_MASK                 0x00001000
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_ddone_SHIFT                12
#define BCHP_MOCA_DMA_Channel0_CHCTL_ie_ddone_DEFAULT              0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: reserved1 [11:09] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_reserved1_MASK                0x00000e00
#define BCHP_MOCA_DMA_Channel0_CHCTL_reserved1_SHIFT               9

/* MOCA_DMA_Channel0 :: CHCTL :: dir [08:08] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_dir_MASK                      0x00000100
#define BCHP_MOCA_DMA_Channel0_CHCTL_dir_SHIFT                     8
#define BCHP_MOCA_DMA_Channel0_CHCTL_dir_DEFAULT                   0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: reserved2 [07:06] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_reserved2_MASK                0x000000c0
#define BCHP_MOCA_DMA_Channel0_CHCTL_reserved2_SHIFT               6

/* MOCA_DMA_Channel0 :: CHCTL :: bsize [05:04] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_bsize_MASK                    0x00000030
#define BCHP_MOCA_DMA_Channel0_CHCTL_bsize_SHIFT                   4
#define BCHP_MOCA_DMA_Channel0_CHCTL_bsize_DEFAULT                 0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: dm_en [03:03] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_dm_en_MASK                    0x00000008
#define BCHP_MOCA_DMA_Channel0_CHCTL_dm_en_SHIFT                   3
#define BCHP_MOCA_DMA_Channel0_CHCTL_dm_en_DEFAULT                 0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: gstop [02:02] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_gstop_MASK                    0x00000004
#define BCHP_MOCA_DMA_Channel0_CHCTL_gstop_SHIFT                   2
#define BCHP_MOCA_DMA_Channel0_CHCTL_gstop_DEFAULT                 0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: start [01:01] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_start_MASK                    0x00000002
#define BCHP_MOCA_DMA_Channel0_CHCTL_start_SHIFT                   1
#define BCHP_MOCA_DMA_Channel0_CHCTL_start_DEFAULT                 0x00000000

/* MOCA_DMA_Channel0 :: CHCTL :: enable [00:00] */
#define BCHP_MOCA_DMA_Channel0_CHCTL_enable_MASK                   0x00000001
#define BCHP_MOCA_DMA_Channel0_CHCTL_enable_SHIFT                  0
#define BCHP_MOCA_DMA_Channel0_CHCTL_enable_DEFAULT                0x00000000

/***************************************************************************
 *CHST - Channel Status Register
 ***************************************************************************/
/* MOCA_DMA_Channel0 :: CHST :: fifo_av [31:24] */
#define BCHP_MOCA_DMA_Channel0_CHST_fifo_av_MASK                   0xff000000
#define BCHP_MOCA_DMA_Channel0_CHST_fifo_av_SHIFT                  24
#define BCHP_MOCA_DMA_Channel0_CHST_fifo_av_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: reserved0 [23:21] */
#define BCHP_MOCA_DMA_Channel0_CHST_reserved0_MASK                 0x00e00000
#define BCHP_MOCA_DMA_Channel0_CHST_reserved0_SHIFT                21

/* MOCA_DMA_Channel0 :: CHST :: is_dm [20:20] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_dm_MASK                     0x00100000
#define BCHP_MOCA_DMA_Channel0_CHST_is_dm_SHIFT                    20
#define BCHP_MOCA_DMA_Channel0_CHST_is_dm_DEFAULT                  0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_cons [19:19] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_cons_MASK                   0x00080000
#define BCHP_MOCA_DMA_Channel0_CHST_is_cons_SHIFT                  19
#define BCHP_MOCA_DMA_Channel0_CHST_is_cons_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_berr [18:18] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_berr_MASK                   0x00040000
#define BCHP_MOCA_DMA_Channel0_CHST_is_berr_SHIFT                  18
#define BCHP_MOCA_DMA_Channel0_CHST_is_berr_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_null [17:17] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_null_MASK                   0x00020000
#define BCHP_MOCA_DMA_Channel0_CHST_is_null_SHIFT                  17
#define BCHP_MOCA_DMA_Channel0_CHST_is_null_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_last [16:16] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_last_MASK                   0x00010000
#define BCHP_MOCA_DMA_Channel0_CHST_is_last_SHIFT                  16
#define BCHP_MOCA_DMA_Channel0_CHST_is_last_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_user [15:15] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_user_MASK                   0x00008000
#define BCHP_MOCA_DMA_Channel0_CHST_is_user_SHIFT                  15
#define BCHP_MOCA_DMA_Channel0_CHST_is_user_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_udrn [14:14] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_udrn_MASK                   0x00004000
#define BCHP_MOCA_DMA_Channel0_CHST_is_udrn_SHIFT                  14
#define BCHP_MOCA_DMA_Channel0_CHST_is_udrn_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_ovrn [13:13] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_ovrn_MASK                   0x00002000
#define BCHP_MOCA_DMA_Channel0_CHST_is_ovrn_SHIFT                  13
#define BCHP_MOCA_DMA_Channel0_CHST_is_ovrn_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHST :: is_ddone [12:12] */
#define BCHP_MOCA_DMA_Channel0_CHST_is_ddone_MASK                  0x00001000
#define BCHP_MOCA_DMA_Channel0_CHST_is_ddone_SHIFT                 12
#define BCHP_MOCA_DMA_Channel0_CHST_is_ddone_DEFAULT               0x00000000

/* MOCA_DMA_Channel0 :: CHST :: reserved1 [11:08] */
#define BCHP_MOCA_DMA_Channel0_CHST_reserved1_MASK                 0x00000f00
#define BCHP_MOCA_DMA_Channel0_CHST_reserved1_SHIFT                8

/* MOCA_DMA_Channel0 :: CHST :: fsm [07:04] */
#define BCHP_MOCA_DMA_Channel0_CHST_fsm_MASK                       0x000000f0
#define BCHP_MOCA_DMA_Channel0_CHST_fsm_SHIFT                      4
#define BCHP_MOCA_DMA_Channel0_CHST_fsm_DEFAULT                    0x00000000

/* MOCA_DMA_Channel0 :: CHST :: reserved2 [03:01] */
#define BCHP_MOCA_DMA_Channel0_CHST_reserved2_MASK                 0x0000000e
#define BCHP_MOCA_DMA_Channel0_CHST_reserved2_SHIFT                1

/* MOCA_DMA_Channel0 :: CHST :: busy [00:00] */
#define BCHP_MOCA_DMA_Channel0_CHST_busy_MASK                      0x00000001
#define BCHP_MOCA_DMA_Channel0_CHST_busy_SHIFT                     0
#define BCHP_MOCA_DMA_Channel0_CHST_busy_DEFAULT                   0x00000000

/***************************************************************************
 *CHSRV - Channel Descriptor in Service Register
 ***************************************************************************/
/* MOCA_DMA_Channel0 :: CHSRV :: dm_thr [31:24] */
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_thr_MASK                   0xff000000
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_thr_SHIFT                  24
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_thr_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHSRV :: dm_add [23:16] */
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_add_MASK                   0x00ff0000
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_add_SHIFT                  16
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_add_DEFAULT                0x00000000

/* MOCA_DMA_Channel0 :: CHSRV :: dm_cnt [15:00] */
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_cnt_MASK                   0x0000ffff
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_cnt_SHIFT                  0
#define BCHP_MOCA_DMA_Channel0_CHSRV_dm_cnt_DEFAULT                0x00000000

#endif /* #ifndef BCHP_MOCA_DMA_CHANNEL0_H__ */

/* End of File */
