---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-nvptxtargetmachine-cpp-/nvptxpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `NVPTXPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{NVPTXTargetMachine.cpp}::NVPTXPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a03d75054c5690d0da7b1a78c567af1de">NVPTXPassConfig</a> (NVPTXTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a9fcad7628fd41e4776ceea3f215ae07e">addFastRegAlloc</a> () override</>}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation. <a href="#a9fcad7628fd41e4776ceea3f215ae07e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a617186c1e6c66d3b4c0a48e2556e8258">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a617186c1e6c66d3b4c0a48e2556e8258">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a579752615e6d1eb6de1d78a9c96f984e">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a579752615e6d1eb6de1d78a9c96f984e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a16bce7eed5d85bb0eb481754956b2d58">addMachineSSAOptimization</a> () override</>}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form. <a href="#a16bce7eed5d85bb0eb481754956b2d58">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abe63419e9074e68df213589ed9870742">addOptimizedRegAlloc</a> () override</>}>
addOptimizedRegAlloc - Add passes related to register allocation. <a href="#abe63419e9074e68df213589ed9870742">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad641a0ff7475cca256e481fc93c80ff2">addPostRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. <a href="#ad641a0ff7475cca256e481fc93c80ff2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ace69c6b28a567c328871972e705ba463">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#ace69c6b28a567c328871972e705ba463">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6c1a1113a686baa239548051a6647fa5">addRegAssignAndRewriteFast</a> () override</>}>
Add core register allocator passes which do the actual register assignment and rewriting. <a href="#a6c1a1113a686baa239548051a6647fa5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acdb200e7a41751e7adf899ccfeb4556e">addRegAssignAndRewriteOptimized</a> () override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> &#42;</>}
  name={<><a href="#a563131d2198d70f6410d25a3e67dda5f">createTargetRegisterAllocator</a> (bool) override</>}>
createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level. <a href="#a563131d2198d70f6410d25a3e67dda5f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/nvptxtargetmachine">NVPTXTargetMachine</a> &amp;</>}
  name={<><a href="#aee7479abb2de25ebc1a1040af93bb8e1">getNVPTXTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a15ebdf4a52b59625f51a356139e29bf5">addAddressSpaceInferencePasses</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab33acd24879703b251f45cdf7f0324ec">addEarlyCSEOrGVNPass</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a35997780674e381f3dd70a16ea67fe2d">addStraightLineScalarOptimizationPasses</a> ()</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 195 of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### NVPTXPassConfig() {#a03d75054c5690d0da7b1a78c567af1de}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;NVPTXTargetMachine.cpp&#125;::NVPTXPassConfig::NVPTXPassConfig (<a href="/docs/api/classes/llvm/nvptxtargetmachine">NVPTXTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addFastRegAlloc() {#a9fcad7628fd41e4776ceea3f215ae07e}

<MemberDefinition
  prototype="void NVPTXPassConfig::addFastRegAlloc ()"
  labels = {["virtual"]}>
addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.

Add the minimum set of target-independent passes that are required for register allocation.

No coalescing or scheduling.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00211">211</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a617186c1e6c66d3b4c0a48e2556e8258}

<MemberDefinition
  prototype="bool NVPTXPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00205">205</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a579752615e6d1eb6de1d78a9c96f984e}

<MemberDefinition
  prototype="void NVPTXPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00204">204</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addMachineSSAOptimization() {#a16bce7eed5d85bb0eb481754956b2d58}

<MemberDefinition
  prototype="void NVPTXPassConfig::addMachineSSAOptimization ()"
  labels = {["virtual"]}>
addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.

Add passes that optimize machine instructions in SSA form.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00208">208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addOptimizedRegAlloc() {#abe63419e9074e68df213589ed9870742}

<MemberDefinition
  prototype="void NVPTXPassConfig::addOptimizedRegAlloc ()"
  labels = {["virtual"]}>
addOptimizedRegAlloc - Add passes related to register allocation.

Add standard target-independent passes that are tightly coupled with optimized register allocation, including coalescing, machine instruction scheduling, and register allocation itself.

<a href="/docs/api/classes/llvm/codegentargetmachineimpl">CodeGenTargetMachineImpl</a> provides standard regalloc passes for most targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00212">212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRegAlloc() {#ad641a0ff7475cca256e481fc93c80ff2}

<MemberDefinition
  prototype="void NVPTXPassConfig::addPostRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00207">207</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#ace69c6b28a567c328871972e705ba463}

<MemberDefinition
  prototype="void NVPTXPassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00206">206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteFast() {#a6c1a1113a686baa239548051a6647fa5}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;NVPTXTargetMachine.cpp&#125;::NVPTXPassConfig::addRegAssignAndRewriteFast ()</>}
  labels = {["inline", "virtual"]}>
Add core register allocator passes which do the actual register assignment and rewriting.

<SectionUser title="Returns">
true if any passes were added.
</SectionUser>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00214">214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addRegAssignAndRewriteOptimized() {#acdb200e7a41751e7adf899ccfeb4556e}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;NVPTXTargetMachine.cpp&#125;::NVPTXPassConfig::addRegAssignAndRewriteOptimized ()</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00218">218</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### createTargetRegisterAllocator() {#a563131d2198d70f6410d25a3e67dda5f}

<MemberDefinition
  prototype={<>FunctionPass &#42; NVPTXPassConfig::createTargetRegisterAllocator (bool Optimized)</>}
  labels = {["virtual"]}>
createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level.

Instantiate the default register allocator pass for this target for either the optimized or unoptimized allocation path.

This will be added to the pass manager by addFastRegAlloc in the unoptimized case or addOptimizedRegAlloc in the optimized case.

A target that uses the standard regalloc pass order for fast or optimized allocation may still override this for per-target regalloc selection. But -regalloc=... always takes precedence.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00210">210</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### getNVPTXTargetMachine() {#aee7479abb2de25ebc1a1040af93bb8e1}

<MemberDefinition
  prototype={<>NVPTXTargetMachine &amp; anonymous&#95;namespace&#123;NVPTXTargetMachine.cpp&#125;::NVPTXPassConfig::getNVPTXTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00200">200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### addAddressSpaceInferencePasses() {#a15ebdf4a52b59625f51a356139e29bf5}

<MemberDefinition
  prototype="void NVPTXPassConfig::addAddressSpaceInferencePasses ()">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00228">228</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addEarlyCSEOrGVNPass() {#ab33acd24879703b251f45cdf7f0324ec}

<MemberDefinition
  prototype="void NVPTXPassConfig::addEarlyCSEOrGVNPass ()">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00225">225</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

### addStraightLineScalarOptimizationPasses() {#a35997780674e381f3dd70a16ea67fe2d}

<MemberDefinition
  prototype="void NVPTXPassConfig::addStraightLineScalarOptimizationPasses ()">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp/#l00231">231</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvptxtargetmachine-cpp">NVPTXTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
