

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_32u_config8_s'
================================================================
* Date:           Wed Nov 10 01:07:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.493 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     2450|  2513700| 24.500 us | 25.137 ms |  2450|  2513700|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485  |shift_line_buffer_array_ap_fixed_4u_config8_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2449|  2513699| 2 ~ 2052 |          -|          -|  1225|    no    |
        | + ReuseLoop                      |     2049|     2049|         3|          1|          1|  2048|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    551|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     769|    727|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|   2006|    -|
|Register         |        -|      -|    1814|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    2583|   3284|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                            |                     Module                    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mux_325_14_1_1_U703                               |myproject_axi_mux_325_14_1_1                   |        0|      0|    0|   55|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_4u_config8_s_fu_4485  |shift_line_buffer_array_ap_fixed_4u_config8_s  |        0|      0|  769|  672|    0|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                           |                                               |        0|      0|  769|  727|    0|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx4_U  |conv_2d_cl_array_array_ap_fixed_32u_config8_s_outidx4  |        1|  0|   0|    0|  2048|    5|     1|        10240|
    |w8_V_U     |conv_2d_cl_array_array_ap_fixed_32u_config8_s_w8_V     |        1|  0|   0|    0|  2048|    7|     1|        14336|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        2|  0|   0|    0|  4096|   12|     2|        24576|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_5652_p2             |     *    |      0|  0|  41|           8|           7|
    |acc_0_V_fu_5741_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln300_fu_6182_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln302_fu_6193_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln305_fu_6136_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln307_fu_6147_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_5523_p2        |     +    |      0|  0|  13|          11|           1|
    |in_index_fu_5615_p2        |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_5535_p2         |     +    |      0|  0|  13|           1|          11|
    |and_ln271_1_fu_5511_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln271_2_fu_5517_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln271_fu_5505_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2739          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_506           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_973           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op48   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op533  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_5541_p2      |   icmp   |      0|  0|  13|          11|           2|
    |icmp_ln168_fu_5631_p2      |   icmp   |      0|  0|  18|          26|           1|
    |icmp_ln271_1_fu_5479_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_2_fu_5489_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_3_fu_5499_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_fu_5469_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln292_fu_6131_p2      |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln296_fu_6177_p2      |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln78_fu_6218_p2       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |select_ln168_fu_5637_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln302_fu_6198_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln307_fu_6152_p3    |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 551|         448|          89|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                        |   27|          5|    1|          5|
    |ap_done                                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |    9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i83_phi_fu_719_p4    |    9|          2|   32|         64|
    |ap_phi_mux_p_Val2_15_phi_fu_4377_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_16_phi_fu_4275_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_17_phi_fu_4173_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_18_phi_fu_4071_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_19_phi_fu_3969_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_20_phi_fu_3867_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_21_phi_fu_3765_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_22_phi_fu_3663_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_23_phi_fu_3561_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_24_phi_fu_3459_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_25_phi_fu_3357_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_26_phi_fu_3255_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_27_phi_fu_3153_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_28_phi_fu_3051_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_29_phi_fu_2949_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_30_phi_fu_2847_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_31_phi_fu_2745_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_32_phi_fu_2643_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_33_phi_fu_2541_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_34_phi_fu_2439_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_35_phi_fu_2337_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_36_phi_fu_2235_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_37_phi_fu_2133_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_38_phi_fu_2031_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_39_phi_fu_1929_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_40_phi_fu_1827_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_41_phi_fu_1725_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_42_phi_fu_1623_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_43_phi_fu_1521_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_44_phi_fu_1419_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_45_phi_fu_1317_p64             |   15|          3|   14|         42|
    |ap_phi_mux_p_Val2_46_phi_fu_1215_p64             |   15|          3|   14|         42|
    |ap_phi_mux_storemerge_i_i_phi_fu_4478_p4         |   15|          3|   32|         96|
    |ap_phi_mux_w_index82_phi_fu_708_p4               |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078  |  293|         65|    8|        520|
    |data_V_data_0_V_blk_n                            |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n                            |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n                            |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n                            |    9|          2|    1|          2|
    |in_index_0_i_i_i_i83_reg_715                     |    9|          2|   32|         64|
    |indvar_flatten84_reg_692                         |    9|          2|   11|         22|
    |pX                                               |    9|          2|   32|         64|
    |pY                                               |    9|          2|   32|         64|
    |p_Val2_1579_reg_737                              |    9|          2|   14|         28|
    |p_Val2_15_reg_4373                               |   15|          3|   14|         42|
    |p_Val2_1677_reg_748                              |    9|          2|   14|         28|
    |p_Val2_16_reg_4271                               |   15|          3|   14|         42|
    |p_Val2_1775_reg_759                              |    9|          2|   14|         28|
    |p_Val2_17_reg_4169                               |   15|          3|   14|         42|
    |p_Val2_1873_reg_770                              |    9|          2|   14|         28|
    |p_Val2_18_reg_4067                               |   15|          3|   14|         42|
    |p_Val2_1971_reg_781                              |    9|          2|   14|         28|
    |p_Val2_19_reg_3965                               |   15|          3|   14|         42|
    |p_Val2_2069_reg_792                              |    9|          2|   14|         28|
    |p_Val2_20_reg_3863                               |   15|          3|   14|         42|
    |p_Val2_2167_reg_803                              |    9|          2|   14|         28|
    |p_Val2_21_reg_3761                               |   15|          3|   14|         42|
    |p_Val2_2265_reg_814                              |    9|          2|   14|         28|
    |p_Val2_22_reg_3659                               |   15|          3|   14|         42|
    |p_Val2_2363_reg_825                              |    9|          2|   14|         28|
    |p_Val2_23_reg_3557                               |   15|          3|   14|         42|
    |p_Val2_2461_reg_836                              |    9|          2|   14|         28|
    |p_Val2_24_reg_3455                               |   15|          3|   14|         42|
    |p_Val2_2559_reg_847                              |    9|          2|   14|         28|
    |p_Val2_25_reg_3353                               |   15|          3|   14|         42|
    |p_Val2_2657_reg_858                              |    9|          2|   14|         28|
    |p_Val2_26_reg_3251                               |   15|          3|   14|         42|
    |p_Val2_2755_reg_869                              |    9|          2|   14|         28|
    |p_Val2_27_reg_3149                               |   15|          3|   14|         42|
    |p_Val2_2853_reg_880                              |    9|          2|   14|         28|
    |p_Val2_28_reg_3047                               |   15|          3|   14|         42|
    |p_Val2_2951_reg_891                              |    9|          2|   14|         28|
    |p_Val2_29_reg_2945                               |   15|          3|   14|         42|
    |p_Val2_3049_reg_902                              |    9|          2|   14|         28|
    |p_Val2_30_reg_2843                               |   15|          3|   14|         42|
    |p_Val2_3147_reg_913                              |    9|          2|   14|         28|
    |p_Val2_31_reg_2741                               |   15|          3|   14|         42|
    |p_Val2_3245_reg_924                              |    9|          2|   14|         28|
    |p_Val2_32_reg_2639                               |   15|          3|   14|         42|
    |p_Val2_3343_reg_935                              |    9|          2|   14|         28|
    |p_Val2_33_reg_2537                               |   15|          3|   14|         42|
    |p_Val2_3441_reg_946                              |    9|          2|   14|         28|
    |p_Val2_34_reg_2435                               |   15|          3|   14|         42|
    |p_Val2_3539_reg_957                              |    9|          2|   14|         28|
    |p_Val2_35_reg_2333                               |   15|          3|   14|         42|
    |p_Val2_3637_reg_968                              |    9|          2|   14|         28|
    |p_Val2_36_reg_2231                               |   15|          3|   14|         42|
    |p_Val2_3735_reg_979                              |    9|          2|   14|         28|
    |p_Val2_37_reg_2129                               |   15|          3|   14|         42|
    |p_Val2_3833_reg_990                              |    9|          2|   14|         28|
    |p_Val2_38_reg_2027                               |   15|          3|   14|         42|
    |p_Val2_3931_reg_1001                             |    9|          2|   14|         28|
    |p_Val2_39_reg_1925                               |   15|          3|   14|         42|
    |p_Val2_4029_reg_1012                             |    9|          2|   14|         28|
    |p_Val2_40_reg_1823                               |   15|          3|   14|         42|
    |p_Val2_4127_reg_1023                             |    9|          2|   14|         28|
    |p_Val2_41_reg_1721                               |   15|          3|   14|         42|
    |p_Val2_4225_reg_1034                             |    9|          2|   14|         28|
    |p_Val2_42_reg_1619                               |   15|          3|   14|         42|
    |p_Val2_4323_reg_1045                             |    9|          2|   14|         28|
    |p_Val2_43_reg_1517                               |   15|          3|   14|         42|
    |p_Val2_4421_reg_1056                             |    9|          2|   14|         28|
    |p_Val2_44_reg_1415                               |   15|          3|   14|         42|
    |p_Val2_4519_reg_1067                             |    9|          2|   14|         28|
    |p_Val2_45_reg_1313                               |   15|          3|   14|         42|
    |p_Val2_46_reg_1211                               |   15|          3|   14|         42|
    |p_Val2_81_reg_726                                |    9|          2|   14|         28|
    |real_start                                       |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_10_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_11_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_12_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_13_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_14_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_15_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_16_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_17_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_18_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_19_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_20_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_21_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_22_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_23_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_24_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_25_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_26_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_27_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_28_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_29_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_30_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_31_V_blk_n                            |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_8_V_blk_n                             |    9|          2|    1|          2|
    |res_V_data_9_V_blk_n                             |    9|          2|    1|          2|
    |sX                                               |    9|          2|   32|         64|
    |w_index82_reg_704                                |    9|          2|   11|         22|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            | 2006|        423| 1617|       4669|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln78_reg_6260                                |  11|   0|   11|          0|
    |and_ln271_2_reg_6256                             |   1|   0|    1|          0|
    |ap_CS_fsm                                        |   4|   0|    4|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_UnifiedRetVal_i_i_reg_1078  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_UnifiedRetVal_i_i_reg_1078  |   8|   0|    8|          0|
    |icmp_ln151_reg_6280                              |   1|   0|    1|          0|
    |icmp_ln151_reg_6280_pp0_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln271_1_reg_6239                            |   1|   0|    1|          0|
    |icmp_ln271_reg_6229                              |   1|   0|    1|          0|
    |in_index_0_i_i_i_i83_reg_715                     |  32|   0|   32|          0|
    |indvar_flatten84_reg_692                         |  11|   0|   11|          0|
    |kernel_data_V_4_0                                |   8|   0|    8|          0|
    |kernel_data_V_4_1                                |   8|   0|    8|          0|
    |kernel_data_V_4_10                               |   8|   0|    8|          0|
    |kernel_data_V_4_11                               |   8|   0|    8|          0|
    |kernel_data_V_4_12                               |   8|   0|    8|          0|
    |kernel_data_V_4_13                               |   8|   0|    8|          0|
    |kernel_data_V_4_14                               |   8|   0|    8|          0|
    |kernel_data_V_4_15                               |   8|   0|    8|          0|
    |kernel_data_V_4_16                               |   8|   0|    8|          0|
    |kernel_data_V_4_17                               |   8|   0|    8|          0|
    |kernel_data_V_4_18                               |   8|   0|    8|          0|
    |kernel_data_V_4_19                               |   8|   0|    8|          0|
    |kernel_data_V_4_2                                |   8|   0|    8|          0|
    |kernel_data_V_4_20                               |   8|   0|    8|          0|
    |kernel_data_V_4_21                               |   8|   0|    8|          0|
    |kernel_data_V_4_22                               |   8|   0|    8|          0|
    |kernel_data_V_4_23                               |   8|   0|    8|          0|
    |kernel_data_V_4_24                               |   8|   0|    8|          0|
    |kernel_data_V_4_25                               |   8|   0|    8|          0|
    |kernel_data_V_4_26                               |   8|   0|    8|          0|
    |kernel_data_V_4_27                               |   8|   0|    8|          0|
    |kernel_data_V_4_28                               |   8|   0|    8|          0|
    |kernel_data_V_4_29                               |   8|   0|    8|          0|
    |kernel_data_V_4_3                                |   8|   0|    8|          0|
    |kernel_data_V_4_30                               |   8|   0|    8|          0|
    |kernel_data_V_4_31                               |   8|   0|    8|          0|
    |kernel_data_V_4_32                               |   8|   0|    8|          0|
    |kernel_data_V_4_33                               |   8|   0|    8|          0|
    |kernel_data_V_4_34                               |   8|   0|    8|          0|
    |kernel_data_V_4_35                               |   8|   0|    8|          0|
    |kernel_data_V_4_36                               |   8|   0|    8|          0|
    |kernel_data_V_4_37                               |   8|   0|    8|          0|
    |kernel_data_V_4_38                               |   8|   0|    8|          0|
    |kernel_data_V_4_39                               |   8|   0|    8|          0|
    |kernel_data_V_4_4                                |   8|   0|    8|          0|
    |kernel_data_V_4_40                               |   8|   0|    8|          0|
    |kernel_data_V_4_41                               |   8|   0|    8|          0|
    |kernel_data_V_4_42                               |   8|   0|    8|          0|
    |kernel_data_V_4_43                               |   8|   0|    8|          0|
    |kernel_data_V_4_44                               |   8|   0|    8|          0|
    |kernel_data_V_4_45                               |   8|   0|    8|          0|
    |kernel_data_V_4_46                               |   8|   0|    8|          0|
    |kernel_data_V_4_47                               |   8|   0|    8|          0|
    |kernel_data_V_4_48                               |   8|   0|    8|          0|
    |kernel_data_V_4_49                               |   8|   0|    8|          0|
    |kernel_data_V_4_5                                |   8|   0|    8|          0|
    |kernel_data_V_4_50                               |   8|   0|    8|          0|
    |kernel_data_V_4_51                               |   8|   0|    8|          0|
    |kernel_data_V_4_52                               |   8|   0|    8|          0|
    |kernel_data_V_4_53                               |   8|   0|    8|          0|
    |kernel_data_V_4_54                               |   8|   0|    8|          0|
    |kernel_data_V_4_55                               |   8|   0|    8|          0|
    |kernel_data_V_4_56                               |   8|   0|    8|          0|
    |kernel_data_V_4_57                               |   8|   0|    8|          0|
    |kernel_data_V_4_58                               |   8|   0|    8|          0|
    |kernel_data_V_4_59                               |   8|   0|    8|          0|
    |kernel_data_V_4_6                                |   8|   0|    8|          0|
    |kernel_data_V_4_60                               |   8|   0|    8|          0|
    |kernel_data_V_4_61                               |   8|   0|    8|          0|
    |kernel_data_V_4_62                               |   8|   0|    8|          0|
    |kernel_data_V_4_63                               |   8|   0|    8|          0|
    |kernel_data_V_4_7                                |   8|   0|    8|          0|
    |kernel_data_V_4_8                                |   8|   0|    8|          0|
    |kernel_data_V_4_9                                |   8|   0|    8|          0|
    |out_index_reg_6284                               |   5|   0|    5|          0|
    |pX                                               |  32|   0|   32|          0|
    |pX_load_reg_6250                                 |  32|   0|   32|          0|
    |pY                                               |  32|   0|   32|          0|
    |pY_load_reg_6244                                 |  32|   0|   32|          0|
    |p_Val2_1579_reg_737                              |  14|   0|   14|          0|
    |p_Val2_15_reg_4373                               |  14|   0|   14|          0|
    |p_Val2_1677_reg_748                              |  14|   0|   14|          0|
    |p_Val2_16_reg_4271                               |  14|   0|   14|          0|
    |p_Val2_1775_reg_759                              |  14|   0|   14|          0|
    |p_Val2_17_reg_4169                               |  14|   0|   14|          0|
    |p_Val2_1873_reg_770                              |  14|   0|   14|          0|
    |p_Val2_18_reg_4067                               |  14|   0|   14|          0|
    |p_Val2_1971_reg_781                              |  14|   0|   14|          0|
    |p_Val2_19_reg_3965                               |  14|   0|   14|          0|
    |p_Val2_2069_reg_792                              |  14|   0|   14|          0|
    |p_Val2_20_reg_3863                               |  14|   0|   14|          0|
    |p_Val2_2167_reg_803                              |  14|   0|   14|          0|
    |p_Val2_21_reg_3761                               |  14|   0|   14|          0|
    |p_Val2_2265_reg_814                              |  14|   0|   14|          0|
    |p_Val2_22_reg_3659                               |  14|   0|   14|          0|
    |p_Val2_2363_reg_825                              |  14|   0|   14|          0|
    |p_Val2_23_reg_3557                               |  14|   0|   14|          0|
    |p_Val2_2461_reg_836                              |  14|   0|   14|          0|
    |p_Val2_24_reg_3455                               |  14|   0|   14|          0|
    |p_Val2_2559_reg_847                              |  14|   0|   14|          0|
    |p_Val2_25_reg_3353                               |  14|   0|   14|          0|
    |p_Val2_2657_reg_858                              |  14|   0|   14|          0|
    |p_Val2_26_reg_3251                               |  14|   0|   14|          0|
    |p_Val2_2755_reg_869                              |  14|   0|   14|          0|
    |p_Val2_27_reg_3149                               |  14|   0|   14|          0|
    |p_Val2_2853_reg_880                              |  14|   0|   14|          0|
    |p_Val2_28_reg_3047                               |  14|   0|   14|          0|
    |p_Val2_2951_reg_891                              |  14|   0|   14|          0|
    |p_Val2_29_reg_2945                               |  14|   0|   14|          0|
    |p_Val2_3049_reg_902                              |  14|   0|   14|          0|
    |p_Val2_30_reg_2843                               |  14|   0|   14|          0|
    |p_Val2_3147_reg_913                              |  14|   0|   14|          0|
    |p_Val2_31_reg_2741                               |  14|   0|   14|          0|
    |p_Val2_3245_reg_924                              |  14|   0|   14|          0|
    |p_Val2_32_reg_2639                               |  14|   0|   14|          0|
    |p_Val2_3343_reg_935                              |  14|   0|   14|          0|
    |p_Val2_33_reg_2537                               |  14|   0|   14|          0|
    |p_Val2_3441_reg_946                              |  14|   0|   14|          0|
    |p_Val2_34_reg_2435                               |  14|   0|   14|          0|
    |p_Val2_3539_reg_957                              |  14|   0|   14|          0|
    |p_Val2_35_reg_2333                               |  14|   0|   14|          0|
    |p_Val2_3637_reg_968                              |  14|   0|   14|          0|
    |p_Val2_36_reg_2231                               |  14|   0|   14|          0|
    |p_Val2_3735_reg_979                              |  14|   0|   14|          0|
    |p_Val2_37_reg_2129                               |  14|   0|   14|          0|
    |p_Val2_3833_reg_990                              |  14|   0|   14|          0|
    |p_Val2_38_reg_2027                               |  14|   0|   14|          0|
    |p_Val2_3931_reg_1001                             |  14|   0|   14|          0|
    |p_Val2_39_reg_1925                               |  14|   0|   14|          0|
    |p_Val2_4029_reg_1012                             |  14|   0|   14|          0|
    |p_Val2_40_reg_1823                               |  14|   0|   14|          0|
    |p_Val2_4127_reg_1023                             |  14|   0|   14|          0|
    |p_Val2_41_reg_1721                               |  14|   0|   14|          0|
    |p_Val2_4225_reg_1034                             |  14|   0|   14|          0|
    |p_Val2_42_reg_1619                               |  14|   0|   14|          0|
    |p_Val2_4323_reg_1045                             |  14|   0|   14|          0|
    |p_Val2_43_reg_1517                               |  14|   0|   14|          0|
    |p_Val2_4421_reg_1056                             |  14|   0|   14|          0|
    |p_Val2_44_reg_1415                               |  14|   0|   14|          0|
    |p_Val2_4519_reg_1067                             |  14|   0|   14|          0|
    |p_Val2_45_reg_1313                               |  14|   0|   14|          0|
    |p_Val2_46_reg_1211                               |  14|   0|   14|          0|
    |p_Val2_81_reg_726                                |  14|   0|   14|          0|
    |sX                                               |  32|   0|   32|          0|
    |sX_load_reg_6224                                 |  32|   0|   32|          0|
    |sY                                               |  32|   0|   32|          0|
    |sY_load_reg_6234                                 |  32|   0|   32|          0|
    |select_ln168_reg_6618                            |  32|   0|   32|          0|
    |start_once_reg                                   |   1|   0|    1|          0|
    |w8_V_load_reg_6613                               |   7|   0|    7|          0|
    |w_index82_reg_704                                |  11|   0|   11|          0|
    |w_index_reg_6270                                 |  11|   0|   11|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |1814|   0| 1814|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,32u>,config8> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|res_V_data_0_V_din       | out |    9|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din       | out |    9|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din       | out |    9|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din       | out |    9|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din       | out |    9|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din       | out |    9|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din       | out |    9|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din       | out |    9|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din       | out |    9|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din       | out |    9|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din      | out |    9|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write    | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din      | out |    9|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write    | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din      | out |    9|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write    | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din      | out |    9|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write    | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din      | out |    9|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write    | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din      | out |    9|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write    | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_16_V_din      | out |    9|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_write    | out |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_17_V_din      | out |    9|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_write    | out |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_18_V_din      | out |    9|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_write    | out |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_19_V_din      | out |    9|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_write    | out |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_20_V_din      | out |    9|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_write    | out |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_21_V_din      | out |    9|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_write    | out |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_22_V_din      | out |    9|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_write    | out |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_23_V_din      | out |    9|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_write    | out |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_24_V_din      | out |    9|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_write    | out |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_25_V_din      | out |    9|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_write    | out |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_26_V_din      | out |    9|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_write    | out |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_27_V_din      | out |    9|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_write    | out |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_28_V_din      | out |    9|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_write    | out |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_29_V_din      | out |    9|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_write    | out |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_30_V_din      | out |    9|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_write    | out |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_31_V_din      | out |    9|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_full_n   |  in |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_write    | out |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

