Q1) Write a verilog code to define the following FSM. Testbench should test all states and combinations
For eg- 0/0 in the FSM means, input = 0 in that state and output=0

Q2) Two verilog files â€“ counter and ALU, with errors,have been uploaded. You are required to debug
the errors, and fix them

 
