{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589083789566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589083789573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 23:09:49 2020 " "Processing started: Sat May 09 23:09:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589083789573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083789573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083789574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589083790316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589083790316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instrucmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrucmemory " "Found entity 1: instrucmemory" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlalu.v 1 1 " "Found 1 design units, including 1 entities, in source file controlalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlAlu " "Found entity 1: controlAlu" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/BancoRegistros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589083801827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589083801829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589083801894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips.v(127) " "Verilog HDL assignment warning at mips.v(127): truncated value with size 32 to match size of target (1)" {  } { { "mips.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589083801975 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcounter " "Elaborating entity \"pc\" for hierarchy \"pc:pcounter\"" {  } { { "mips.v" "pcounter" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083801977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucmemory instrucmemory:instrucmemory1 " "Elaborating entity \"instrucmemory\" for hierarchy \"instrucmemory:instrucmemory1\"" {  } { { "mips.v" "instrucmemory1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083801980 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 128 instrucmemory.v(12) " "Verilog HDL warning at instrucmemory.v(12): number of words (24) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1589083801987 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem instrucmemory.v(11) " "Verilog HDL warning at instrucmemory.v(11): initial value for variable mem should be constant" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 11 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1589083801987 "|mips|instrucmemory:instrucmemory1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 instrucmemory.v(8) " "Net \"mem\" at instrucmemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instrucmemory.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/instrucmemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589083801987 "|mips|instrucmemory:instrucmemory1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 buffer1:bufferA " "Elaborating entity \"buffer1\" for hierarchy \"buffer1:bufferA\"" {  } { { "mips.v" "bufferA" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083801989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros BancoRegistros:Br " "Elaborating entity \"BancoRegistros\" for hierarchy \"BancoRegistros:Br\"" {  } { { "mips.v" "Br" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083801993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:control " "Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:control\"" {  } { { "mips.v" "control" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083801996 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst UnidadControl.v(11) " "Verilog HDL Always Construct warning at UnidadControl.v(11): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589083801998 "|mips|UnidadControl:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluOP UnidadControl.v(11) " "Verilog HDL Always Construct warning at UnidadControl.v(11): inferring latch(es) for variable \"AluOP\", which holds its previous value in one or more paths through the always construct" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589083801998 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[0\] UnidadControl.v(11) " "Inferred latch for \"AluOP\[0\]\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801998 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[1\] UnidadControl.v(11) " "Inferred latch for \"AluOP\[1\]\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801998 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[2\] UnidadControl.v(11) " "Inferred latch for \"AluOP\[2\]\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801998 "|mips|UnidadControl:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst UnidadControl.v(11) " "Inferred latch for \"RegDst\" at UnidadControl.v(11)" {  } { { "UnidadControl.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/UnidadControl.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083801998 "|mips|UnidadControl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 buffer2:bufferb " "Elaborating entity \"buffer2\" for hierarchy \"buffer2:bufferb\"" {  } { { "mips.v" "bufferb" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083802001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlAlu controlAlu:controlalu1 " "Elaborating entity \"controlAlu\" for hierarchy \"controlAlu:controlalu1\"" {  } { { "mips.v" "controlalu1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083802004 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida controlAlu.v(7) " "Verilog HDL Always Construct warning at controlAlu.v(7): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589083802005 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] controlAlu.v(9) " "Inferred latch for \"salida\[0\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083802005 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] controlAlu.v(9) " "Inferred latch for \"salida\[1\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083802005 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] controlAlu.v(9) " "Inferred latch for \"salida\[2\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083802005 "|mips|controlAlu:controlalu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] controlAlu.v(9) " "Inferred latch for \"salida\[3\]\" at controlAlu.v(9)" {  } { { "controlAlu.v" "" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/controlAlu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083802005 "|mips|controlAlu:controlalu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "mips.v" "alu1" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/mips.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083802007 ""}
{ "Error" "EINFER_CANT_SYNTHESIZE_INITIALIZED_RAM" "BancoRegistros:Br\|AlmacenReg " "Cannot synthesize initialized RAM logic \"BancoRegistros:Br\|AlmacenReg\"" {  } { { "BancoRegistros.v" "AlmacenReg" { Text "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/BancoRegistros.v" 12 -1 0 } }  } 0 276000 "Cannot synthesize initialized RAM logic \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589083802336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/output_files/mips.map.smsg " "Generated suppressed messages file C:/Users/kwat/Documents/MEGA/uni/s_arq/MIPS-teams/verilog/QuartusMips_2/output_files/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083802516 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589083802600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 09 23:10:02 2020 " "Processing ended: Sat May 09 23:10:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589083802600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589083802600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589083802600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589083802600 ""}
