digraph "CFG for 'fcntl' function" {
	label="CFG for 'fcntl' function";

	Node0x17a0500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca [1 x %struct.__va_list_tag], align 16\l  %4 = alloca %struct.FTW, align 4\l  %5 = bitcast [1 x %struct.__va_list_tag]* %3 to i8*\l  call void @llvm.lifetime.start.p0i8(i64 24, i8* nonnull %5) #29\l  call void @llvm.va_start(i8* nonnull %5) #30\l  %6 = getelementptr inbounds [1 x %struct.__va_list_tag], [1 x\l... %struct.__va_list_tag]* %3, i64 0, i64 0, i32 0\l  %7 = load i32, i32* %6, align 16\l  %8 = icmp ult i32 %7, 41\l  br i1 %8, label %9, label %15\l|{<s0>T|<s1>F}}"];
	Node0x17a0500:s0 -> Node0x17a1bc0;
	Node0x17a0500:s1 -> Node0x17a1c10;
	Node0x17a1bc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%9:\l9:                                                \l  %10 = getelementptr inbounds [1 x %struct.__va_list_tag], [1 x\l... %struct.__va_list_tag]* %3, i64 0, i64 0, i32 3\l  %11 = load i8*, i8** %10, align 16\l  %12 = zext i32 %7 to i64\l  %13 = getelementptr i8, i8* %11, i64 %12\l  %14 = add nuw nsw i32 %7, 8\l  store i32 %14, i32* %6, align 16\l  br label %NodeBlock13\l}"];
	Node0x17a1bc0 -> Node0x17a1c60;
	Node0x17a1c10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds [1 x %struct.__va_list_tag], [1 x\l... %struct.__va_list_tag]* %3, i64 0, i64 0, i32 2\l  %17 = load i8*, i8** %16, align 8\l  %18 = getelementptr i8, i8* %17, i64 8\l  store i8* %18, i8** %16, align 8\l  br label %NodeBlock13\l}"];
	Node0x17a1c10 -> Node0x17a1c60;
	Node0x17a1c60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{NodeBlock13:                                      \l  %19 = phi i8* [ %13, %9 ], [ %17, %15 ]\l  %20 = bitcast i8* %19 to i64*\l  %21 = load i64, i64* %20, align 8\l  call void @llvm.va_end(i8* nonnull %5) #30\l  %Pivot14 = icmp slt i32 %1, 9\l  br i1 %Pivot14, label %NodeBlock, label %NodeBlock11\l|{<s0>T|<s1>F}}"];
	Node0x17a1c60:s0 -> Node0x17a1e40;
	Node0x17a1c60:s1 -> Node0x17a1cb0;
	Node0x17a1cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{NodeBlock11:                                      \l  %Pivot12 = icmp slt i32 %1, 15\l  br i1 %Pivot12, label %LeafBlock3, label %NodeBlock9\l|{<s0>T|<s1>F}}"];
	Node0x17a1cb0:s0 -> Node0x17a1df0;
	Node0x17a1cb0:s1 -> Node0x17a1d00;
	Node0x17a1d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{NodeBlock9:                                       \l  %Pivot10 = icmp slt i32 %1, 1030\l  br i1 %Pivot10, label %LeafBlock5, label %LeafBlock7\l|{<s0>T|<s1>F}}"];
	Node0x17a1d00:s0 -> Node0x17a1da0;
	Node0x17a1d00:s1 -> Node0x17a1d50;
	Node0x17a1d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{LeafBlock7:                                       \l  %SwitchLeaf8 = icmp eq i32 %1, 1030\l  br i1 %SwitchLeaf8, label %49, label %NewDefault\l|{<s0>T|<s1>F}}"];
	Node0x17a1d50:s0 -> Node0x17a21b0;
	Node0x17a1d50:s1 -> Node0x17a24d0;
	Node0x17a1da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{LeafBlock5:                                       \l  %SwitchLeaf6 = icmp sle i32 %1, 16\l  br i1 %SwitchLeaf6, label %82, label %NewDefault\l|{<s0>T|<s1>F}}"];
	Node0x17a1da0:s0 -> Node0x17a2480;
	Node0x17a1da0:s1 -> Node0x17a24d0;
	Node0x17a1df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{LeafBlock3:                                       \l  %SwitchLeaf4 = icmp eq i32 %1, 9\l  br i1 %SwitchLeaf4, label %NodeBlock20, label %NewDefault\l|{<s0>T|<s1>F}}"];
	Node0x17a1df0:s0 -> Node0x17a1f80;
	Node0x17a1df0:s1 -> Node0x17a24d0;
	Node0x17a1e40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{NodeBlock:                                        \l  %Pivot = icmp slt i32 %1, 7\l  br i1 %Pivot, label %LeafBlock, label %LeafBlock1\l|{<s0>T|<s1>F}}"];
	Node0x17a1e40:s0 -> Node0x17a1ee0;
	Node0x17a1e40:s1 -> Node0x17a1e90;
	Node0x17a1e90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{LeafBlock1:                                       \l  %SwitchLeaf2 = icmp eq i32 %1, 7\l  br i1 %SwitchLeaf2, label %22, label %NewDefault\l|{<s0>T|<s1>F}}"];
	Node0x17a1e90:s0 -> Node0x17a1f30;
	Node0x17a1e90:s1 -> Node0x17a24d0;
	Node0x17a1ee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{LeafBlock:                                        \l  %SwitchLeaf = icmp sge i32 %1, 5\l  br i1 %SwitchLeaf, label %82, label %NewDefault\l|{<s0>T|<s1>F}}"];
	Node0x17a1ee0:s0 -> Node0x17a2480;
	Node0x17a1ee0:s1 -> Node0x17a24d0;
	Node0x17a1f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%22:\l22:                                               \l  %23 = sext i32 %0 to i64\l  %24 = call fastcc i64 @__syscall_cp(i64 72, i64 %23, i64 7, i64 %21, i64 0,\l... i64 0, i64 0) #31\l  %25 = call fastcc i64 @__syscall_ret(i64 %24) #31\l  %26 = trunc i64 %25 to i32\l  br label %93\l}"];
	Node0x17a1f30 -> Node0x17a2520;
	Node0x17a1f80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{NodeBlock20:                                      \l  %27 = bitcast %struct.FTW* %4 to i8*\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* nonnull %27) #29\l  %28 = sext i32 %0 to i64\l  %29 = ptrtoint %struct.FTW* %4 to i64\l  %30 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %28, i64 16, i64 %29) #29, !srcloc !1632\l  %31 = trunc i64 %30 to i32\l  %Pivot21 = icmp slt i32 %31, 0\l  br i1 %Pivot21, label %LeafBlock16, label %LeafBlock18\l|{<s0>T|<s1>F}}"];
	Node0x17a1f80:s0 -> Node0x17a2020;
	Node0x17a1f80:s1 -> Node0x17a1fd0;
	Node0x17a1fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{LeafBlock18:                                      \l  %SwitchLeaf19 = icmp eq i32 %31, 0\l  br i1 %SwitchLeaf19, label %39, label %NewDefault15\l|{<s0>T|<s1>F}}"];
	Node0x17a1fd0:s0 -> Node0x17a2110;
	Node0x17a1fd0:s1 -> Node0x17a20c0;
	Node0x17a2020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{LeafBlock16:                                      \l  %SwitchLeaf17 = icmp eq i32 %31, -22\l  br i1 %SwitchLeaf17, label %32, label %NewDefault15\l|{<s0>T|<s1>F}}"];
	Node0x17a2020:s0 -> Node0x17a2070;
	Node0x17a2020:s1 -> Node0x17a20c0;
	Node0x17a2070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%32:\l32:                                               \l  %33 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %28, i64 9, i64 %21) #29, !srcloc !1632\l  %34 = trunc i64 %33 to i32\l  br label %47\l}"];
	Node0x17a2070 -> Node0x17a2160;
	Node0x17a20c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{NewDefault15:                                     \l  %35 = shl i64 %30, 32\l  %36 = ashr exact i64 %35, 32\l  %37 = call fastcc i64 @__syscall_ret(i64 %36) #31\l  %38 = trunc i64 %37 to i32\l  br label %47\l}"];
	Node0x17a20c0 -> Node0x17a2160;
	Node0x17a2110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d4dbe670",label="{%39:\l39:                                               \l  %40 = getelementptr inbounds %struct.FTW, %struct.FTW* %4, i64 0, i32 0\l  %41 = load i32, i32* %40, align 4, !tbaa !1633\l  %42 = icmp eq i32 %41, 2\l  %43 = getelementptr inbounds %struct.FTW, %struct.FTW* %4, i64 0, i32 1\l  %44 = load i32, i32* %43, align 4, !tbaa !1638\l  %45 = sub nsw i32 0, %44\l  %46 = select i1 %42, i32 %45, i32 %44\l  br label %47\l}"];
	Node0x17a2110 -> Node0x17a2160;
	Node0x17a2160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%47:\l47:                                               \l  %48 = phi i32 [ %34, %32 ], [ %38, %NewDefault15 ], [ %46, %39 ]\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* nonnull %27) #29\l  br label %93\l}"];
	Node0x17a2160 -> Node0x17a2520;
	Node0x17a21b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%49:\l49:                                               \l  %50 = sext i32 %0 to i64\l  %51 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %50, i64 1030, i64 %21) #29, !srcloc !1632\l  %52 = trunc i64 %51 to i32\l  %53 = icmp eq i32 %52, -22\l  br i1 %53, label %60, label %54\l|{<s0>T|<s1>F}}"];
	Node0x17a21b0:s0 -> Node0x17a22a0;
	Node0x17a21b0:s1 -> Node0x17a2200;
	Node0x17a2200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%54:\l54:                                               \l  %55 = icmp sgt i32 %52, -1\l  %56 = shl i64 %51, 32\l  %57 = ashr exact i64 %56, 32\l  br i1 %55, label %58, label %78\l|{<s0>T|<s1>F}}"];
	Node0x17a2200:s0 -> Node0x17a2250;
	Node0x17a2200:s1 -> Node0x17a2430;
	Node0x17a2250 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%58:\l58:                                               \l  %59 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %57, i64 2, i64 1) #29, !srcloc !1632\l  br label %78\l}"];
	Node0x17a2250 -> Node0x17a2430;
	Node0x17a22a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%60:\l60:                                               \l  %61 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %50, i64 1030, i64 0) #29, !srcloc !1632\l  %62 = trunc i64 %61 to i32\l  %63 = icmp eq i32 %62, -22\l  br i1 %63, label %70, label %64\l|{<s0>T|<s1>F}}"];
	Node0x17a22a0:s0 -> Node0x17a2390;
	Node0x17a22a0:s1 -> Node0x17a22f0;
	Node0x17a22f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%64:\l64:                                               \l  %65 = icmp sgt i32 %62, -1\l  br i1 %65, label %66, label %78\l|{<s0>T|<s1>F}}"];
	Node0x17a22f0:s0 -> Node0x17a2340;
	Node0x17a22f0:s1 -> Node0x17a2430;
	Node0x17a2340 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%66:\l66:                                               \l  %67 = shl i64 %61, 32\l  %68 = ashr exact i64 %67, 32\l  %69 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"(i64 3,\l... i64 %68) #29, !srcloc !1639\l  br label %78\l}"];
	Node0x17a2340 -> Node0x17a2430;
	Node0x17a2390 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%70:\l70:                                               \l  %71 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %50, i64 0, i64 %21) #29, !srcloc !1632\l  %72 = trunc i64 %71 to i32\l  %73 = icmp sgt i32 %72, -1\l  %74 = shl i64 %71, 32\l  %75 = ashr exact i64 %74, 32\l  br i1 %73, label %76, label %78\l|{<s0>T|<s1>F}}"];
	Node0x17a2390:s0 -> Node0x17a23e0;
	Node0x17a2390:s1 -> Node0x17a2430;
	Node0x17a23e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%76:\l76:                                               \l  %77 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %75, i64 2, i64 1) #29, !srcloc !1632\l  br label %78\l}"];
	Node0x17a23e0 -> Node0x17a2430;
	Node0x17a2430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%78:\l78:                                               \l  %79 = phi i64 [ %57, %54 ], [ %57, %58 ], [ -22, %66 ], [ -22, %64 ], [ %75,\l... %70 ], [ %75, %76 ]\l  %80 = call fastcc i64 @__syscall_ret(i64 %79) #31\l  %81 = trunc i64 %80 to i32\l  br label %93\l}"];
	Node0x17a2430 -> Node0x17a2520;
	Node0x17a2480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%82:\l82:                                               \l  %83 = sext i32 %0 to i64\l  %84 = zext i32 %1 to i64\l  %85 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %83, i64 %84, i64 %21) #29, !srcloc !1632\l  %86 = call fastcc i64 @__syscall_ret(i64 %85) #31\l  %87 = trunc i64 %86 to i32\l  br label %93\l}"];
	Node0x17a2480 -> Node0x17a2520;
	Node0x17a24d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d8564670",label="{NewDefault:                                       \l  %88 = sext i32 %0 to i64\l  %89 = sext i32 %1 to i64\l  %90 = call i64 asm sideeffect \"syscall\",\l... \"=\{ax\},\{ax\},\{di\},\{si\},\{dx\},~\{rcx\},~\{r11\},~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\l...\"(i64 72, i64 %88, i64 %89, i64 %21) #29, !srcloc !1632\l  %91 = call fastcc i64 @__syscall_ret(i64 %90) #31\l  %92 = trunc i64 %91 to i32\l  br label %93\l}"];
	Node0x17a24d0 -> Node0x17a2520;
	Node0x17a2520 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%93:\l93:                                               \l  %94 = phi i32 [ %26, %22 ], [ %48, %47 ], [ %81, %78 ], [ %92, %NewDefault\l... ], [ %87, %82 ]\l  call void @llvm.lifetime.end.p0i8(i64 24, i8* nonnull %5) #29\l  ret i32 %94\l}"];
}
