VerilogSource(files=os.path.join(".", "sim_ctrl.sv"))