// Seed: 1769836307
`define pp_5 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  assign id_3 = (1) + 1;
  generate
    logic id_5;
  endgenerate
  type_18(
      id_2, 1
  );
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_3 = id_2;
  logic id_9;
  logic id_10, id_11, id_12, id_13;
  logic id_14;
  assign id_9  = id_8;
  assign id_11 = id_12;
endmodule
