

================================================================
== Vivado HLS Report for 'Sobel'
================================================================
* Date:           Sat Jul  4 08:28:11 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     26.87|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   37|  309602|   37|  309602|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+-----+--------+-----+--------+---------+
        |                                                |                                      |    Latency   |   Interval   | Pipeline|
        |                    Instance                    |                Module                | min |   max  | min |   max  |   Type  |
        +------------------------------------------------+--------------------------------------+-----+--------+-----+--------+---------+
        |grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49  |Filter2D_32_32_int_int_480_640_3_3_s  |   36|  309601|   36|  309601|   none  |
        +------------------------------------------------+--------------------------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|      -|     881|   5673|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     884|   5675|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+-------+-----+------+
    |                    Instance                    |                Module                | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------------------------------+--------------------------------------+---------+-------+-----+------+
    |grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49  |Filter2D_32_32_int_int_480_640_3_3_s  |        9|      0|  881|  5673|
    +------------------------------------------------+--------------------------------------+---------+-------+-----+------+
    |Total                                           |                                      |        9|      0|  881|  5673|
    +------------------------------------------------+--------------------------------------+---------+-------+-----+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_52  |    or    |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------------------------+---+-----+-----------+
    |                                 Name                                 | FF| Bits| Const Bits|
    +----------------------------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                                             |  1|    1|          0|
    |ap_done_reg                                                           |  1|    1|          0|
    |grp_Filter2D_32_32_int_int_480_640_3_3_s_fu_49_ap_start_ap_start_reg  |  1|    1|          0|
    +----------------------------------------------------------------------+---+-----+-----------+
    |Total                                                                 |  3|    3|          0|
    +----------------------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        Sobel        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        Sobel        | return value |
|src_rows_V_read              |  in |   12|   ap_none  |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12|   ap_none  |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

