$date
	Tue Apr 01 18:39:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bcd_to_time_tb $end
$var wire 16 ! time_out [15:0] $end
$var reg 12 " count [11:0] $end
$scope module uut $end
$var wire 12 # count [11:0] $end
$var reg 4 $ min_ones [3:0] $end
$var reg 4 % min_tens [3:0] $end
$var reg 4 & sec_ones [3:0] $end
$var reg 4 ' sec_tens [3:0] $end
$var reg 16 ( time_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#110000
b100110000 !
b100110000 (
b11 '
b1 $
b1011010 "
b1011010 #
#120000
b10101000101 !
b10101000101 (
b101 &
b100 '
b101 $
b101011001 "
b101011001 #
#130000
b101100101011001 !
b101100101011001 (
b1001 &
b101 '
b1001 $
b101 %
b111000001111 "
b111000001111 #
#140000
b10001100010111 !
b10001100010111 (
b111 &
b1 '
b11 $
b10 %
b10101110101 "
b10101110101 #
#250000
