m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Enricco Gemha/Developer/courses-at-Insper/processors/class02_RAM_in_VHDL/class02_activity02/class02_activity02_restored/simulation/qsim
