#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 25 00:06:20 2021
# Process ID: 29052
# Current directory: C:/GitHub/missile_command/VGA_Tutorial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9304 C:\GitHub\missile_command\VGA_Tutorial\VGA_Tutorial.xpr
# Log file: C:/GitHub/missile_command/VGA_Tutorial/vivado.log
# Journal file: C:/GitHub/missile_command/VGA_Tutorial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/missile_command/VGA_Tutorial/VGA_Tutorial.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Sirpreet Dhillon/Documents/GitHub/missile_command/VGA_Tutorial' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/../Desktop/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_tutorial_students/vga_controller_ip'; using path 'C:/Users/Sirpreet Dhillon/Desktop/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_tutorial_students/vga_controller_ip' instead.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/GitHub/missile_command/VGA_Tutorial/VGA_Tutorial.ip_user_files', nor could it be found using path 'C:/Users/Sirpreet Dhillon/Documents/GitHub/missile_command/VGA_Tutorial/VGA_Tutorial.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sirpreet Dhillon/Desktop/ENSC 452/VGA_tutorial/vga_tutorial_students/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 998.988 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb 25 00:06:55 2021] Launched synth_1...
Run output will be captured here: C:/GitHub/missile_command/VGA_Tutorial/VGA_Tutorial.runs/synth_1/runme.log
[Thu Feb 25 00:06:55 2021] Launched impl_1...
Run output will be captured here: C:/GitHub/missile_command/VGA_Tutorial/VGA_Tutorial.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1119.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1839.965 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 1839.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1839.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1993.145 ; gain = 994.156
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 25 13:06:11 2021...
