<profile>

<section name = "Vitis HLS Report for 'compute_attn_matmul_v_7'" level="0">
<item name = "Date">Wed Jul 31 17:05:37 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.156 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">102179, 102179, 1.022 ms, 1.022 ms, 102179, 102179, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_exp_32_10_s_fu_385">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_402">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_419">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_436">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_453">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_470">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_487">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_504">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_521">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_538">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_555">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
<column name="grp_exp_32_10_s_fu_572">exp_32_10_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim">102177, 102177, 11, 1, 1, 102168, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3038, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">60, 384, 8640, 9976, -</column>
<column name="Memory">32, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 176, -</column>
<column name="Register">-, -, 4671, 800, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">31, 30, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_exp_32_10_s_fu_385">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_402">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_419">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_436">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_453">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_470">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_487">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_504">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_521">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_538">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_555">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="grp_exp_32_10_s_fu_572">exp_32_10_s, 5, 21, 720, 740, 0</column>
<column name="mul_31ns_32s_54_1_1_U981">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U982">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U983">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U984">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U985">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U986">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U987">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U988">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U989">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U990">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U991">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_31ns_32s_54_1_1_U992">mul_31ns_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U994">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U995">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U996">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U997">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U998">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U999">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1000">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1001">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1003">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1004">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1005">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1006">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1007">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1008">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1009">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1010">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1012">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1013">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1014">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1015">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1016">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1017">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1018">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1019">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1021">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1022">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1023">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1024">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1025">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1026">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1027">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_54_1_1_U1028">mul_32s_32s_54_1_1, 0, 3, 0, 20, 0</column>
<column name="mux_32_32_1_1_U993">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_32_1_1_U1002">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_32_1_1_U1011">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_32_1_1_U1020">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_42_32_1_1_U1029">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1030">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1031">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1032">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1033">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1034">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1035">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1036">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="acc_blocks_0_U">compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W, 8, 0, 0, 0, 24, 256, 1, 6144</column>
<column name="acc_blocks_1_U">compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W, 8, 0, 0, 0, 24, 256, 1, 6144</column>
<column name="acc_blocks_2_U">compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W, 8, 0, 0, 0, 24, 256, 1, 6144</column>
<column name="acc_blocks_3_U">compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W, 8, 0, 0, 0, 24, 256, 1, 6144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln432_1_fu_730_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln432_fu_739_p2">+, 0, 0, 15, 8, 3</column>
<column name="add_ln434_fu_1009_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln436_fu_1003_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln813_27_fu_2205_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_28_fu_2221_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_29_fu_2237_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_30_fu_2253_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_31_fu_2269_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_32_fu_2285_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_33_fu_2301_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_34_fu_2577_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_35_fu_2593_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_36_fu_2609_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_37_fu_2625_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_38_fu_2641_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_39_fu_2657_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_40_fu_2673_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_41_fu_2689_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_42_fu_2965_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_43_fu_2981_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_44_fu_2997_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_45_fu_3013_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_46_fu_3029_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_47_fu_3045_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_48_fu_3061_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_49_fu_3077_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_50_fu_3353_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_51_fu_3369_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_52_fu_3385_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_53_fu_3401_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_54_fu_3417_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_55_fu_3433_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_56_fu_3449_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_57_fu_3465_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_fu_2189_p2">+, 0, 0, 39, 32, 32</column>
<column name="attn_patch_block_3_fu_745_p2">+, 0, 0, 13, 6, 1</column>
<column name="empty_fu_648_p2">+, 0, 0, 16, 9, 9</column>
<column name="indvars_iv_next1136_fu_863_p2">+, 0, 0, 15, 8, 1</column>
<column name="p_mid1_fu_887_p2">+, 0, 0, 16, 9, 9</column>
<column name="grp_exp_32_10_s_fu_385_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_402_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_419_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_436_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_453_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_470_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_487_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_504_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_521_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_538_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_555_x">-, 0, 0, 39, 32, 32</column>
<column name="grp_exp_32_10_s_fu_572_x">-, 0, 0, 39, 32, 32</column>
<column name="and_ln432_1_fu_817_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln432_2_fu_1503_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln432_3_fu_1507_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln432_4_fu_849_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln432_fu_797_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1251">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op131_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op579_write_state11">and, 0, 0, 2, 1, 1</column>
<column name="cmp113_fu_654_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="cmp113_mid1_fu_893_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="cmp118_not_fu_712_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="cmp118_not_mid1_fu_957_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="cmp120_not_fu_638_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="cmp120_not_mid1_fu_777_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="cmp39_not_fu_676_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="cmp39_not_mid149_fu_803_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="cmp39_not_mid1_fu_923_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="cmp97_1_fu_694_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="cmp97_1_mid1_fu_943_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="cmp97_2_fu_700_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="cmp97_2_mid1_fu_1523_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="cmp97_3_fu_706_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="cmp97_3_mid1_fu_1535_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="cmp97_fu_688_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="cmp97_mid1_fu_1511_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp115_fu_917_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_fu_670_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln432_fu_724_p2">icmp, 0, 0, 13, 17, 16</column>
<column name="icmp_ln434_fu_751_p2">icmp, 0, 0, 12, 13, 12</column>
<column name="icmp_ln436_fu_843_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln442_fu_997_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter10">or, 0, 0, 2, 1, 1</column>
<column name="brmerge639_fu_718_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge639_mid1_fu_963_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_682_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_mid1_fu_929_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln432_fu_1499_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln434_fu_869_p2">or, 0, 0, 2, 1, 1</column>
<column name="acc_block_1_fu_2327_p3">select, 0, 0, 208, 1, 256</column>
<column name="acc_block_3_fu_2715_p3">select, 0, 0, 208, 1, 256</column>
<column name="acc_block_5_fu_3103_p3">select, 0, 0, 208, 1, 256</column>
<column name="acc_block_7_fu_3491_p3">select, 0, 0, 208, 1, 256</column>
<column name="select_ln432_1_fu_765_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln432_2_fu_783_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln432_3_fu_809_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln432_4_fu_823_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln432_5_fu_835_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln432_6_fu_855_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln432_fu_757_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln434_10_fu_1015_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln434_1_fu_899_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_2_fu_935_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_3_fu_1516_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_4_fu_949_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_5_fu_1528_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_6_fu_1540_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_7_fu_969_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln434_8_fu_981_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln434_9_fu_989_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln434_fu_875_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln432_fu_791_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_attn_patch_base_2">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_attn_patch_block_1">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_dim_block_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten69_load">9, 2, 17, 34</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_v_patch_1">9, 2, 8, 16</column>
<column name="attn_matmul_v_stream_blk_n">9, 2, 1, 2</column>
<column name="attn_matmul_v_stream_din">14, 3, 256, 768</column>
<column name="attn_patch_base_fu_208">9, 2, 8, 16</column>
<column name="attn_patch_block_fu_204">9, 2, 6, 12</column>
<column name="attn_softmax_info_stream_blk_n">9, 2, 1, 2</column>
<column name="dim_block_fu_192">9, 2, 5, 10</column>
<column name="indvar_flatten69_fu_212">9, 2, 17, 34</column>
<column name="indvar_flatten_fu_200">9, 2, 13, 26</column>
<column name="qxk_out_stream_blk_n">9, 2, 1, 2</column>
<column name="v_patch_fu_196">9, 2, 8, 16</column>
<column name="v_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_block_1_reg_4110">256, 0, 256, 0</column>
<column name="acc_blocks_0_addr_reg_4086">5, 0, 5, 0</column>
<column name="acc_blocks_1_addr_reg_4092">5, 0, 5, 0</column>
<column name="acc_blocks_2_addr_reg_4098">5, 0, 5, 0</column>
<column name="acc_blocks_3_addr_reg_4104">5, 0, 5, 0</column>
<column name="and_ln432_4_reg_3858">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="attn_V_10_fu_272">32, 0, 32, 0</column>
<column name="attn_V_11_fu_276">32, 0, 32, 0</column>
<column name="attn_V_1_fu_236">32, 0, 32, 0</column>
<column name="attn_V_2_fu_240">32, 0, 32, 0</column>
<column name="attn_V_3_fu_244">32, 0, 32, 0</column>
<column name="attn_V_4_fu_248">32, 0, 32, 0</column>
<column name="attn_V_5_fu_252">32, 0, 32, 0</column>
<column name="attn_V_6_fu_256">32, 0, 32, 0</column>
<column name="attn_V_7_fu_260">32, 0, 32, 0</column>
<column name="attn_V_8_fu_264">32, 0, 32, 0</column>
<column name="attn_V_9_fu_268">32, 0, 32, 0</column>
<column name="attn_V_fu_232">32, 0, 32, 0</column>
<column name="attn_patch_base_fu_208">8, 0, 8, 0</column>
<column name="attn_patch_block_fu_204">6, 0, 6, 0</column>
<column name="attn_softmax_info_0_2_fu_216">256, 0, 256, 0</column>
<column name="attn_softmax_info_1_2_fu_220">256, 0, 256, 0</column>
<column name="attn_softmax_info_2_2_fu_224">256, 0, 256, 0</column>
<column name="attn_softmax_info_3_2_fu_228">256, 0, 256, 0</column>
<column name="cmp97_2_reg_3833">1, 0, 1, 0</column>
<column name="cmp97_3_reg_3838">1, 0, 1, 0</column>
<column name="cmp97_reg_3828">1, 0, 1, 0</column>
<column name="dim_block_fu_192">5, 0, 5, 0</column>
<column name="grp_exp_32_10_s_fu_385_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_402_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_419_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_436_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_453_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_470_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_487_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_504_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_521_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_538_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_555_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_exp_32_10_s_fu_572_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln434_reg_3847">1, 0, 1, 0</column>
<column name="icmp_ln442_reg_3907">1, 0, 1, 0</column>
<column name="indvar_flatten69_fu_212">17, 0, 17, 0</column>
<column name="indvar_flatten_fu_200">13, 0, 13, 0</column>
<column name="indvars_iv_next1136_reg_3865">8, 0, 8, 0</column>
<column name="r_V_1_reg_4066">32, 0, 32, 0</column>
<column name="r_V_2_reg_4071">32, 0, 32, 0</column>
<column name="r_V_3_reg_4076">32, 0, 32, 0</column>
<column name="r_V_4_reg_4081">32, 0, 32, 0</column>
<column name="r_V_5_reg_4051">32, 0, 32, 0</column>
<column name="r_V_642_reg_3976">31, 0, 31, 0</column>
<column name="r_V_644_reg_3981">31, 0, 31, 0</column>
<column name="r_V_646_reg_3986">31, 0, 31, 0</column>
<column name="r_V_648_reg_3991">31, 0, 31, 0</column>
<column name="r_V_650_reg_3996">31, 0, 31, 0</column>
<column name="r_V_652_reg_4001">31, 0, 31, 0</column>
<column name="r_V_654_reg_4006">31, 0, 31, 0</column>
<column name="r_V_656_reg_4011">31, 0, 31, 0</column>
<column name="r_V_658_reg_4016">31, 0, 31, 0</column>
<column name="r_V_660_reg_4021">31, 0, 31, 0</column>
<column name="r_V_662_reg_4026">31, 0, 31, 0</column>
<column name="r_V_664_reg_4046">32, 0, 32, 0</column>
<column name="r_V_6_reg_4056">32, 0, 32, 0</column>
<column name="r_V_7_reg_4061">32, 0, 32, 0</column>
<column name="r_V_reg_3971">31, 0, 31, 0</column>
<column name="select_ln434_1_reg_3878">1, 0, 1, 0</column>
<column name="select_ln434_2_reg_3882">1, 0, 1, 0</column>
<column name="select_ln434_3_reg_4031">1, 0, 1, 0</column>
<column name="select_ln434_4_reg_3886">1, 0, 1, 0</column>
<column name="select_ln434_5_reg_4036">1, 0, 1, 0</column>
<column name="select_ln434_6_reg_4041">1, 0, 1, 0</column>
<column name="select_ln434_7_reg_3891">1, 0, 1, 0</column>
<column name="select_ln434_8_reg_3895">2, 0, 2, 0</column>
<column name="select_ln434_reg_3872">5, 0, 5, 0</column>
<column name="softmax_sum_recip_V_10_reg_3961">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_11_reg_3966">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_1_reg_3916">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_2_reg_3921">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_3_reg_3926">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_4_reg_3931">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_5_reg_3936">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_6_reg_3941">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_7_reg_3946">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_8_reg_3951">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_9_reg_3956">32, 0, 32, 0</column>
<column name="softmax_sum_recip_V_reg_3911">32, 0, 32, 0</column>
<column name="tmp_208_reg_4115">32, 0, 32, 0</column>
<column name="tmp_209_reg_4120">32, 0, 32, 0</column>
<column name="tmp_210_reg_4125">32, 0, 32, 0</column>
<column name="tmp_211_reg_4130">32, 0, 32, 0</column>
<column name="tmp_212_reg_4135">32, 0, 32, 0</column>
<column name="tmp_213_reg_4140">32, 0, 32, 0</column>
<column name="tmp_214_reg_4145">32, 0, 32, 0</column>
<column name="tmp_215_reg_4150">32, 0, 32, 0</column>
<column name="v_patch_fu_196">8, 0, 8, 0</column>
<column name="xor_ln432_reg_3852">1, 0, 1, 0</column>
<column name="and_ln432_4_reg_3858">64, 32, 1, 0</column>
<column name="cmp97_2_reg_3833">64, 32, 1, 0</column>
<column name="cmp97_3_reg_3838">64, 32, 1, 0</column>
<column name="cmp97_reg_3828">64, 32, 1, 0</column>
<column name="icmp_ln434_reg_3847">64, 32, 1, 0</column>
<column name="icmp_ln442_reg_3907">64, 32, 1, 0</column>
<column name="indvars_iv_next1136_reg_3865">64, 32, 8, 0</column>
<column name="select_ln434_1_reg_3878">64, 32, 1, 0</column>
<column name="select_ln434_4_reg_3886">64, 32, 1, 0</column>
<column name="select_ln434_7_reg_3891">64, 32, 1, 0</column>
<column name="select_ln434_8_reg_3895">64, 32, 2, 0</column>
<column name="select_ln434_reg_3872">64, 32, 5, 0</column>
<column name="softmax_sum_recip_V_10_reg_3961">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_11_reg_3966">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_1_reg_3916">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_2_reg_3921">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_3_reg_3926">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_4_reg_3931">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_5_reg_3936">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_6_reg_3941">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_7_reg_3946">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_8_reg_3951">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_9_reg_3956">64, 32, 32, 0</column>
<column name="softmax_sum_recip_V_reg_3911">64, 32, 32, 0</column>
<column name="xor_ln432_reg_3852">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_attn_matmul_v.7, return value</column>
<column name="attn_softmax_info_stream_dout">in, 256, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_num_data_valid">in, 2, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_fifo_cap">in, 2, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_empty_n">in, 1, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_read">out, 1, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="qxk_out_stream_dout">in, 512, ap_fifo, qxk_out_stream, pointer</column>
<column name="qxk_out_stream_num_data_valid">in, 2, ap_fifo, qxk_out_stream, pointer</column>
<column name="qxk_out_stream_fifo_cap">in, 2, ap_fifo, qxk_out_stream, pointer</column>
<column name="qxk_out_stream_empty_n">in, 1, ap_fifo, qxk_out_stream, pointer</column>
<column name="qxk_out_stream_read">out, 1, ap_fifo, qxk_out_stream, pointer</column>
<column name="v_stream_dout">in, 256, ap_fifo, v_stream, pointer</column>
<column name="v_stream_num_data_valid">in, 2, ap_fifo, v_stream, pointer</column>
<column name="v_stream_fifo_cap">in, 2, ap_fifo, v_stream, pointer</column>
<column name="v_stream_empty_n">in, 1, ap_fifo, v_stream, pointer</column>
<column name="v_stream_read">out, 1, ap_fifo, v_stream, pointer</column>
<column name="attn_matmul_v_stream_din">out, 256, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_num_data_valid">in, 2, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_fifo_cap">in, 2, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_full_n">in, 1, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_write">out, 1, ap_fifo, attn_matmul_v_stream, pointer</column>
</table>
</item>
</section>
</profile>
