INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/AND2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datamem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/instmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/sevseg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol nextInst, assumed default net type wire [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sim_1/new/topDesignTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topDesignTB
