--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/net/penguin/data/software/ISE/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml main_MFCC.twx main_MFCC.ncd -o
main_MFCC.twr main_MFCC.pcf

Design file:              main_MFCC.ncd
Physical constraint file: main_MFCC.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - clk does not clock data from dat_i
WARNING:Timing:3225 - Timing constraint COMP "dat_i" OFFSET = IN 500 ns VALID 
   250 ns BEFORE COMP "clk" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock clk associated with OFFSET = IN 20 ns VALID 20 
   ns BEFORE COMP "clk" "RISING"; does not clock any registered input 
   components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 20 ns VALID 20 ns BEFORE 
   COMP "clk" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2241 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.131ns.
--------------------------------------------------------------------------------

Paths for end point beep (OLOGIC_X0Y45.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beep_start (FF)
  Destination:          beep (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.500ns (1.161 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beep_start to beep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BMUX    Tshcko                0.518   active_frame_bfr
                                                       beep_start
    SLICE_X19Y36.D3      net (fanout=10)       2.447   beep_start
    SLICE_X19Y36.DMUX    Tilo                  0.337   led2_OBUF
                                                       beep_rstpot
    OLOGIC_X0Y45.D1      net (fanout=1)        2.116   beep_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 1.178   beep_OBUF
                                                       beep
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (2.033ns logic, 4.563ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_devide_4000/clk_div (FF)
  Destination:          beep (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.520ns (1.161 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_devide_4000/clk_div to beep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.BMUX    Tshcko                0.518   clock_devide_4000/GND_4_o_GND_4_o_equal_2_o<19>1
                                                       clock_devide_4000/clk_div
    SLICE_X19Y36.D1      net (fanout=2)        1.864   clk_4000Hz
    SLICE_X19Y36.DMUX    Tilo                  0.337   led2_OBUF
                                                       beep_rstpot
    OLOGIC_X0Y45.D1      net (fanout=1)        2.116   beep_rstpot
    OLOGIC_X0Y45.CLK0    Todck                 1.178   beep_OBUF
                                                       beep
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (2.033ns logic, 3.980ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/i_3 (SLICE_X26Y62.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_6 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/i_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.156ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_6 to SPM0405HD4H/MEMS_Filter/i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y62.DQ      Tcko                  0.430   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/i_6
    SLICE_X27Y62.D3      net (fanout=1)        1.050   SPM0405HD4H/MEMS_Filter/i<6>
    SLICE_X27Y62.DMUX    Tilo                  0.337   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o<6>_SW0
    SLICE_X27Y62.C4      net (fanout=1)        0.319   SPM0405HD4H/MEMS_Filter/N4
    SLICE_X27Y62.C       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o<6>
    SLICE_X26Y62.D2      net (fanout=5)        0.594   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o
    SLICE_X26Y62.D       Tilo                  0.254   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/Mmux__n3311111
    SLICE_X26Y62.B3      net (fanout=3)        1.574   SPM0405HD4H/MEMS_Filter/Mmux__n331111
    SLICE_X26Y62.CLK     Tas                   0.339   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/Mmux__n331141
                                                       SPM0405HD4H/MEMS_Filter/i_3
    -------------------------------------------------  ---------------------------
    Total                                      5.156ns (1.619ns logic, 3.537ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_5 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/i_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_5 to SPM0405HD4H/MEMS_Filter/i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y62.AQ      Tcko                  0.430   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/i_5
    SLICE_X27Y62.D2      net (fanout=2)        0.737   SPM0405HD4H/MEMS_Filter/i<5>
    SLICE_X27Y62.DMUX    Tilo                  0.337   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o<6>_SW0
    SLICE_X27Y62.C4      net (fanout=1)        0.319   SPM0405HD4H/MEMS_Filter/N4
    SLICE_X27Y62.C       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o<6>
    SLICE_X26Y62.D2      net (fanout=5)        0.594   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o
    SLICE_X26Y62.D       Tilo                  0.254   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/Mmux__n3311111
    SLICE_X26Y62.B3      net (fanout=3)        1.574   SPM0405HD4H/MEMS_Filter/Mmux__n331111
    SLICE_X26Y62.CLK     Tas                   0.339   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/Mmux__n331141
                                                       SPM0405HD4H/MEMS_Filter/i_3
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (1.619ns logic, 3.224ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPM0405HD4H/MEMS_Filter/i_2 (FF)
  Destination:          SPM0405HD4H/MEMS_Filter/i_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPM0405HD4H/MEMS_Filter/i_2 to SPM0405HD4H/MEMS_Filter/i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.BMUX    Tshcko                0.576   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/i_2
    SLICE_X27Y62.C3      net (fanout=4)        1.058   SPM0405HD4H/MEMS_Filter/i<2>
    SLICE_X27Y62.C       Tilo                  0.259   SPM0405HD4H/MEMS_Filter/i<6>
                                                       SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o<6>
    SLICE_X26Y62.D2      net (fanout=5)        0.594   SPM0405HD4H/MEMS_Filter/GND_9_o_GND_9_o_equal_614_o
    SLICE_X26Y62.D       Tilo                  0.254   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/Mmux__n3311111
    SLICE_X26Y62.B3      net (fanout=3)        1.574   SPM0405HD4H/MEMS_Filter/Mmux__n331111
    SLICE_X26Y62.CLK     Tas                   0.339   SPM0405HD4H/MEMS_Filter/i<4>
                                                       SPM0405HD4H/MEMS_Filter/Mmux__n331141
                                                       SPM0405HD4H/MEMS_Filter/i_3
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.428ns logic, 3.226ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point led2_1 (OLOGIC_X11Y3.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_devide_2M/clk_div (FF)
  Destination:          led2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.572ns (1.192 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_devide_2M/clk_div to led2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y36.DMUX    Tshcko                0.518   clock_devide_2M/GND_3_o_GND_3_o_AND_2_o
                                                       clock_devide_2M/clk_div
    SLICE_X19Y36.D5      net (fanout=7)        1.205   clk_2MHz
    SLICE_X19Y36.D       Tilo                  0.259   led2_OBUF
                                                       led2_rstpot
    OLOGIC_X11Y3.D1      net (fanout=1)        2.517   led2_rstpot
    OLOGIC_X11Y3.CLK0    Todck                 1.178   led2_1
                                                       led2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (1.955ns logic, 3.722ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led2 (FF)
  Destination:          led2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.551ns (1.192 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led2 to led2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.DQ      Tcko                  0.430   led2_OBUF
                                                       led2
    SLICE_X19Y36.D4      net (fanout=1)        0.499   led2_OBUF
    SLICE_X19Y36.D       Tilo                  0.259   led2_OBUF
                                                       led2_rstpot
    OLOGIC_X11Y3.D1      net (fanout=1)        2.517   led2_rstpot
    OLOGIC_X11Y3.CLK0    Todck                 1.178   led2_1
                                                       led2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.867ns logic, 3.016ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point beep_cnt_15 (SLICE_X10Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beep_start (FF)
  Destination:          beep_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beep_start to beep_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BMUX    Tshcko                0.244   active_frame_bfr
                                                       beep_start
    SLICE_X10Y58.CE      net (fanout=10)       0.159   beep_start
    SLICE_X10Y58.CLK     Tckce       (-Th)     0.108   beep_cnt<15>
                                                       beep_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.136ns logic, 0.159ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point beep_cnt_14 (SLICE_X10Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beep_start (FF)
  Destination:          beep_cnt_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beep_start to beep_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BMUX    Tshcko                0.244   active_frame_bfr
                                                       beep_start
    SLICE_X10Y58.CE      net (fanout=10)       0.159   beep_start
    SLICE_X10Y58.CLK     Tckce       (-Th)     0.104   beep_cnt<15>
                                                       beep_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.140ns logic, 0.159ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point beep_cnt_13 (SLICE_X10Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beep_start (FF)
  Destination:          beep_cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beep_start to beep_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.BMUX    Tshcko                0.244   active_frame_bfr
                                                       beep_start
    SLICE_X10Y58.CE      net (fanout=10)       0.159   beep_start
    SLICE_X10Y58.CLK     Tckce       (-Th)     0.102   beep_cnt<15>
                                                       beep_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.142ns logic, 0.159ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: recogaiueo/MFCC/RINGBUFFER/Mram_mem/CLKA
  Logical resource: recogaiueo/MFCC/RINGBUFFER/Mram_mem/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: recogaiueo/MFCC/BRAM_HAM/Mram_mem/CLKA
  Logical resource: recogaiueo/MFCC/BRAM_HAM/Mram_mem/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: recogaiueo/MFCC/BRAM_FRAME/Mram_mem/CLKA
  Logical resource: recogaiueo/MFCC/BRAM_FRAME/Mram_mem/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.131|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2241 paths, 0 nets, and 334 connections

Design statistics:
   Minimum period:   6.131ns{1}   (Maximum frequency: 163.106MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 24 17:05:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 518 MB



