-- Alexander Nunez
-- University of Florida

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity reg is
    generic (
        WIDTH : positive := 16);
    port (
		  clk, rst, en : in std_logic;
		  input      : in  std_logic_vector(WIDTH-1 downto 0);
        output     : out  std_logic_vector(WIDTH-1 downto 0));
end reg;

architecture BHV of reg is
	signal temp : std_logic_vector(WIDTH-1 downto 0);
begin
	process(clk, rst)
	begin
		temp <= temp;
		if (rst = '1') then
			temp <= (others=> '0');
		elsif(rising_edge(clk)) then
			if (en <= '1') then
				temp <= input;
			end if;
		end if;
	end process;
	output <= temp;
end reg;