#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 20 14:17:54 2025
# Process ID: 24772
# Current directory: C:/Users/ivan7/Downloads/wav/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31644 C:\Users\ivan7\Downloads\wav\final\project_1.xpr
# Log file: C:/Users/ivan7/Downloads/wav/final/vivado.log
# Journal file: C:/Users/ivan7/Downloads/wav/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ivan7/Downloads/wav/final/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/wav/final' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0', nor could it be found using path 'E:/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 777.391 ; gain = 176.027
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:module_ref:simple_filter:1.0 - simple_filter_0
Successfully read diagram <design_1> from BD file <C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 973.051 ; gain = 42.969
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.938 ; gain = 100.887
export_ip_user_files -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 20 14:52:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/synth_1/runme.log
[Fri Jun 20 14:52:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/runme.log
file copy -force C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
generate_target all [get_files  C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 20 15:16:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/synth_1/runme.log
[Fri Jun 20 15:16:48 2025] Launched impl_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/runme.log
file copy -force C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference design_1_simple_filter_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'simple_filter'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'rstn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_simple_filter_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 'x_in' width 16 differs from original width 12
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'bram_addr'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'bram_data'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'bram_en'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'bram_we'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rstn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'x_valid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'y_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_simple_filter_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'rstn' is not found on the upgraded version of the cell '/simple_filter_0'. Its connection to the net 'rst_ps7_0_50M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'x_valid' is not found on the upgraded version of the cell '/simple_filter_0'. Its connection to the net 'axi_gpio_1_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'bram_addr' is not found on the upgraded version of the cell '/simple_filter_0'. Its connection to the net 'simple_filter_0_bram_addr' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'bram_data' is not found on the upgraded version of the cell '/simple_filter_0'. Its connection to the net 'simple_filter_0_bram_data' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'bram_en' is not found on the upgraded version of the cell '/simple_filter_0'. Its connection to the net 'simple_filter_0_bram_en' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'bram_we' is not found on the upgraded version of the cell '/simple_filter_0'. Its connection to the net 'simple_filter_0_bram_we' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_simple_filter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <simple_filter_0_bram_addr> has no source
WARNING: [BD 41-597] NET <simple_filter_0_bram_en> has no source
WARNING: [BD 41-597] NET <simple_filter_0_bram_data> has no source
WARNING: [BD 41-597] NET <simple_filter_0_bram_we> has no source
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'reset'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rstn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_simple_filter_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 'x_in' width 12 differs from original width 16
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'reset'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'y_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_en'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'bram_we'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rstn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'x_valid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_simple_filter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_simple_filter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <simple_filter_0_bram_addr> has no source
WARNING: [BD 41-597] NET <simple_filter_0_bram_en> has no source
WARNING: [BD 41-597] NET <simple_filter_0_bram_data> has no source
WARNING: [BD 41-597] NET <simple_filter_0_bram_we> has no source
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/blk_mem_gen_0/ena
/blk_mem_gen_0/wea
/blk_mem_gen_0/addra
/blk_mem_gen_0/dina
/simple_filter_0/rstn
/simple_filter_0/x_valid

connect_bd_net [get_bd_pins simple_filter_0/bram_addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins simple_filter_0/bram_we] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins simple_filter_0/bram_data] [get_bd_pins blk_mem_gen_0/dina]
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/simple_filter_0/rstn
/simple_filter_0/x_valid

connect_bd_net [get_bd_pins simple_filter_0/x_valid] [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins simple_filter_0/rstn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
generate_target all [get_files  C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 20 15:47:41 2025] Launched synth_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/synth_1/runme.log
[Fri Jun 20 15:47:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/runme.log
file copy -force C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 20 16:04:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/synth_1/runme.log
[Fri Jun 20 16:04:28 2025] Launched impl_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 2147.074 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 2147.074 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2147.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.016 ; gain = 1025.531
file copy -force C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ivan7/Downloads/wav/final/project_1.sdk -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <C:\Users\ivan7\Downloads\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/ivan7/Downloads/wav/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/ivan7/Downloads/wav/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/ivan7/Downloads/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 20 16:20:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/synth_1/runme.log
[Fri Jun 20 16:20:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/ivan7/Downloads/wav/final/project_1.runs/impl_1/runme.log
