// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/29/2024 15:18:53"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vga_controller (
	\matriz[0][0][0] ,
	\matriz[0][0][1] ,
	\matriz[0][1][0] ,
	\matriz[0][1][1] ,
	\matriz[0][2][0] ,
	\matriz[0][2][1] ,
	\matriz[1][0][0] ,
	\matriz[1][0][1] ,
	\matriz[1][1][0] ,
	\matriz[1][1][1] ,
	\matriz[1][2][0] ,
	\matriz[1][2][1] ,
	\matriz[2][0][0] ,
	\matriz[2][0][1] ,
	\matriz[2][1][0] ,
	\matriz[2][1][1] ,
	\matriz[2][2][0] ,
	\matriz[2][2][1] ,
	iRST_n,
	iVGA_CLK,
	oBLANK_n,
	oHS,
	oVS,
	oVGA_B,
	oVGA_G,
	oVGA_R);
input 	\matriz[0][0][0] ;
input 	\matriz[0][0][1] ;
input 	\matriz[0][1][0] ;
input 	\matriz[0][1][1] ;
input 	\matriz[0][2][0] ;
input 	\matriz[0][2][1] ;
input 	\matriz[1][0][0] ;
input 	\matriz[1][0][1] ;
input 	\matriz[1][1][0] ;
input 	\matriz[1][1][1] ;
input 	\matriz[1][2][0] ;
input 	\matriz[1][2][1] ;
input 	\matriz[2][0][0] ;
input 	\matriz[2][0][1] ;
input 	\matriz[2][1][0] ;
input 	\matriz[2][1][1] ;
input 	\matriz[2][2][0] ;
input 	\matriz[2][2][1] ;
input 	iRST_n;
input 	iVGA_CLK;
output 	oBLANK_n;
output 	oHS;
output 	oVS;
output 	[7:0] oVGA_B;
output 	[7:0] oVGA_G;
output 	[7:0] oVGA_R;

// Design Ports Information
// oBLANK_n	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oHS	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVS	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[0]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[3]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[7]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[0]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[1]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[4]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[6]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[7]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[3]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[4]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[5]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[6]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[7]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[0][0][0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[0][0][1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[0][1][0]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[0][1][1]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[0][2][0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[0][2][1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[1][0][0]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[1][0][1]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[1][1][0]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[1][1][1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[1][2][0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[1][2][1]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[2][0][0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[2][0][1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[2][1][0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[2][1][1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[2][2][0]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz[2][2][1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iVGA_CLK	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iRST_n	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add10~1_sumout ;
wire \Add10~2 ;
wire \Add10~5_sumout ;
wire \Add10~9_sumout ;
wire \Add10~10 ;
wire \Add10~13_sumout ;
wire \Add10~14 ;
wire \Add10~17_sumout ;
wire \Add10~18 ;
wire \Add10~21_sumout ;
wire \Add10~22 ;
wire \Add10~25_sumout ;
wire \Add10~26 ;
wire \Add10~29_sumout ;
wire \Add10~30 ;
wire \Add10~33_sumout ;
wire \Add10~34 ;
wire \Add10~37_sumout ;
wire \Add10~38 ;
wire \Add10~41_sumout ;
wire \Add10~42 ;
wire \Add10~45_sumout ;
wire \Add10~46 ;
wire \Add10~49_sumout ;
wire \Add10~50 ;
wire \Add10~53_sumout ;
wire \Add10~54 ;
wire \Add10~57_sumout ;
wire \Add10~58 ;
wire \Add10~61_sumout ;
wire \Add10~62 ;
wire \Add10~65_sumout ;
wire \Add10~66 ;
wire \Add10~69_sumout ;
wire \Add10~70 ;
wire \Add10~73_sumout ;
wire \Add10~74 ;
wire \matriz[0][0][0]~input_o ;
wire \matriz[0][0][1]~input_o ;
wire \matriz[0][1][0]~input_o ;
wire \matriz[0][1][1]~input_o ;
wire \matriz[0][2][0]~input_o ;
wire \matriz[0][2][1]~input_o ;
wire \matriz[1][0][0]~input_o ;
wire \matriz[1][0][1]~input_o ;
wire \matriz[1][1][0]~input_o ;
wire \matriz[1][1][1]~input_o ;
wire \matriz[1][2][0]~input_o ;
wire \matriz[1][2][1]~input_o ;
wire \matriz[2][0][0]~input_o ;
wire \matriz[2][0][1]~input_o ;
wire \matriz[2][1][0]~input_o ;
wire \matriz[2][1][1]~input_o ;
wire \matriz[2][2][0]~input_o ;
wire \matriz[2][2][1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \iVGA_CLK~input_o ;
wire \iVGA_CLK~inputCLKENA0_outclk ;
wire \LTM_ins|Add1~33_sumout ;
wire \iRST_n~input_o ;
wire \LTM_ins|Equal0~1_combout ;
wire \LTM_ins|Equal0~0_combout ;
wire \LTM_ins|Add1~34 ;
wire \LTM_ins|Add1~29_sumout ;
wire \LTM_ins|Add1~30 ;
wire \LTM_ins|Add1~41_sumout ;
wire \LTM_ins|Add1~42 ;
wire \LTM_ins|Add1~37_sumout ;
wire \LTM_ins|h_cnt[3]~DUPLICATE_q ;
wire \LTM_ins|Add1~38 ;
wire \LTM_ins|Add1~25_sumout ;
wire \LTM_ins|Add1~26 ;
wire \LTM_ins|Add1~13_sumout ;
wire \LTM_ins|h_cnt[5]~DUPLICATE_q ;
wire \LTM_ins|Add1~14 ;
wire \LTM_ins|Add1~9_sumout ;
wire \LTM_ins|Add1~10 ;
wire \LTM_ins|Add1~5_sumout ;
wire \LTM_ins|h_cnt[7]~DUPLICATE_q ;
wire \LTM_ins|Add1~6 ;
wire \LTM_ins|Add1~21_sumout ;
wire \LTM_ins|Add1~22 ;
wire \LTM_ins|Add1~17_sumout ;
wire \LTM_ins|h_cnt[9]~DUPLICATE_q ;
wire \LTM_ins|Add1~18 ;
wire \LTM_ins|Add1~1_sumout ;
wire \LTM_ins|cDEN~1_combout ;
wire \LTM_ins|Add0~37_sumout ;
wire \LTM_ins|Add0~10 ;
wire \LTM_ins|Add0~5_sumout ;
wire \LTM_ins|Add0~6 ;
wire \LTM_ins|Add0~17_sumout ;
wire \LTM_ins|Add0~18 ;
wire \LTM_ins|Add0~1_sumout ;
wire \LTM_ins|Add0~2 ;
wire \LTM_ins|Add0~33_sumout ;
wire \LTM_ins|Add0~34 ;
wire \LTM_ins|Add0~29_sumout ;
wire \LTM_ins|Add0~30 ;
wire \LTM_ins|Add0~25_sumout ;
wire \LTM_ins|Add0~26 ;
wire \LTM_ins|Add0~21_sumout ;
wire \LTM_ins|Equal1~0_combout ;
wire \LTM_ins|Equal1~1_combout ;
wire \LTM_ins|Add0~38 ;
wire \LTM_ins|Add0~13_sumout ;
wire \LTM_ins|Add0~14 ;
wire \LTM_ins|Add0~9_sumout ;
wire \LTM_ins|v_cnt[3]~DUPLICATE_q ;
wire \LTM_ins|cDEN~0_combout ;
wire \LTM_ins|LessThan5~0_combout ;
wire \LTM_ins|v_cnt[6]~DUPLICATE_q ;
wire \LTM_ins|v_cnt[8]~DUPLICATE_q ;
wire \LTM_ins|v_cnt[7]~DUPLICATE_q ;
wire \LTM_ins|LessThan5~1_combout ;
wire \LTM_ins|cDEN~2_combout ;
wire \LTM_ins|blank_n~q ;
wire \mBLANK_n~feeder_combout ;
wire \mBLANK_n~q ;
wire \oBLANK_n~reg0feeder_combout ;
wire \oBLANK_n~reg0_q ;
wire \LTM_ins|LessThan0~0_combout ;
wire \LTM_ins|HS~q ;
wire \mHS~q ;
wire \oHS~reg0feeder_combout ;
wire \oHS~reg0_q ;
wire \LTM_ins|v_cnt[2]~DUPLICATE_q ;
wire \LTM_ins|LessThan1~0_combout ;
wire \LTM_ins|VS~q ;
wire \mVS~q ;
wire \oVS~reg0_q ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \h_cond2~2_combout ;
wire \Add0~26 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \LessThan11~2_combout ;
wire \h_cond2~0_combout ;
wire \h_cond2~1_combout ;
wire \Add0~58 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~37_sumout ;
wire \LessThan11~1_combout ;
wire \h_cond2~3_combout ;
wire \h_cond2~q ;
wire \h_cond1~1_combout ;
wire \h_cond1~0_combout ;
wire \h_cond1~2_combout ;
wire \h_cond1~q ;
wire \ADDR_y[18]~0_combout ;
wire \ADDR_y[10]~DUPLICATE_q ;
wire \ADDR_y[0]~1_combout ;
wire \ADDR_y[0]~DUPLICATE_q ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \ADDR_y[3]~DUPLICATE_q ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \ADDR_y[4]~DUPLICATE_q ;
wire \Add1~10 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~69_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \ADDR_y[9]~DUPLICATE_q ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \LessThan5~1_combout ;
wire \ADDR_y[8]~DUPLICATE_q ;
wire \v_cond3~0_combout ;
wire \LessThan4~0_combout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \ADDR_y[13]~DUPLICATE_q ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \LessThan5~0_combout ;
wire \LessThan4~1_combout ;
wire \v_cond1~q ;
wire \LessThan5~2_combout ;
wire \LessThan5~3_combout ;
wire \v_cond2~q ;
wire \print1~0_combout ;
wire \print1~feeder_combout ;
wire \print1~q ;
wire \LessThan11~0_combout ;
wire \LessThan11~3_combout ;
wire \h_cond4~q ;
wire \LessThan10~0_combout ;
wire \h_cond3~q ;
wire \v_cond4~0_combout ;
wire \ADDR_y[6]~DUPLICATE_q ;
wire \v_cond4~2_combout ;
wire \v_cond4~1_combout ;
wire \v_cond4~3_combout ;
wire \v_cond4~q ;
wire \v_cond3~1_combout ;
wire \v_cond3~2_combout ;
wire \v_cond3~q ;
wire \print2~0_combout ;
wire \print2~q ;
wire \bgr_data~0_combout ;
wire \bgr_data[2][0]~feeder_combout ;
wire \bgr_data[2][0]~q ;
wire \bgr_data[2][3]~1_combout ;
wire \bgr_data[2][3]~q ;
wire \bgr_data[2][4]~q ;
wire \bgr_data[2][7]~2_combout ;
wire \bgr_data[2][7]~q ;
wire \bgr_data[1][0]~3_combout ;
wire \bgr_data[1][0]~q ;
wire \bgr_data[1][2]~4_combout ;
wire \bgr_data[1][2]~q ;
wire \bgr_data[1][3]~5_combout ;
wire \bgr_data[1][3]~q ;
wire \bgr_data[1][4]~6_combout ;
wire \bgr_data[1][4]~q ;
wire \bgr_data[1][6]~7_combout ;
wire \bgr_data[1][6]~q ;
wire \bgr_data[1][7]~8_combout ;
wire \bgr_data[1][7]~q ;
wire \bgr_data[0][0]~9_combout ;
wire \bgr_data[0][0]~q ;
wire \bgr_data[0][1]~10_combout ;
wire \bgr_data[0][1]~q ;
wire \bgr_data[0][2]~11_combout ;
wire \bgr_data[0][2]~q ;
wire \bgr_data[0][3]~12_combout ;
wire \bgr_data[0][3]~q ;
wire \bgr_data[0][4]~13_combout ;
wire \bgr_data[0][4]~q ;
wire \bgr_data[0][5]~14_combout ;
wire \bgr_data[0][5]~q ;
wire \bgr_data[0][6]~15_combout ;
wire \bgr_data[0][6]~q ;
wire \bgr_data[0][7]~16_combout ;
wire \bgr_data[0][7]~q ;
wire [18:0] H_Cont;
wire [10:0] \LTM_ins|h_cnt ;
wire [9:0] \LTM_ins|v_cnt ;
wire [18:0] ADDR_x;
wire [18:0] ADDR_y;


// Location: FF_X87_Y25_N2
dffeas \H_Cont[0] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~1_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[0]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[0] .is_wysiwyg = "true";
defparam \H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N56
dffeas \H_Cont[18] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~5_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[18]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[18] .is_wysiwyg = "true";
defparam \H_Cont[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N52
dffeas \H_Cont[17] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~9_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[17]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[17] .is_wysiwyg = "true";
defparam \H_Cont[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N50
dffeas \H_Cont[16] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~13_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[16]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[16] .is_wysiwyg = "true";
defparam \H_Cont[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N47
dffeas \H_Cont[15] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~17_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[15]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[15] .is_wysiwyg = "true";
defparam \H_Cont[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N44
dffeas \H_Cont[14] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~21_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[14]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[14] .is_wysiwyg = "true";
defparam \H_Cont[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N41
dffeas \H_Cont[13] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~25_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[13]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[13] .is_wysiwyg = "true";
defparam \H_Cont[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N38
dffeas \H_Cont[12] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~29_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[12]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[12] .is_wysiwyg = "true";
defparam \H_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N35
dffeas \H_Cont[11] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~33_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[11]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[11] .is_wysiwyg = "true";
defparam \H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N31
dffeas \H_Cont[10] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~37_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[10]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[10] .is_wysiwyg = "true";
defparam \H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N29
dffeas \H_Cont[9] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~41_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[9]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[9] .is_wysiwyg = "true";
defparam \H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N26
dffeas \H_Cont[8] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~45_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[8]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[8] .is_wysiwyg = "true";
defparam \H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N23
dffeas \H_Cont[7] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~49_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[7]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[7] .is_wysiwyg = "true";
defparam \H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N20
dffeas \H_Cont[6] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~53_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[6]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[6] .is_wysiwyg = "true";
defparam \H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N17
dffeas \H_Cont[5] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~57_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[5]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[5] .is_wysiwyg = "true";
defparam \H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N14
dffeas \H_Cont[4] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~61_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[4]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[4] .is_wysiwyg = "true";
defparam \H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N11
dffeas \H_Cont[3] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~65_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[3]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[3] .is_wysiwyg = "true";
defparam \H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N7
dffeas \H_Cont[2] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~69_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[2]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[2] .is_wysiwyg = "true";
defparam \H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y25_N5
dffeas \H_Cont[1] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add10~73_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(H_Cont[1]),
	.prn(vcc));
// synopsys translate_off
defparam \H_Cont[1] .is_wysiwyg = "true";
defparam \H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N0
cyclonev_lcell_comb \Add10~1 (
// Equation(s):
// \Add10~1_sumout  = SUM(( H_Cont[0] ) + ( VCC ) + ( !VCC ))
// \Add10~2  = CARRY(( H_Cont[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~1_sumout ),
	.cout(\Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \Add10~1 .extended_lut = "off";
defparam \Add10~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N54
cyclonev_lcell_comb \Add10~5 (
// Equation(s):
// \Add10~5_sumout  = SUM(( H_Cont[18] ) + ( GND ) + ( \Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~5 .extended_lut = "off";
defparam \Add10~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N51
cyclonev_lcell_comb \Add10~9 (
// Equation(s):
// \Add10~9_sumout  = SUM(( H_Cont[17] ) + ( GND ) + ( \Add10~14  ))
// \Add10~10  = CARRY(( H_Cont[17] ) + ( GND ) + ( \Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~9_sumout ),
	.cout(\Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \Add10~9 .extended_lut = "off";
defparam \Add10~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N48
cyclonev_lcell_comb \Add10~13 (
// Equation(s):
// \Add10~13_sumout  = SUM(( H_Cont[16] ) + ( GND ) + ( \Add10~18  ))
// \Add10~14  = CARRY(( H_Cont[16] ) + ( GND ) + ( \Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~13_sumout ),
	.cout(\Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \Add10~13 .extended_lut = "off";
defparam \Add10~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N45
cyclonev_lcell_comb \Add10~17 (
// Equation(s):
// \Add10~17_sumout  = SUM(( H_Cont[15] ) + ( GND ) + ( \Add10~22  ))
// \Add10~18  = CARRY(( H_Cont[15] ) + ( GND ) + ( \Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~17_sumout ),
	.cout(\Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \Add10~17 .extended_lut = "off";
defparam \Add10~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N42
cyclonev_lcell_comb \Add10~21 (
// Equation(s):
// \Add10~21_sumout  = SUM(( H_Cont[14] ) + ( GND ) + ( \Add10~26  ))
// \Add10~22  = CARRY(( H_Cont[14] ) + ( GND ) + ( \Add10~26  ))

	.dataa(gnd),
	.datab(!H_Cont[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~21_sumout ),
	.cout(\Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \Add10~21 .extended_lut = "off";
defparam \Add10~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N39
cyclonev_lcell_comb \Add10~25 (
// Equation(s):
// \Add10~25_sumout  = SUM(( H_Cont[13] ) + ( GND ) + ( \Add10~30  ))
// \Add10~26  = CARRY(( H_Cont[13] ) + ( GND ) + ( \Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~25_sumout ),
	.cout(\Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \Add10~25 .extended_lut = "off";
defparam \Add10~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N36
cyclonev_lcell_comb \Add10~29 (
// Equation(s):
// \Add10~29_sumout  = SUM(( H_Cont[12] ) + ( GND ) + ( \Add10~34  ))
// \Add10~30  = CARRY(( H_Cont[12] ) + ( GND ) + ( \Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~29_sumout ),
	.cout(\Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \Add10~29 .extended_lut = "off";
defparam \Add10~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N33
cyclonev_lcell_comb \Add10~33 (
// Equation(s):
// \Add10~33_sumout  = SUM(( H_Cont[11] ) + ( GND ) + ( \Add10~38  ))
// \Add10~34  = CARRY(( H_Cont[11] ) + ( GND ) + ( \Add10~38  ))

	.dataa(!H_Cont[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~33_sumout ),
	.cout(\Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \Add10~33 .extended_lut = "off";
defparam \Add10~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N30
cyclonev_lcell_comb \Add10~37 (
// Equation(s):
// \Add10~37_sumout  = SUM(( H_Cont[10] ) + ( GND ) + ( \Add10~42  ))
// \Add10~38  = CARRY(( H_Cont[10] ) + ( GND ) + ( \Add10~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~37_sumout ),
	.cout(\Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \Add10~37 .extended_lut = "off";
defparam \Add10~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N27
cyclonev_lcell_comb \Add10~41 (
// Equation(s):
// \Add10~41_sumout  = SUM(( H_Cont[9] ) + ( GND ) + ( \Add10~46  ))
// \Add10~42  = CARRY(( H_Cont[9] ) + ( GND ) + ( \Add10~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!H_Cont[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~41_sumout ),
	.cout(\Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \Add10~41 .extended_lut = "off";
defparam \Add10~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N24
cyclonev_lcell_comb \Add10~45 (
// Equation(s):
// \Add10~45_sumout  = SUM(( H_Cont[8] ) + ( GND ) + ( \Add10~50  ))
// \Add10~46  = CARRY(( H_Cont[8] ) + ( GND ) + ( \Add10~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~45_sumout ),
	.cout(\Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \Add10~45 .extended_lut = "off";
defparam \Add10~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N21
cyclonev_lcell_comb \Add10~49 (
// Equation(s):
// \Add10~49_sumout  = SUM(( H_Cont[7] ) + ( GND ) + ( \Add10~54  ))
// \Add10~50  = CARRY(( H_Cont[7] ) + ( GND ) + ( \Add10~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!H_Cont[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~49_sumout ),
	.cout(\Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \Add10~49 .extended_lut = "off";
defparam \Add10~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N18
cyclonev_lcell_comb \Add10~53 (
// Equation(s):
// \Add10~53_sumout  = SUM(( H_Cont[6] ) + ( GND ) + ( \Add10~58  ))
// \Add10~54  = CARRY(( H_Cont[6] ) + ( GND ) + ( \Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~53_sumout ),
	.cout(\Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \Add10~53 .extended_lut = "off";
defparam \Add10~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N15
cyclonev_lcell_comb \Add10~57 (
// Equation(s):
// \Add10~57_sumout  = SUM(( H_Cont[5] ) + ( GND ) + ( \Add10~62  ))
// \Add10~58  = CARRY(( H_Cont[5] ) + ( GND ) + ( \Add10~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~57_sumout ),
	.cout(\Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \Add10~57 .extended_lut = "off";
defparam \Add10~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N12
cyclonev_lcell_comb \Add10~61 (
// Equation(s):
// \Add10~61_sumout  = SUM(( H_Cont[4] ) + ( GND ) + ( \Add10~66  ))
// \Add10~62  = CARRY(( H_Cont[4] ) + ( GND ) + ( \Add10~66  ))

	.dataa(gnd),
	.datab(!H_Cont[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~61_sumout ),
	.cout(\Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \Add10~61 .extended_lut = "off";
defparam \Add10~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N9
cyclonev_lcell_comb \Add10~65 (
// Equation(s):
// \Add10~65_sumout  = SUM(( H_Cont[3] ) + ( GND ) + ( \Add10~70  ))
// \Add10~66  = CARRY(( H_Cont[3] ) + ( GND ) + ( \Add10~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~65_sumout ),
	.cout(\Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \Add10~65 .extended_lut = "off";
defparam \Add10~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N6
cyclonev_lcell_comb \Add10~69 (
// Equation(s):
// \Add10~69_sumout  = SUM(( H_Cont[2] ) + ( GND ) + ( \Add10~74  ))
// \Add10~70  = CARRY(( H_Cont[2] ) + ( GND ) + ( \Add10~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!H_Cont[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~69_sumout ),
	.cout(\Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \Add10~69 .extended_lut = "off";
defparam \Add10~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N3
cyclonev_lcell_comb \Add10~73 (
// Equation(s):
// \Add10~73_sumout  = SUM(( H_Cont[1] ) + ( GND ) + ( \Add10~2  ))
// \Add10~74  = CARRY(( H_Cont[1] ) + ( GND ) + ( \Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!H_Cont[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~73_sumout ),
	.cout(\Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \Add10~73 .extended_lut = "off";
defparam \Add10~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \oBLANK_n~output (
	.i(\oBLANK_n~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oBLANK_n),
	.obar());
// synopsys translate_off
defparam \oBLANK_n~output .bus_hold = "false";
defparam \oBLANK_n~output .open_drain_output = "false";
defparam \oBLANK_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \oHS~output (
	.i(\oHS~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oHS),
	.obar());
// synopsys translate_off
defparam \oHS~output .bus_hold = "false";
defparam \oHS~output .open_drain_output = "false";
defparam \oHS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \oVS~output (
	.i(\oVS~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVS),
	.obar());
// synopsys translate_off
defparam \oVS~output .bus_hold = "false";
defparam \oVS~output .open_drain_output = "false";
defparam \oVS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \oVGA_B[0]~output (
	.i(\bgr_data[2][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[0]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[0]~output .bus_hold = "false";
defparam \oVGA_B[0]~output .open_drain_output = "false";
defparam \oVGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \oVGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[1]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[1]~output .bus_hold = "false";
defparam \oVGA_B[1]~output .open_drain_output = "false";
defparam \oVGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \oVGA_B[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[2]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[2]~output .bus_hold = "false";
defparam \oVGA_B[2]~output .open_drain_output = "false";
defparam \oVGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \oVGA_B[3]~output (
	.i(\bgr_data[2][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[3]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[3]~output .bus_hold = "false";
defparam \oVGA_B[3]~output .open_drain_output = "false";
defparam \oVGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \oVGA_B[4]~output (
	.i(\bgr_data[2][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[4]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[4]~output .bus_hold = "false";
defparam \oVGA_B[4]~output .open_drain_output = "false";
defparam \oVGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \oVGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[5]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[5]~output .bus_hold = "false";
defparam \oVGA_B[5]~output .open_drain_output = "false";
defparam \oVGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \oVGA_B[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[6]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[6]~output .bus_hold = "false";
defparam \oVGA_B[6]~output .open_drain_output = "false";
defparam \oVGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \oVGA_B[7]~output (
	.i(\bgr_data[2][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[7]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[7]~output .bus_hold = "false";
defparam \oVGA_B[7]~output .open_drain_output = "false";
defparam \oVGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \oVGA_G[0]~output (
	.i(\bgr_data[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[0]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[0]~output .bus_hold = "false";
defparam \oVGA_G[0]~output .open_drain_output = "false";
defparam \oVGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \oVGA_G[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[1]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[1]~output .bus_hold = "false";
defparam \oVGA_G[1]~output .open_drain_output = "false";
defparam \oVGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \oVGA_G[2]~output (
	.i(\bgr_data[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[2]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[2]~output .bus_hold = "false";
defparam \oVGA_G[2]~output .open_drain_output = "false";
defparam \oVGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \oVGA_G[3]~output (
	.i(\bgr_data[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[3]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[3]~output .bus_hold = "false";
defparam \oVGA_G[3]~output .open_drain_output = "false";
defparam \oVGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \oVGA_G[4]~output (
	.i(\bgr_data[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[4]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[4]~output .bus_hold = "false";
defparam \oVGA_G[4]~output .open_drain_output = "false";
defparam \oVGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \oVGA_G[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[5]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[5]~output .bus_hold = "false";
defparam \oVGA_G[5]~output .open_drain_output = "false";
defparam \oVGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \oVGA_G[6]~output (
	.i(\bgr_data[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[6]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[6]~output .bus_hold = "false";
defparam \oVGA_G[6]~output .open_drain_output = "false";
defparam \oVGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \oVGA_G[7]~output (
	.i(\bgr_data[1][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[7]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[7]~output .bus_hold = "false";
defparam \oVGA_G[7]~output .open_drain_output = "false";
defparam \oVGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \oVGA_R[0]~output (
	.i(\bgr_data[0][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[0]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[0]~output .bus_hold = "false";
defparam \oVGA_R[0]~output .open_drain_output = "false";
defparam \oVGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \oVGA_R[1]~output (
	.i(\bgr_data[0][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[1]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[1]~output .bus_hold = "false";
defparam \oVGA_R[1]~output .open_drain_output = "false";
defparam \oVGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \oVGA_R[2]~output (
	.i(\bgr_data[0][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[2]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[2]~output .bus_hold = "false";
defparam \oVGA_R[2]~output .open_drain_output = "false";
defparam \oVGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \oVGA_R[3]~output (
	.i(\bgr_data[0][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[3]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[3]~output .bus_hold = "false";
defparam \oVGA_R[3]~output .open_drain_output = "false";
defparam \oVGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \oVGA_R[4]~output (
	.i(\bgr_data[0][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[4]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[4]~output .bus_hold = "false";
defparam \oVGA_R[4]~output .open_drain_output = "false";
defparam \oVGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \oVGA_R[5]~output (
	.i(\bgr_data[0][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[5]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[5]~output .bus_hold = "false";
defparam \oVGA_R[5]~output .open_drain_output = "false";
defparam \oVGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \oVGA_R[6]~output (
	.i(\bgr_data[0][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[6]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[6]~output .bus_hold = "false";
defparam \oVGA_R[6]~output .open_drain_output = "false";
defparam \oVGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \oVGA_R[7]~output (
	.i(\bgr_data[0][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[7]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[7]~output .bus_hold = "false";
defparam \oVGA_R[7]~output .open_drain_output = "false";
defparam \oVGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \iVGA_CLK~input (
	.i(iVGA_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iVGA_CLK~input_o ));
// synopsys translate_off
defparam \iVGA_CLK~input .bus_hold = "false";
defparam \iVGA_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \iVGA_CLK~inputCLKENA0 (
	.inclk(\iVGA_CLK~input_o ),
	.ena(vcc),
	.outclk(\iVGA_CLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \iVGA_CLK~inputCLKENA0 .clock_type = "global clock";
defparam \iVGA_CLK~inputCLKENA0 .disable_mode = "low";
defparam \iVGA_CLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \iVGA_CLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \iVGA_CLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N0
cyclonev_lcell_comb \LTM_ins|Add1~33 (
// Equation(s):
// \LTM_ins|Add1~33_sumout  = SUM(( \LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))
// \LTM_ins|Add1~34  = CARRY(( \LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LTM_ins|h_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~33_sumout ),
	.cout(\LTM_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~33 .extended_lut = "off";
defparam \LTM_ins|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \LTM_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \iRST_n~input (
	.i(iRST_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\iRST_n~input_o ));
// synopsys translate_off
defparam \iRST_n~input .bus_hold = "false";
defparam \iRST_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y25_N11
dffeas \LTM_ins|h_cnt[3] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N17
dffeas \LTM_ins|h_cnt[5] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N48
cyclonev_lcell_comb \LTM_ins|Equal0~1 (
// Equation(s):
// \LTM_ins|Equal0~1_combout  = ( !\LTM_ins|h_cnt[7]~DUPLICATE_q  & ( !\LTM_ins|h_cnt [6] & ( (\LTM_ins|h_cnt[9]~DUPLICATE_q  & (!\LTM_ins|h_cnt [5] & (\LTM_ins|h_cnt [8] & \LTM_ins|h_cnt [2]))) ) ) )

	.dataa(!\LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.datab(!\LTM_ins|h_cnt [5]),
	.datac(!\LTM_ins|h_cnt [8]),
	.datad(!\LTM_ins|h_cnt [2]),
	.datae(!\LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.dataf(!\LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Equal0~1 .extended_lut = "off";
defparam \LTM_ins|Equal0~1 .lut_mask = 64'h0004000000000000;
defparam \LTM_ins|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N42
cyclonev_lcell_comb \LTM_ins|Equal0~0 (
// Equation(s):
// \LTM_ins|Equal0~0_combout  = ( !\LTM_ins|h_cnt [10] & ( \LTM_ins|Equal0~1_combout  & ( (\LTM_ins|h_cnt [0] & (\LTM_ins|h_cnt [4] & (\LTM_ins|h_cnt [1] & \LTM_ins|h_cnt [3]))) ) ) )

	.dataa(!\LTM_ins|h_cnt [0]),
	.datab(!\LTM_ins|h_cnt [4]),
	.datac(!\LTM_ins|h_cnt [1]),
	.datad(!\LTM_ins|h_cnt [3]),
	.datae(!\LTM_ins|h_cnt [10]),
	.dataf(!\LTM_ins|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Equal0~0 .extended_lut = "off";
defparam \LTM_ins|Equal0~0 .lut_mask = 64'h0000000000010000;
defparam \LTM_ins|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N2
dffeas \LTM_ins|h_cnt[0] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N3
cyclonev_lcell_comb \LTM_ins|Add1~29 (
// Equation(s):
// \LTM_ins|Add1~29_sumout  = SUM(( \LTM_ins|h_cnt [1] ) + ( GND ) + ( \LTM_ins|Add1~34  ))
// \LTM_ins|Add1~30  = CARRY(( \LTM_ins|h_cnt [1] ) + ( GND ) + ( \LTM_ins|Add1~34  ))

	.dataa(!\LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~29_sumout ),
	.cout(\LTM_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~29 .extended_lut = "off";
defparam \LTM_ins|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \LTM_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N5
dffeas \LTM_ins|h_cnt[1] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N6
cyclonev_lcell_comb \LTM_ins|Add1~41 (
// Equation(s):
// \LTM_ins|Add1~41_sumout  = SUM(( \LTM_ins|h_cnt [2] ) + ( GND ) + ( \LTM_ins|Add1~30  ))
// \LTM_ins|Add1~42  = CARRY(( \LTM_ins|h_cnt [2] ) + ( GND ) + ( \LTM_ins|Add1~30  ))

	.dataa(gnd),
	.datab(!\LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~41_sumout ),
	.cout(\LTM_ins|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~41 .extended_lut = "off";
defparam \LTM_ins|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \LTM_ins|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N8
dffeas \LTM_ins|h_cnt[2] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N9
cyclonev_lcell_comb \LTM_ins|Add1~37 (
// Equation(s):
// \LTM_ins|Add1~37_sumout  = SUM(( \LTM_ins|h_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~42  ))
// \LTM_ins|Add1~38  = CARRY(( \LTM_ins|h_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|h_cnt[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~37_sumout ),
	.cout(\LTM_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~37 .extended_lut = "off";
defparam \LTM_ins|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N10
dffeas \LTM_ins|h_cnt[3]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N12
cyclonev_lcell_comb \LTM_ins|Add1~25 (
// Equation(s):
// \LTM_ins|Add1~25_sumout  = SUM(( \LTM_ins|h_cnt [4] ) + ( GND ) + ( \LTM_ins|Add1~38  ))
// \LTM_ins|Add1~26  = CARRY(( \LTM_ins|h_cnt [4] ) + ( GND ) + ( \LTM_ins|Add1~38  ))

	.dataa(gnd),
	.datab(!\LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~25_sumout ),
	.cout(\LTM_ins|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~25 .extended_lut = "off";
defparam \LTM_ins|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \LTM_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N14
dffeas \LTM_ins|h_cnt[4] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N15
cyclonev_lcell_comb \LTM_ins|Add1~13 (
// Equation(s):
// \LTM_ins|Add1~13_sumout  = SUM(( \LTM_ins|h_cnt[5]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~26  ))
// \LTM_ins|Add1~14  = CARRY(( \LTM_ins|h_cnt[5]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~13_sumout ),
	.cout(\LTM_ins|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~13 .extended_lut = "off";
defparam \LTM_ins|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \LTM_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N16
dffeas \LTM_ins|h_cnt[5]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N18
cyclonev_lcell_comb \LTM_ins|Add1~9 (
// Equation(s):
// \LTM_ins|Add1~9_sumout  = SUM(( \LTM_ins|h_cnt [6] ) + ( GND ) + ( \LTM_ins|Add1~14  ))
// \LTM_ins|Add1~10  = CARRY(( \LTM_ins|h_cnt [6] ) + ( GND ) + ( \LTM_ins|Add1~14  ))

	.dataa(gnd),
	.datab(!\LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~9_sumout ),
	.cout(\LTM_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~9 .extended_lut = "off";
defparam \LTM_ins|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \LTM_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N19
dffeas \LTM_ins|h_cnt[6] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N21
cyclonev_lcell_comb \LTM_ins|Add1~5 (
// Equation(s):
// \LTM_ins|Add1~5_sumout  = SUM(( \LTM_ins|h_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~10  ))
// \LTM_ins|Add1~6  = CARRY(( \LTM_ins|h_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~10  ))

	.dataa(!\LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~5_sumout ),
	.cout(\LTM_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~5 .extended_lut = "off";
defparam \LTM_ins|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \LTM_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N23
dffeas \LTM_ins|h_cnt[7]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N24
cyclonev_lcell_comb \LTM_ins|Add1~21 (
// Equation(s):
// \LTM_ins|Add1~21_sumout  = SUM(( \LTM_ins|h_cnt [8] ) + ( GND ) + ( \LTM_ins|Add1~6  ))
// \LTM_ins|Add1~22  = CARRY(( \LTM_ins|h_cnt [8] ) + ( GND ) + ( \LTM_ins|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LTM_ins|h_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~21_sumout ),
	.cout(\LTM_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~21 .extended_lut = "off";
defparam \LTM_ins|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \LTM_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N26
dffeas \LTM_ins|h_cnt[8] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N27
cyclonev_lcell_comb \LTM_ins|Add1~17 (
// Equation(s):
// \LTM_ins|Add1~17_sumout  = SUM(( \LTM_ins|h_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~22  ))
// \LTM_ins|Add1~18  = CARRY(( \LTM_ins|h_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \LTM_ins|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~17_sumout ),
	.cout(\LTM_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~17 .extended_lut = "off";
defparam \LTM_ins|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N29
dffeas \LTM_ins|h_cnt[9]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N30
cyclonev_lcell_comb \LTM_ins|Add1~1 (
// Equation(s):
// \LTM_ins|Add1~1_sumout  = SUM(( \LTM_ins|h_cnt [10] ) + ( GND ) + ( \LTM_ins|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LTM_ins|h_cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add1~1 .extended_lut = "off";
defparam \LTM_ins|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \LTM_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N31
dffeas \LTM_ins|h_cnt[10] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N36
cyclonev_lcell_comb \LTM_ins|cDEN~1 (
// Equation(s):
// \LTM_ins|cDEN~1_combout  = ( \LTM_ins|h_cnt[9]~DUPLICATE_q  & ( \LTM_ins|h_cnt [6] & ( \LTM_ins|h_cnt [8] ) ) ) # ( !\LTM_ins|h_cnt[9]~DUPLICATE_q  & ( \LTM_ins|h_cnt [6] & ( (!\LTM_ins|h_cnt [8] & !\LTM_ins|h_cnt[7]~DUPLICATE_q ) ) ) ) # ( 
// \LTM_ins|h_cnt[9]~DUPLICATE_q  & ( !\LTM_ins|h_cnt [6] & ( (\LTM_ins|h_cnt [8] & (((\LTM_ins|h_cnt [5]) # (\LTM_ins|h_cnt[7]~DUPLICATE_q )) # (\LTM_ins|h_cnt [4]))) ) ) ) # ( !\LTM_ins|h_cnt[9]~DUPLICATE_q  & ( !\LTM_ins|h_cnt [6] & ( (!\LTM_ins|h_cnt [8] 
// & ((!\LTM_ins|h_cnt[7]~DUPLICATE_q ) # ((!\LTM_ins|h_cnt [4] & !\LTM_ins|h_cnt [5])))) ) ) )

	.dataa(!\LTM_ins|h_cnt [8]),
	.datab(!\LTM_ins|h_cnt [4]),
	.datac(!\LTM_ins|h_cnt[7]~DUPLICATE_q ),
	.datad(!\LTM_ins|h_cnt [5]),
	.datae(!\LTM_ins|h_cnt[9]~DUPLICATE_q ),
	.dataf(!\LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|cDEN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|cDEN~1 .extended_lut = "off";
defparam \LTM_ins|cDEN~1 .lut_mask = 64'hA8A01555A0A05555;
defparam \LTM_ins|cDEN~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N30
cyclonev_lcell_comb \LTM_ins|Add0~37 (
// Equation(s):
// \LTM_ins|Add0~37_sumout  = SUM(( \LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))
// \LTM_ins|Add0~38  = CARRY(( \LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~37_sumout ),
	.cout(\LTM_ins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~37 .extended_lut = "off";
defparam \LTM_ins|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \LTM_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N36
cyclonev_lcell_comb \LTM_ins|Add0~9 (
// Equation(s):
// \LTM_ins|Add0~9_sumout  = SUM(( \LTM_ins|v_cnt [2] ) + ( GND ) + ( \LTM_ins|Add0~14  ))
// \LTM_ins|Add0~10  = CARRY(( \LTM_ins|v_cnt [2] ) + ( GND ) + ( \LTM_ins|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~9_sumout ),
	.cout(\LTM_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~9 .extended_lut = "off";
defparam \LTM_ins|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N39
cyclonev_lcell_comb \LTM_ins|Add0~5 (
// Equation(s):
// \LTM_ins|Add0~5_sumout  = SUM(( \LTM_ins|v_cnt [3] ) + ( GND ) + ( \LTM_ins|Add0~10  ))
// \LTM_ins|Add0~6  = CARRY(( \LTM_ins|v_cnt [3] ) + ( GND ) + ( \LTM_ins|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~5_sumout ),
	.cout(\LTM_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~5 .extended_lut = "off";
defparam \LTM_ins|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N41
dffeas \LTM_ins|v_cnt[3] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N42
cyclonev_lcell_comb \LTM_ins|Add0~17 (
// Equation(s):
// \LTM_ins|Add0~17_sumout  = SUM(( \LTM_ins|v_cnt [4] ) + ( GND ) + ( \LTM_ins|Add0~6  ))
// \LTM_ins|Add0~18  = CARRY(( \LTM_ins|v_cnt [4] ) + ( GND ) + ( \LTM_ins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~17_sumout ),
	.cout(\LTM_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~17 .extended_lut = "off";
defparam \LTM_ins|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N43
dffeas \LTM_ins|v_cnt[4] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N45
cyclonev_lcell_comb \LTM_ins|Add0~1 (
// Equation(s):
// \LTM_ins|Add0~1_sumout  = SUM(( \LTM_ins|v_cnt [5] ) + ( GND ) + ( \LTM_ins|Add0~18  ))
// \LTM_ins|Add0~2  = CARRY(( \LTM_ins|v_cnt [5] ) + ( GND ) + ( \LTM_ins|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~1_sumout ),
	.cout(\LTM_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~1 .extended_lut = "off";
defparam \LTM_ins|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N47
dffeas \LTM_ins|v_cnt[5] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N48
cyclonev_lcell_comb \LTM_ins|Add0~33 (
// Equation(s):
// \LTM_ins|Add0~33_sumout  = SUM(( \LTM_ins|v_cnt [6] ) + ( GND ) + ( \LTM_ins|Add0~2  ))
// \LTM_ins|Add0~34  = CARRY(( \LTM_ins|v_cnt [6] ) + ( GND ) + ( \LTM_ins|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~33_sumout ),
	.cout(\LTM_ins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~33 .extended_lut = "off";
defparam \LTM_ins|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N49
dffeas \LTM_ins|v_cnt[6] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N51
cyclonev_lcell_comb \LTM_ins|Add0~29 (
// Equation(s):
// \LTM_ins|Add0~29_sumout  = SUM(( \LTM_ins|v_cnt [7] ) + ( GND ) + ( \LTM_ins|Add0~34  ))
// \LTM_ins|Add0~30  = CARRY(( \LTM_ins|v_cnt [7] ) + ( GND ) + ( \LTM_ins|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~29_sumout ),
	.cout(\LTM_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~29 .extended_lut = "off";
defparam \LTM_ins|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N53
dffeas \LTM_ins|v_cnt[7] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N54
cyclonev_lcell_comb \LTM_ins|Add0~25 (
// Equation(s):
// \LTM_ins|Add0~25_sumout  = SUM(( \LTM_ins|v_cnt [8] ) + ( GND ) + ( \LTM_ins|Add0~30  ))
// \LTM_ins|Add0~26  = CARRY(( \LTM_ins|v_cnt [8] ) + ( GND ) + ( \LTM_ins|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~25_sumout ),
	.cout(\LTM_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~25 .extended_lut = "off";
defparam \LTM_ins|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N56
dffeas \LTM_ins|v_cnt[8] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N57
cyclonev_lcell_comb \LTM_ins|Add0~21 (
// Equation(s):
// \LTM_ins|Add0~21_sumout  = SUM(( \LTM_ins|v_cnt [9] ) + ( GND ) + ( \LTM_ins|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~21 .extended_lut = "off";
defparam \LTM_ins|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N59
dffeas \LTM_ins|v_cnt[9] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N12
cyclonev_lcell_comb \LTM_ins|Equal1~0 (
// Equation(s):
// \LTM_ins|Equal1~0_combout  = ( !\LTM_ins|v_cnt [4] & ( !\LTM_ins|v_cnt [1] & ( (!\LTM_ins|v_cnt [7] & (!\LTM_ins|v_cnt [6] & (!\LTM_ins|v_cnt [8] & !\LTM_ins|v_cnt [5]))) ) ) )

	.dataa(!\LTM_ins|v_cnt [7]),
	.datab(!\LTM_ins|v_cnt [6]),
	.datac(!\LTM_ins|v_cnt [8]),
	.datad(!\LTM_ins|v_cnt [5]),
	.datae(!\LTM_ins|v_cnt [4]),
	.dataf(!\LTM_ins|v_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Equal1~0 .extended_lut = "off";
defparam \LTM_ins|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \LTM_ins|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N24
cyclonev_lcell_comb \LTM_ins|Equal1~1 (
// Equation(s):
// \LTM_ins|Equal1~1_combout  = ( \LTM_ins|Equal1~0_combout  & ( (\LTM_ins|v_cnt [2] & (\LTM_ins|v_cnt [3] & (!\LTM_ins|v_cnt [0] & \LTM_ins|v_cnt [9]))) ) )

	.dataa(!\LTM_ins|v_cnt [2]),
	.datab(!\LTM_ins|v_cnt [3]),
	.datac(!\LTM_ins|v_cnt [0]),
	.datad(!\LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(!\LTM_ins|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Equal1~1 .extended_lut = "off";
defparam \LTM_ins|Equal1~1 .lut_mask = 64'h0000000000100010;
defparam \LTM_ins|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N31
dffeas \LTM_ins|v_cnt[0] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N33
cyclonev_lcell_comb \LTM_ins|Add0~13 (
// Equation(s):
// \LTM_ins|Add0~13_sumout  = SUM(( \LTM_ins|v_cnt [1] ) + ( GND ) + ( \LTM_ins|Add0~38  ))
// \LTM_ins|Add0~14  = CARRY(( \LTM_ins|v_cnt [1] ) + ( GND ) + ( \LTM_ins|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LTM_ins|v_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\LTM_ins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\LTM_ins|Add0~13_sumout ),
	.cout(\LTM_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|Add0~13 .extended_lut = "off";
defparam \LTM_ins|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \LTM_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N34
dffeas \LTM_ins|v_cnt[1] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N38
dffeas \LTM_ins|v_cnt[2] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N40
dffeas \LTM_ins|v_cnt[3]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N9
cyclonev_lcell_comb \LTM_ins|cDEN~0 (
// Equation(s):
// \LTM_ins|cDEN~0_combout  = ( \LTM_ins|Equal1~0_combout  & ( (\LTM_ins|v_cnt [9] & ((\LTM_ins|v_cnt[3]~DUPLICATE_q ) # (\LTM_ins|v_cnt [2]))) ) ) # ( !\LTM_ins|Equal1~0_combout  & ( \LTM_ins|v_cnt [9] ) )

	.dataa(!\LTM_ins|v_cnt [2]),
	.datab(!\LTM_ins|v_cnt [9]),
	.datac(!\LTM_ins|v_cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LTM_ins|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|cDEN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|cDEN~0 .extended_lut = "off";
defparam \LTM_ins|cDEN~0 .lut_mask = 64'h3333333313131313;
defparam \LTM_ins|cDEN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N27
cyclonev_lcell_comb \LTM_ins|LessThan5~0 (
// Equation(s):
// \LTM_ins|LessThan5~0_combout  = ( \LTM_ins|v_cnt [1] & ( \LTM_ins|v_cnt [5] ) ) # ( !\LTM_ins|v_cnt [1] & ( (\LTM_ins|v_cnt [5] & (((\LTM_ins|v_cnt [4]) # (\LTM_ins|v_cnt [3])) # (\LTM_ins|v_cnt [2]))) ) )

	.dataa(!\LTM_ins|v_cnt [2]),
	.datab(!\LTM_ins|v_cnt [3]),
	.datac(!\LTM_ins|v_cnt [5]),
	.datad(!\LTM_ins|v_cnt [4]),
	.datae(gnd),
	.dataf(!\LTM_ins|v_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|LessThan5~0 .extended_lut = "off";
defparam \LTM_ins|LessThan5~0 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \LTM_ins|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N50
dffeas \LTM_ins|v_cnt[6]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N55
dffeas \LTM_ins|v_cnt[8]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N52
dffeas \LTM_ins|v_cnt[7]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N6
cyclonev_lcell_comb \LTM_ins|LessThan5~1 (
// Equation(s):
// \LTM_ins|LessThan5~1_combout  = ( !\LTM_ins|v_cnt[7]~DUPLICATE_q  & ( (!\LTM_ins|v_cnt [9] & (!\LTM_ins|v_cnt[6]~DUPLICATE_q  & !\LTM_ins|v_cnt[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\LTM_ins|v_cnt [9]),
	.datac(!\LTM_ins|v_cnt[6]~DUPLICATE_q ),
	.datad(!\LTM_ins|v_cnt[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LTM_ins|v_cnt[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|LessThan5~1 .extended_lut = "off";
defparam \LTM_ins|LessThan5~1 .lut_mask = 64'hC000C00000000000;
defparam \LTM_ins|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N18
cyclonev_lcell_comb \LTM_ins|cDEN~2 (
// Equation(s):
// \LTM_ins|cDEN~2_combout  = ( \LTM_ins|LessThan5~0_combout  & ( \LTM_ins|LessThan5~1_combout  & ( (!\LTM_ins|h_cnt [10] & (!\LTM_ins|cDEN~1_combout  & !\LTM_ins|cDEN~0_combout )) ) ) ) # ( \LTM_ins|LessThan5~0_combout  & ( !\LTM_ins|LessThan5~1_combout  & 
// ( (!\LTM_ins|h_cnt [10] & (!\LTM_ins|cDEN~1_combout  & !\LTM_ins|cDEN~0_combout )) ) ) ) # ( !\LTM_ins|LessThan5~0_combout  & ( !\LTM_ins|LessThan5~1_combout  & ( (!\LTM_ins|h_cnt [10] & (!\LTM_ins|cDEN~1_combout  & !\LTM_ins|cDEN~0_combout )) ) ) )

	.dataa(!\LTM_ins|h_cnt [10]),
	.datab(gnd),
	.datac(!\LTM_ins|cDEN~1_combout ),
	.datad(!\LTM_ins|cDEN~0_combout ),
	.datae(!\LTM_ins|LessThan5~0_combout ),
	.dataf(!\LTM_ins|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|cDEN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|cDEN~2 .extended_lut = "off";
defparam \LTM_ins|cDEN~2 .lut_mask = 64'hA000A0000000A000;
defparam \LTM_ins|cDEN~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y25_N20
dffeas \LTM_ins|blank_n (
	.clk(!\iVGA_CLK~input_o ),
	.d(\LTM_ins|cDEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|blank_n .is_wysiwyg = "true";
defparam \LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N51
cyclonev_lcell_comb \mBLANK_n~feeder (
// Equation(s):
// \mBLANK_n~feeder_combout  = ( \LTM_ins|blank_n~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LTM_ins|blank_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mBLANK_n~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mBLANK_n~feeder .extended_lut = "off";
defparam \mBLANK_n~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mBLANK_n~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N52
dffeas mBLANK_n(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\mBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam mBLANK_n.is_wysiwyg = "true";
defparam mBLANK_n.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N48
cyclonev_lcell_comb \oBLANK_n~reg0feeder (
// Equation(s):
// \oBLANK_n~reg0feeder_combout  = ( \mBLANK_n~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mBLANK_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\oBLANK_n~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \oBLANK_n~reg0feeder .extended_lut = "off";
defparam \oBLANK_n~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \oBLANK_n~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N49
dffeas \oBLANK_n~reg0 (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\oBLANK_n~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oBLANK_n~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oBLANK_n~reg0 .is_wysiwyg = "true";
defparam \oBLANK_n~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N22
dffeas \LTM_ins|h_cnt[7] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N28
dffeas \LTM_ins|h_cnt[9] (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y25_N3
cyclonev_lcell_comb \LTM_ins|LessThan0~0 (
// Equation(s):
// \LTM_ins|LessThan0~0_combout  = ( \LTM_ins|h_cnt [9] & ( \LTM_ins|h_cnt [6] ) ) # ( !\LTM_ins|h_cnt [9] & ( \LTM_ins|h_cnt [6] & ( (((\LTM_ins|h_cnt [8]) # (\LTM_ins|h_cnt [7])) # (\LTM_ins|h_cnt[5]~DUPLICATE_q )) # (\LTM_ins|h_cnt [10]) ) ) ) # ( 
// \LTM_ins|h_cnt [9] & ( !\LTM_ins|h_cnt [6] ) ) # ( !\LTM_ins|h_cnt [9] & ( !\LTM_ins|h_cnt [6] & ( ((\LTM_ins|h_cnt [8]) # (\LTM_ins|h_cnt [7])) # (\LTM_ins|h_cnt [10]) ) ) )

	.dataa(!\LTM_ins|h_cnt [10]),
	.datab(!\LTM_ins|h_cnt[5]~DUPLICATE_q ),
	.datac(!\LTM_ins|h_cnt [7]),
	.datad(!\LTM_ins|h_cnt [8]),
	.datae(!\LTM_ins|h_cnt [9]),
	.dataf(!\LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|LessThan0~0 .extended_lut = "off";
defparam \LTM_ins|LessThan0~0 .lut_mask = 64'h5FFFFFFF7FFFFFFF;
defparam \LTM_ins|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y25_N47
dffeas \LTM_ins|HS (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LTM_ins|LessThan0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|HS .is_wysiwyg = "true";
defparam \LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y25_N53
dffeas mHS(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LTM_ins|HS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam mHS.is_wysiwyg = "true";
defparam mHS.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y25_N0
cyclonev_lcell_comb \oHS~reg0feeder (
// Equation(s):
// \oHS~reg0feeder_combout  = ( \mHS~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mHS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\oHS~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \oHS~reg0feeder .extended_lut = "off";
defparam \oHS~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \oHS~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y25_N1
dffeas \oHS~reg0 (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\oHS~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oHS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oHS~reg0 .is_wysiwyg = "true";
defparam \oHS~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y25_N37
dffeas \LTM_ins|v_cnt[2]~DUPLICATE (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LTM_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(\LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\LTM_ins|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|v_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|v_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \LTM_ins|v_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y25_N57
cyclonev_lcell_comb \LTM_ins|LessThan1~0 (
// Equation(s):
// \LTM_ins|LessThan1~0_combout  = ( \LTM_ins|v_cnt [9] & ( \LTM_ins|Equal1~0_combout  ) ) # ( !\LTM_ins|v_cnt [9] & ( \LTM_ins|Equal1~0_combout  & ( (\LTM_ins|v_cnt[2]~DUPLICATE_q ) # (\LTM_ins|v_cnt[3]~DUPLICATE_q ) ) ) ) # ( \LTM_ins|v_cnt [9] & ( 
// !\LTM_ins|Equal1~0_combout  ) ) # ( !\LTM_ins|v_cnt [9] & ( !\LTM_ins|Equal1~0_combout  ) )

	.dataa(!\LTM_ins|v_cnt[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\LTM_ins|v_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\LTM_ins|v_cnt [9]),
	.dataf(!\LTM_ins|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LTM_ins|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LTM_ins|LessThan1~0 .extended_lut = "off";
defparam \LTM_ins|LessThan1~0 .lut_mask = 64'hFFFFFFFF5F5FFFFF;
defparam \LTM_ins|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N59
dffeas \LTM_ins|VS (
	.clk(!\iVGA_CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LTM_ins|LessThan1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \LTM_ins|VS .is_wysiwyg = "true";
defparam \LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y27_N29
dffeas mVS(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LTM_ins|VS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam mVS.is_wysiwyg = "true";
defparam mVS.power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y27_N34
dffeas \oVS~reg0 (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mVS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oVS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oVS~reg0 .is_wysiwyg = "true";
defparam \oVS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N0
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( ADDR_x[0] ) + ( VCC ) + ( !VCC ))
// \Add0~74  = CARRY(( ADDR_x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADDR_x[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h00000000000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N2
dffeas \ADDR_x[0] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[0] .is_wysiwyg = "true";
defparam \ADDR_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N3
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( ADDR_x[1] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( ADDR_x[1] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADDR_x[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N5
dffeas \ADDR_x[1] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[1] .is_wysiwyg = "true";
defparam \ADDR_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( ADDR_x[2] ) + ( GND ) + ( \Add0~70  ))
// \Add0~22  = CARRY(( ADDR_x[2] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!ADDR_x[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N8
dffeas \ADDR_x[2] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[2] .is_wysiwyg = "true";
defparam \ADDR_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( ADDR_x[3] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( ADDR_x[3] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N11
dffeas \ADDR_x[3] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[3] .is_wysiwyg = "true";
defparam \ADDR_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( ADDR_x[4] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( ADDR_x[4] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!ADDR_x[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N14
dffeas \ADDR_x[4] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[4] .is_wysiwyg = "true";
defparam \ADDR_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N15
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( ADDR_x[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~6  = CARRY(( ADDR_x[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N17
dffeas \ADDR_x[5] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[5] .is_wysiwyg = "true";
defparam \ADDR_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N18
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( ADDR_x[6] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( ADDR_x[6] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N20
dffeas \ADDR_x[6] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[6] .is_wysiwyg = "true";
defparam \ADDR_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( ADDR_x[7] ) + ( GND ) + ( \Add0~10  ))
// \Add0~30  = CARRY(( ADDR_x[7] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADDR_x[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N23
dffeas \ADDR_x[7] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[7] .is_wysiwyg = "true";
defparam \ADDR_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N24
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( ADDR_x[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( ADDR_x[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N26
dffeas \ADDR_x[8] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[8] .is_wysiwyg = "true";
defparam \ADDR_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N33
cyclonev_lcell_comb \h_cond2~2 (
// Equation(s):
// \h_cond2~2_combout  = ( ADDR_x[8] & ( (ADDR_x[7] & ADDR_x[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[7]),
	.datad(!ADDR_x[5]),
	.datae(gnd),
	.dataf(!ADDR_x[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond2~2 .extended_lut = "off";
defparam \h_cond2~2 .lut_mask = 64'h00000000000F000F;
defparam \h_cond2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N27
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( ADDR_x[9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~2  = CARRY(( ADDR_x[9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADDR_x[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N29
dffeas \ADDR_x[9] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[9] .is_wysiwyg = "true";
defparam \ADDR_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N30
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( ADDR_x[10] ) + ( GND ) + ( \Add0~2  ))
// \Add0~34  = CARRY(( ADDR_x[10] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!ADDR_x[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N32
dffeas \ADDR_x[10] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[10] .is_wysiwyg = "true";
defparam \ADDR_x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N33
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( ADDR_x[11] ) + ( GND ) + ( \Add0~34  ))
// \Add0~66  = CARRY(( ADDR_x[11] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!ADDR_x[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N35
dffeas \ADDR_x[11] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[11] .is_wysiwyg = "true";
defparam \ADDR_x[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N36
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( ADDR_x[12] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( ADDR_x[12] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N38
dffeas \ADDR_x[12] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[12] .is_wysiwyg = "true";
defparam \ADDR_x[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N39
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( ADDR_x[13] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( ADDR_x[13] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N41
dffeas \ADDR_x[13] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[13] .is_wysiwyg = "true";
defparam \ADDR_x[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N57
cyclonev_lcell_comb \LessThan11~2 (
// Equation(s):
// \LessThan11~2_combout  = ( !ADDR_x[13] & ( (!ADDR_x[12] & !ADDR_x[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[12]),
	.datad(!ADDR_x[11]),
	.datae(gnd),
	.dataf(!ADDR_x[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan11~2 .extended_lut = "off";
defparam \LessThan11~2 .lut_mask = 64'hF000F00000000000;
defparam \LessThan11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N24
cyclonev_lcell_comb \h_cond2~0 (
// Equation(s):
// \h_cond2~0_combout  = ( ADDR_x[1] & ( !ADDR_x[6] & ( (!ADDR_x[4]) # ((!ADDR_x[3] & !ADDR_x[2])) ) ) ) # ( !ADDR_x[1] & ( !ADDR_x[6] & ( (!ADDR_x[4]) # ((!ADDR_x[3] & ((!ADDR_x[2]) # (!ADDR_x[0])))) ) ) )

	.dataa(!ADDR_x[3]),
	.datab(!ADDR_x[2]),
	.datac(!ADDR_x[0]),
	.datad(!ADDR_x[4]),
	.datae(!ADDR_x[1]),
	.dataf(!ADDR_x[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond2~0 .extended_lut = "off";
defparam \h_cond2~0 .lut_mask = 64'hFFA8FF8800000000;
defparam \h_cond2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N54
cyclonev_lcell_comb \h_cond2~1 (
// Equation(s):
// \h_cond2~1_combout  = ( !ADDR_x[2] & ( (!ADDR_x[0] & (!ADDR_x[4] & (!ADDR_x[3] & !ADDR_x[1]))) ) )

	.dataa(!ADDR_x[0]),
	.datab(!ADDR_x[4]),
	.datac(!ADDR_x[3]),
	.datad(!ADDR_x[1]),
	.datae(gnd),
	.dataf(!ADDR_x[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond2~1 .extended_lut = "off";
defparam \h_cond2~1 .lut_mask = 64'h8000800000000000;
defparam \h_cond2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N42
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( ADDR_x[14] ) + ( GND ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( ADDR_x[14] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!ADDR_x[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N44
dffeas \ADDR_x[14] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[14] .is_wysiwyg = "true";
defparam \ADDR_x[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N45
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( ADDR_x[15] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( ADDR_x[15] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N47
dffeas \ADDR_x[15] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[15] .is_wysiwyg = "true";
defparam \ADDR_x[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N48
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( ADDR_x[16] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( ADDR_x[16] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N50
dffeas \ADDR_x[16] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[16] .is_wysiwyg = "true";
defparam \ADDR_x[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N51
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( ADDR_x[17] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( ADDR_x[17] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!ADDR_x[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N53
dffeas \ADDR_x[17] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[17] .is_wysiwyg = "true";
defparam \ADDR_x[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y23_N54
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( ADDR_x[18] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y23_N56
dffeas \ADDR_x[18] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\iRST_n~input_o ),
	.aload(gnd),
	.sclr(!\LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_x[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_x[18] .is_wysiwyg = "true";
defparam \ADDR_x[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N39
cyclonev_lcell_comb \LessThan11~1 (
// Equation(s):
// \LessThan11~1_combout  = ( !ADDR_x[18] & ( !ADDR_x[10] & ( (!ADDR_x[17] & (!ADDR_x[16] & (!ADDR_x[14] & !ADDR_x[15]))) ) ) )

	.dataa(!ADDR_x[17]),
	.datab(!ADDR_x[16]),
	.datac(!ADDR_x[14]),
	.datad(!ADDR_x[15]),
	.datae(!ADDR_x[18]),
	.dataf(!ADDR_x[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan11~1 .extended_lut = "off";
defparam \LessThan11~1 .lut_mask = 64'h8000000000000000;
defparam \LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N0
cyclonev_lcell_comb \h_cond2~3 (
// Equation(s):
// \h_cond2~3_combout  = ( !\h_cond2~1_combout  & ( \LessThan11~1_combout  & ( (\h_cond2~2_combout  & (\LessThan11~2_combout  & (\h_cond2~0_combout  & !ADDR_x[9]))) ) ) )

	.dataa(!\h_cond2~2_combout ),
	.datab(!\LessThan11~2_combout ),
	.datac(!\h_cond2~0_combout ),
	.datad(!ADDR_x[9]),
	.datae(!\h_cond2~1_combout ),
	.dataf(!\LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond2~3 .extended_lut = "off";
defparam \h_cond2~3 .lut_mask = 64'h0000000001000000;
defparam \h_cond2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N2
dffeas h_cond2(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\h_cond2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_cond2~q ),
	.prn(vcc));
// synopsys translate_off
defparam h_cond2.is_wysiwyg = "true";
defparam h_cond2.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N18
cyclonev_lcell_comb \h_cond1~1 (
// Equation(s):
// \h_cond1~1_combout  = ( !ADDR_x[8] & ( (!ADDR_x[5] & ADDR_x[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_x[5]),
	.datad(!ADDR_x[7]),
	.datae(gnd),
	.dataf(!ADDR_x[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond1~1 .extended_lut = "off";
defparam \h_cond1~1 .lut_mask = 64'h00F000F000000000;
defparam \h_cond1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N21
cyclonev_lcell_comb \h_cond1~0 (
// Equation(s):
// \h_cond1~0_combout  = ( ADDR_x[6] & ( ((ADDR_x[2] & ADDR_x[3])) # (ADDR_x[4]) ) )

	.dataa(!ADDR_x[2]),
	.datab(gnd),
	.datac(!ADDR_x[4]),
	.datad(!ADDR_x[3]),
	.datae(gnd),
	.dataf(!ADDR_x[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond1~0 .extended_lut = "off";
defparam \h_cond1~0 .lut_mask = 64'h000000000F5F0F5F;
defparam \h_cond1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N30
cyclonev_lcell_comb \h_cond1~2 (
// Equation(s):
// \h_cond1~2_combout  = ( \LessThan11~1_combout  & ( (\h_cond1~1_combout  & (\LessThan11~2_combout  & (!ADDR_x[9] & \h_cond1~0_combout ))) ) )

	.dataa(!\h_cond1~1_combout ),
	.datab(!\LessThan11~2_combout ),
	.datac(!ADDR_x[9]),
	.datad(!\h_cond1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_cond1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_cond1~2 .extended_lut = "off";
defparam \h_cond1~2 .lut_mask = 64'h0000000000100010;
defparam \h_cond1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N32
dffeas h_cond1(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\h_cond1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_cond1~q ),
	.prn(vcc));
// synopsys translate_off
defparam h_cond1.is_wysiwyg = "true";
defparam h_cond1.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N54
cyclonev_lcell_comb \ADDR_y[18]~0 (
// Equation(s):
// \ADDR_y[18]~0_combout  = (!\LTM_ins|VS~q ) # (\iRST_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iRST_n~input_o ),
	.datad(!\LTM_ins|VS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADDR_y[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR_y[18]~0 .extended_lut = "off";
defparam \ADDR_y[18]~0 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \ADDR_y[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N28
dffeas \ADDR_y[10]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[10]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N15
cyclonev_lcell_comb \ADDR_y[0]~1 (
// Equation(s):
// \ADDR_y[0]~1_combout  = !\ADDR_y[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADDR_y[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADDR_y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR_y[0]~1 .extended_lut = "off";
defparam \ADDR_y[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \ADDR_y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N56
dffeas \ADDR_y[0]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(gnd),
	.asdata(\ADDR_y[0]~1_combout ),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N0
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \ADDR_y[0]~DUPLICATE_q  ) + ( ADDR_y[1] ) + ( !VCC ))
// \Add1~22  = CARRY(( \ADDR_y[0]~DUPLICATE_q  ) + ( ADDR_y[1] ) + ( !VCC ))

	.dataa(!ADDR_y[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ADDR_y[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N2
dffeas \ADDR_y[1] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[1] .is_wysiwyg = "true";
defparam \ADDR_y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N3
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( ADDR_y[2] ) + ( GND ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( ADDR_y[2] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADDR_y[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N4
dffeas \ADDR_y[2] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[2] .is_wysiwyg = "true";
defparam \ADDR_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N6
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \ADDR_y[3]~DUPLICATE_q  ) + ( GND ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( \ADDR_y[3]~DUPLICATE_q  ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!\ADDR_y[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N7
dffeas \ADDR_y[3]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N9
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \ADDR_y[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( \ADDR_y[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(!\ADDR_y[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N10
dffeas \ADDR_y[4]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N12
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( ADDR_y[5] ) + ( GND ) + ( \Add1~10  ))
// \Add1~2  = CARRY(( ADDR_y[5] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_y[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N14
dffeas \ADDR_y[5] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[5] .is_wysiwyg = "true";
defparam \ADDR_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N15
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( ADDR_y[6] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( ADDR_y[6] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADDR_y[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N16
dffeas \ADDR_y[6] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[6] .is_wysiwyg = "true";
defparam \ADDR_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N18
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( ADDR_y[7] ) + ( GND ) + ( \Add1~6  ))
// \Add1~70  = CARRY(( ADDR_y[7] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!ADDR_y[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N19
dffeas \ADDR_y[7] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[7] .is_wysiwyg = "true";
defparam \ADDR_y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N21
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( ADDR_y[8] ) + ( GND ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( ADDR_y[8] ) + ( GND ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADDR_y[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N22
dffeas \ADDR_y[8] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[8] .is_wysiwyg = "true";
defparam \ADDR_y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N24
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \ADDR_y[9]~DUPLICATE_q  ) + ( GND ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( \ADDR_y[9]~DUPLICATE_q  ) + ( GND ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!\ADDR_y[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N26
dffeas \ADDR_y[9]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[9]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N27
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \ADDR_y[10]~DUPLICATE_q  ) + ( GND ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( \ADDR_y[10]~DUPLICATE_q  ) + ( GND ) + ( \Add1~62  ))

	.dataa(!\ADDR_y[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N29
dffeas \ADDR_y[10] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[10] .is_wysiwyg = "true";
defparam \ADDR_y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y27_N25
dffeas \ADDR_y[9] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[9] .is_wysiwyg = "true";
defparam \ADDR_y[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N30
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( ADDR_y[11] ) + ( GND ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( ADDR_y[11] ) + ( GND ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!ADDR_y[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N31
dffeas \ADDR_y[11] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[11] .is_wysiwyg = "true";
defparam \ADDR_y[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N33
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( ADDR_y[12] ) + ( GND ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( ADDR_y[12] ) + ( GND ) + ( \Add1~54  ))

	.dataa(!ADDR_y[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N34
dffeas \ADDR_y[12] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[12] .is_wysiwyg = "true";
defparam \ADDR_y[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N6
cyclonev_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ( !ADDR_y[11] & ( (!ADDR_y[10] & (!ADDR_y[9] & !ADDR_y[12])) ) )

	.dataa(!ADDR_y[10]),
	.datab(gnd),
	.datac(!ADDR_y[9]),
	.datad(!ADDR_y[12]),
	.datae(gnd),
	.dataf(!ADDR_y[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~1 .extended_lut = "off";
defparam \LessThan5~1 .lut_mask = 64'hA000A00000000000;
defparam \LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N23
dffeas \ADDR_y[8]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N18
cyclonev_lcell_comb \v_cond3~0 (
// Equation(s):
// \v_cond3~0_combout  = (!\ADDR_y[8]~DUPLICATE_q  & !ADDR_y[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADDR_y[8]~DUPLICATE_q ),
	.datad(!ADDR_y[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond3~0 .extended_lut = "off";
defparam \v_cond3~0 .lut_mask = 64'hF000F000F000F000;
defparam \v_cond3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N55
dffeas \ADDR_y[0] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(gnd),
	.asdata(\ADDR_y[0]~1_combout ),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[0] .is_wysiwyg = "true";
defparam \ADDR_y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y27_N11
dffeas \ADDR_y[4] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[4] .is_wysiwyg = "true";
defparam \ADDR_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y27_N8
dffeas \ADDR_y[3] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[3] .is_wysiwyg = "true";
defparam \ADDR_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N12
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( ADDR_y[2] & ( (ADDR_y[4] & (((ADDR_y[3]) # (ADDR_y[1])) # (ADDR_y[0]))) ) ) # ( !ADDR_y[2] & ( (ADDR_y[4] & ADDR_y[3]) ) )

	.dataa(!ADDR_y[0]),
	.datab(!ADDR_y[1]),
	.datac(!ADDR_y[4]),
	.datad(!ADDR_y[3]),
	.datae(gnd),
	.dataf(!ADDR_y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h000F000F070F070F;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N36
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \ADDR_y[13]~DUPLICATE_q  ) + ( GND ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( \ADDR_y[13]~DUPLICATE_q  ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!\ADDR_y[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N37
dffeas \ADDR_y[13]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[13]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N39
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( ADDR_y[14] ) + ( GND ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( ADDR_y[14] ) + ( GND ) + ( \Add1~46  ))

	.dataa(!ADDR_y[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N40
dffeas \ADDR_y[14] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[14] .is_wysiwyg = "true";
defparam \ADDR_y[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N42
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( ADDR_y[15] ) + ( GND ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( ADDR_y[15] ) + ( GND ) + ( \Add1~42  ))

	.dataa(!ADDR_y[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N44
dffeas \ADDR_y[15] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[15] .is_wysiwyg = "true";
defparam \ADDR_y[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N45
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( ADDR_y[16] ) + ( GND ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( ADDR_y[16] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!ADDR_y[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N46
dffeas \ADDR_y[16] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[16] .is_wysiwyg = "true";
defparam \ADDR_y[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N48
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( ADDR_y[17] ) + ( GND ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( ADDR_y[17] ) + ( GND ) + ( \Add1~34  ))

	.dataa(!ADDR_y[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N50
dffeas \ADDR_y[17] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[17] .is_wysiwyg = "true";
defparam \ADDR_y[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N51
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( ADDR_y[18] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!ADDR_y[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N52
dffeas \ADDR_y[18] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[18] .is_wysiwyg = "true";
defparam \ADDR_y[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y27_N38
dffeas \ADDR_y[13] (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADDR_y[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[13] .is_wysiwyg = "true";
defparam \ADDR_y[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N30
cyclonev_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = ( !ADDR_y[13] & ( !ADDR_y[16] & ( (!ADDR_y[15] & (!ADDR_y[18] & (!ADDR_y[17] & !ADDR_y[14]))) ) ) )

	.dataa(!ADDR_y[15]),
	.datab(!ADDR_y[18]),
	.datac(!ADDR_y[17]),
	.datad(!ADDR_y[14]),
	.datae(!ADDR_y[13]),
	.dataf(!ADDR_y[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~0 .extended_lut = "off";
defparam \LessThan5~0 .lut_mask = 64'h8000000000000000;
defparam \LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N0
cyclonev_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = ( \LessThan4~0_combout  & ( \LessThan5~0_combout  ) ) # ( !\LessThan4~0_combout  & ( \LessThan5~0_combout  & ( (!\LessThan5~1_combout ) # (((!\v_cond3~0_combout ) # (ADDR_y[7])) # (ADDR_y[5])) ) ) ) # ( \LessThan4~0_combout  & ( 
// !\LessThan5~0_combout  ) ) # ( !\LessThan4~0_combout  & ( !\LessThan5~0_combout  ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!ADDR_y[5]),
	.datac(!ADDR_y[7]),
	.datad(!\v_cond3~0_combout ),
	.datae(!\LessThan4~0_combout ),
	.dataf(!\LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~1 .extended_lut = "off";
defparam \LessThan4~1 .lut_mask = 64'hFFFFFFFFFFBFFFFF;
defparam \LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N1
dffeas v_cond1(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LessThan4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_cond1~q ),
	.prn(vcc));
// synopsys translate_off
defparam v_cond1.is_wysiwyg = "true";
defparam v_cond1.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N9
cyclonev_lcell_comb \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = ( ADDR_y[2] & ( (!ADDR_y[5] & (!ADDR_y[4] & !ADDR_y[3])) ) ) # ( !ADDR_y[2] & ( (!ADDR_y[5] & !ADDR_y[4]) ) )

	.dataa(gnd),
	.datab(!ADDR_y[5]),
	.datac(!ADDR_y[4]),
	.datad(!ADDR_y[3]),
	.datae(gnd),
	.dataf(!ADDR_y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~2 .extended_lut = "off";
defparam \LessThan5~2 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N36
cyclonev_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_combout  = ( \LessThan5~2_combout  & ( \ADDR_y[8]~DUPLICATE_q  & ( (\LessThan5~1_combout  & \LessThan5~0_combout ) ) ) ) # ( !\LessThan5~2_combout  & ( \ADDR_y[8]~DUPLICATE_q  & ( (\LessThan5~1_combout  & (\LessThan5~0_combout  & 
// ((!ADDR_y[7]) # (!ADDR_y[6])))) ) ) ) # ( \LessThan5~2_combout  & ( !\ADDR_y[8]~DUPLICATE_q  & ( (\LessThan5~1_combout  & \LessThan5~0_combout ) ) ) ) # ( !\LessThan5~2_combout  & ( !\ADDR_y[8]~DUPLICATE_q  & ( (\LessThan5~1_combout  & 
// \LessThan5~0_combout ) ) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\LessThan5~0_combout ),
	.datac(!ADDR_y[7]),
	.datad(!ADDR_y[6]),
	.datae(!\LessThan5~2_combout ),
	.dataf(!\ADDR_y[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~3 .extended_lut = "off";
defparam \LessThan5~3 .lut_mask = 64'h1111111111101111;
defparam \LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N37
dffeas v_cond2(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LessThan5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_cond2~q ),
	.prn(vcc));
// synopsys translate_off
defparam v_cond2.is_wysiwyg = "true";
defparam v_cond2.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N6
cyclonev_lcell_comb \print1~0 (
// Equation(s):
// \print1~0_combout  = ( \v_cond1~q  & ( \v_cond2~q  & ( (\h_cond1~q ) # (\h_cond2~q ) ) ) )

	.dataa(!\h_cond2~q ),
	.datab(!\h_cond1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v_cond1~q ),
	.dataf(!\v_cond2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\print1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \print1~0 .extended_lut = "off";
defparam \print1~0 .lut_mask = 64'h0000000000007777;
defparam \print1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N24
cyclonev_lcell_comb \print1~feeder (
// Equation(s):
// \print1~feeder_combout  = ( \print1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\print1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\print1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \print1~feeder .extended_lut = "off";
defparam \print1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \print1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N26
dffeas print1(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\print1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print1~q ),
	.prn(vcc));
// synopsys translate_off
defparam print1.is_wysiwyg = "true";
defparam print1.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y23_N15
cyclonev_lcell_comb \LessThan11~0 (
// Equation(s):
// \LessThan11~0_combout  = ( !ADDR_x[7] & ( !ADDR_x[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!ADDR_x[7]),
	.dataf(!ADDR_x[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan11~0 .extended_lut = "off";
defparam \LessThan11~0 .lut_mask = 64'hFFFF000000000000;
defparam \LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N12
cyclonev_lcell_comb \LessThan11~3 (
// Equation(s):
// \LessThan11~3_combout  = ( ADDR_x[5] & ( \LessThan11~0_combout  & ( (\LessThan11~2_combout  & (\LessThan11~1_combout  & ((!\h_cond1~0_combout ) # (!ADDR_x[9])))) ) ) ) # ( !ADDR_x[5] & ( \LessThan11~0_combout  & ( (\LessThan11~2_combout  & 
// \LessThan11~1_combout ) ) ) ) # ( ADDR_x[5] & ( !\LessThan11~0_combout  & ( (\LessThan11~2_combout  & (\LessThan11~1_combout  & !ADDR_x[9])) ) ) ) # ( !ADDR_x[5] & ( !\LessThan11~0_combout  & ( (\LessThan11~2_combout  & (\LessThan11~1_combout  & 
// !ADDR_x[9])) ) ) )

	.dataa(!\h_cond1~0_combout ),
	.datab(!\LessThan11~2_combout ),
	.datac(!\LessThan11~1_combout ),
	.datad(!ADDR_x[9]),
	.datae(!ADDR_x[5]),
	.dataf(!\LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan11~3 .extended_lut = "off";
defparam \LessThan11~3 .lut_mask = 64'h0300030003030302;
defparam \LessThan11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N13
dffeas h_cond4(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LessThan11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_cond4~q ),
	.prn(vcc));
// synopsys translate_off
defparam h_cond4.is_wysiwyg = "true";
defparam h_cond4.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N42
cyclonev_lcell_comb \LessThan10~0 (
// Equation(s):
// \LessThan10~0_combout  = ( ADDR_x[5] & ( \LessThan11~1_combout  ) ) # ( !ADDR_x[5] & ( \LessThan11~1_combout  & ( ((!\LessThan11~0_combout ) # ((!\h_cond2~0_combout ) # (!\LessThan11~2_combout ))) # (ADDR_x[9]) ) ) ) # ( ADDR_x[5] & ( 
// !\LessThan11~1_combout  ) ) # ( !ADDR_x[5] & ( !\LessThan11~1_combout  ) )

	.dataa(!ADDR_x[9]),
	.datab(!\LessThan11~0_combout ),
	.datac(!\h_cond2~0_combout ),
	.datad(!\LessThan11~2_combout ),
	.datae(!ADDR_x[5]),
	.dataf(!\LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan10~0 .extended_lut = "off";
defparam \LessThan10~0 .lut_mask = 64'hFFFFFFFFFFFDFFFF;
defparam \LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y23_N43
dffeas h_cond3(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\LessThan10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_cond3~q ),
	.prn(vcc));
// synopsys translate_off
defparam h_cond3.is_wysiwyg = "true";
defparam h_cond3.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N57
cyclonev_lcell_comb \v_cond4~0 (
// Equation(s):
// \v_cond4~0_combout  = ( !ADDR_y[6] & ( ADDR_y[2] & ( (!ADDR_y[4]) # ((!ADDR_y[3] & ((!ADDR_y[0]) # (!ADDR_y[1])))) ) ) ) # ( !ADDR_y[6] & ( !ADDR_y[2] & ( (!ADDR_y[4]) # (!ADDR_y[3]) ) ) )

	.dataa(!ADDR_y[0]),
	.datab(!ADDR_y[4]),
	.datac(!ADDR_y[1]),
	.datad(!ADDR_y[3]),
	.datae(!ADDR_y[6]),
	.dataf(!ADDR_y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond4~0 .extended_lut = "off";
defparam \v_cond4~0 .lut_mask = 64'hFFCC0000FECC0000;
defparam \v_cond4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y27_N17
dffeas \ADDR_y[6]~DUPLICATE (
	.clk(!\LTM_ins|blank_n~q ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\ADDR_y[18]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ADDR_y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \ADDR_y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y27_N57
cyclonev_lcell_comb \v_cond4~2 (
// Equation(s):
// \v_cond4~2_combout  = ( \ADDR_y[6]~DUPLICATE_q  & ( (!ADDR_y[5] & (!ADDR_y[7] & \ADDR_y[8]~DUPLICATE_q )) ) ) # ( !\ADDR_y[6]~DUPLICATE_q  & ( (!ADDR_y[7] & \ADDR_y[8]~DUPLICATE_q ) ) )

	.dataa(!ADDR_y[5]),
	.datab(gnd),
	.datac(!ADDR_y[7]),
	.datad(!\ADDR_y[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ADDR_y[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond4~2 .extended_lut = "off";
defparam \v_cond4~2 .lut_mask = 64'h00F000F000A000A0;
defparam \v_cond4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N24
cyclonev_lcell_comb \v_cond4~1 (
// Equation(s):
// \v_cond4~1_combout  = ( ADDR_y[6] & ( ADDR_y[2] & ( (!ADDR_y[4] & !ADDR_y[3]) ) ) ) # ( ADDR_y[6] & ( !ADDR_y[2] & ( (!ADDR_y[4] & ((!ADDR_y[0]) # ((!ADDR_y[3]) # (!ADDR_y[1])))) ) ) )

	.dataa(!ADDR_y[0]),
	.datab(!ADDR_y[4]),
	.datac(!ADDR_y[3]),
	.datad(!ADDR_y[1]),
	.datae(!ADDR_y[6]),
	.dataf(!ADDR_y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond4~1 .extended_lut = "off";
defparam \v_cond4~1 .lut_mask = 64'h0000CCC80000C0C0;
defparam \v_cond4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N48
cyclonev_lcell_comb \v_cond4~3 (
// Equation(s):
// \v_cond4~3_combout  = ( \v_cond4~1_combout  & ( \LessThan5~0_combout  & ( (\LessThan5~1_combout  & (!\v_cond4~0_combout  & \v_cond4~2_combout )) ) ) ) # ( !\v_cond4~1_combout  & ( \LessThan5~0_combout  & ( (\LessThan5~1_combout  & (!\v_cond4~0_combout  & 
// (\v_cond4~2_combout  & ADDR_y[5]))) ) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\v_cond4~0_combout ),
	.datac(!\v_cond4~2_combout ),
	.datad(!ADDR_y[5]),
	.datae(!\v_cond4~1_combout ),
	.dataf(!\LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond4~3 .extended_lut = "off";
defparam \v_cond4~3 .lut_mask = 64'h0000000000040404;
defparam \v_cond4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N49
dffeas v_cond4(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\v_cond4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_cond4~q ),
	.prn(vcc));
// synopsys translate_off
defparam v_cond4.is_wysiwyg = "true";
defparam v_cond4.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N42
cyclonev_lcell_comb \v_cond3~1 (
// Equation(s):
// \v_cond3~1_combout  = ( ADDR_y[3] & ( ADDR_y[0] & ( (!ADDR_y[4] & (!ADDR_y[2] & (ADDR_y[5] & !ADDR_y[1]))) # (ADDR_y[4] & (((!ADDR_y[5])))) ) ) ) # ( !ADDR_y[3] & ( ADDR_y[0] & ( (!ADDR_y[4] & (((ADDR_y[5])))) # (ADDR_y[4] & (ADDR_y[2] & (!ADDR_y[5] & 
// ADDR_y[1]))) ) ) ) # ( ADDR_y[3] & ( !ADDR_y[0] & ( (!ADDR_y[4] & (!ADDR_y[2] & ADDR_y[5])) # (ADDR_y[4] & ((!ADDR_y[5]))) ) ) ) # ( !ADDR_y[3] & ( !ADDR_y[0] & ( (!ADDR_y[4] & ADDR_y[5]) ) ) )

	.dataa(!ADDR_y[4]),
	.datab(!ADDR_y[2]),
	.datac(!ADDR_y[5]),
	.datad(!ADDR_y[1]),
	.datae(!ADDR_y[3]),
	.dataf(!ADDR_y[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond3~1 .extended_lut = "off";
defparam \v_cond3~1 .lut_mask = 64'h0A0A58580A1A5850;
defparam \v_cond3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y27_N21
cyclonev_lcell_comb \v_cond3~2 (
// Equation(s):
// \v_cond3~2_combout  = ( \v_cond3~1_combout  & ( (\LessThan5~1_combout  & (ADDR_y[7] & (\LessThan5~0_combout  & \v_cond3~0_combout ))) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!ADDR_y[7]),
	.datac(!\LessThan5~0_combout ),
	.datad(!\v_cond3~0_combout ),
	.datae(gnd),
	.dataf(!\v_cond3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_cond3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_cond3~2 .extended_lut = "off";
defparam \v_cond3~2 .lut_mask = 64'h0000000000010001;
defparam \v_cond3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y27_N22
dffeas v_cond3(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\v_cond3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_cond3~q ),
	.prn(vcc));
// synopsys translate_off
defparam v_cond3.is_wysiwyg = "true";
defparam v_cond3.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N9
cyclonev_lcell_comb \print2~0 (
// Equation(s):
// \print2~0_combout  = ( \v_cond4~q  & ( \v_cond3~q  & ( (\h_cond4~q  & \h_cond3~q ) ) ) ) # ( !\v_cond4~q  & ( \v_cond3~q  & ( (\h_cond4~q  & \h_cond3~q ) ) ) ) # ( \v_cond4~q  & ( !\v_cond3~q  & ( (\h_cond4~q  & \h_cond3~q ) ) ) )

	.dataa(gnd),
	.datab(!\h_cond4~q ),
	.datac(!\h_cond3~q ),
	.datad(gnd),
	.datae(!\v_cond4~q ),
	.dataf(!\v_cond3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\print2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \print2~0 .extended_lut = "off";
defparam \print2~0 .lut_mask = 64'h0000030303030303;
defparam \print2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y22_N11
dffeas print2(
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\print2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\iRST_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\print2~q ),
	.prn(vcc));
// synopsys translate_off
defparam print2.is_wysiwyg = "true";
defparam print2.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y22_N54
cyclonev_lcell_comb \bgr_data~0 (
// Equation(s):
// \bgr_data~0_combout  = ( !\iRST_n~input_o  & ( \print2~q  ) ) # ( !\iRST_n~input_o  & ( !\print2~q  & ( \print1~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\print1~q ),
	.datad(gnd),
	.datae(!\iRST_n~input_o ),
	.dataf(!\print2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data~0 .extended_lut = "off";
defparam \bgr_data~0 .lut_mask = 64'h0F0F0000FFFF0000;
defparam \bgr_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N0
cyclonev_lcell_comb \bgr_data[2][0]~feeder (
// Equation(s):
// \bgr_data[2][0]~feeder_combout  = ( \bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[2][0]~feeder .extended_lut = "off";
defparam \bgr_data[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bgr_data[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N1
dffeas \bgr_data[2][0] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[2][0] .is_wysiwyg = "true";
defparam \bgr_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N15
cyclonev_lcell_comb \bgr_data[2][3]~1 (
// Equation(s):
// \bgr_data[2][3]~1_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[2][3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[2][3]~1 .extended_lut = "off";
defparam \bgr_data[2][3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[2][3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N16
dffeas \bgr_data[2][3] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[2][3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[2][3] .is_wysiwyg = "true";
defparam \bgr_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y22_N49
dffeas \bgr_data[2][4] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\bgr_data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[2][4] .is_wysiwyg = "true";
defparam \bgr_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N42
cyclonev_lcell_comb \bgr_data[2][7]~2 (
// Equation(s):
// \bgr_data[2][7]~2_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[2][7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[2][7]~2 .extended_lut = "off";
defparam \bgr_data[2][7]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[2][7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N43
dffeas \bgr_data[2][7] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[2][7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[2][7] .is_wysiwyg = "true";
defparam \bgr_data[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N21
cyclonev_lcell_comb \bgr_data[1][0]~3 (
// Equation(s):
// \bgr_data[1][0]~3_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[1][0]~3 .extended_lut = "off";
defparam \bgr_data[1][0]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N22
dffeas \bgr_data[1][0] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[1][0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[1][0] .is_wysiwyg = "true";
defparam \bgr_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N27
cyclonev_lcell_comb \bgr_data[1][2]~4 (
// Equation(s):
// \bgr_data[1][2]~4_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[1][2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[1][2]~4 .extended_lut = "off";
defparam \bgr_data[1][2]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[1][2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N28
dffeas \bgr_data[1][2] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[1][2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[1][2] .is_wysiwyg = "true";
defparam \bgr_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N36
cyclonev_lcell_comb \bgr_data[1][3]~5 (
// Equation(s):
// \bgr_data[1][3]~5_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[1][3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[1][3]~5 .extended_lut = "off";
defparam \bgr_data[1][3]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[1][3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N37
dffeas \bgr_data[1][3] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[1][3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[1][3] .is_wysiwyg = "true";
defparam \bgr_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N48
cyclonev_lcell_comb \bgr_data[1][4]~6 (
// Equation(s):
// \bgr_data[1][4]~6_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[1][4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[1][4]~6 .extended_lut = "off";
defparam \bgr_data[1][4]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[1][4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N49
dffeas \bgr_data[1][4] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[1][4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[1][4] .is_wysiwyg = "true";
defparam \bgr_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N33
cyclonev_lcell_comb \bgr_data[1][6]~7 (
// Equation(s):
// \bgr_data[1][6]~7_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[1][6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[1][6]~7 .extended_lut = "off";
defparam \bgr_data[1][6]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[1][6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N34
dffeas \bgr_data[1][6] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[1][6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[1][6] .is_wysiwyg = "true";
defparam \bgr_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N24
cyclonev_lcell_comb \bgr_data[1][7]~8 (
// Equation(s):
// \bgr_data[1][7]~8_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[1][7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[1][7]~8 .extended_lut = "off";
defparam \bgr_data[1][7]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[1][7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N25
dffeas \bgr_data[1][7] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[1][7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[1][7] .is_wysiwyg = "true";
defparam \bgr_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N51
cyclonev_lcell_comb \bgr_data[0][0]~9 (
// Equation(s):
// \bgr_data[0][0]~9_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][0]~9 .extended_lut = "off";
defparam \bgr_data[0][0]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N52
dffeas \bgr_data[0][0] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][0] .is_wysiwyg = "true";
defparam \bgr_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N57
cyclonev_lcell_comb \bgr_data[0][1]~10 (
// Equation(s):
// \bgr_data[0][1]~10_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][1]~10 .extended_lut = "off";
defparam \bgr_data[0][1]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N58
dffeas \bgr_data[0][1] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][1] .is_wysiwyg = "true";
defparam \bgr_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N54
cyclonev_lcell_comb \bgr_data[0][2]~11 (
// Equation(s):
// \bgr_data[0][2]~11_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][2]~11 .extended_lut = "off";
defparam \bgr_data[0][2]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N55
dffeas \bgr_data[0][2] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][2] .is_wysiwyg = "true";
defparam \bgr_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y21_N54
cyclonev_lcell_comb \bgr_data[0][3]~12 (
// Equation(s):
// \bgr_data[0][3]~12_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][3]~12 .extended_lut = "off";
defparam \bgr_data[0][3]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y21_N55
dffeas \bgr_data[0][3] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][3] .is_wysiwyg = "true";
defparam \bgr_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N51
cyclonev_lcell_comb \bgr_data[0][4]~13 (
// Equation(s):
// \bgr_data[0][4]~13_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][4]~13 .extended_lut = "off";
defparam \bgr_data[0][4]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N52
dffeas \bgr_data[0][4] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][4] .is_wysiwyg = "true";
defparam \bgr_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y23_N15
cyclonev_lcell_comb \bgr_data[0][5]~14 (
// Equation(s):
// \bgr_data[0][5]~14_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][5]~14 .extended_lut = "off";
defparam \bgr_data[0][5]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y23_N16
dffeas \bgr_data[0][5] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][5] .is_wysiwyg = "true";
defparam \bgr_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y23_N42
cyclonev_lcell_comb \bgr_data[0][6]~15 (
// Equation(s):
// \bgr_data[0][6]~15_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][6]~15 .extended_lut = "off";
defparam \bgr_data[0][6]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y23_N43
dffeas \bgr_data[0][6] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][6] .is_wysiwyg = "true";
defparam \bgr_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N57
cyclonev_lcell_comb \bgr_data[0][7]~16 (
// Equation(s):
// \bgr_data[0][7]~16_combout  = ( !\bgr_data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bgr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bgr_data[0][7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bgr_data[0][7]~16 .extended_lut = "off";
defparam \bgr_data[0][7]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \bgr_data[0][7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N58
dffeas \bgr_data[0][7] (
	.clk(\iVGA_CLK~inputCLKENA0_outclk ),
	.d(\bgr_data[0][7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bgr_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bgr_data[0][7] .is_wysiwyg = "true";
defparam \bgr_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \matriz[0][0][0]~input (
	.i(\matriz[0][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[0][0][0]~input_o ));
// synopsys translate_off
defparam \matriz[0][0][0]~input .bus_hold = "false";
defparam \matriz[0][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \matriz[0][0][1]~input (
	.i(\matriz[0][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[0][0][1]~input_o ));
// synopsys translate_off
defparam \matriz[0][0][1]~input .bus_hold = "false";
defparam \matriz[0][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \matriz[0][1][0]~input (
	.i(\matriz[0][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[0][1][0]~input_o ));
// synopsys translate_off
defparam \matriz[0][1][0]~input .bus_hold = "false";
defparam \matriz[0][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N18
cyclonev_io_ibuf \matriz[0][1][1]~input (
	.i(\matriz[0][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[0][1][1]~input_o ));
// synopsys translate_off
defparam \matriz[0][1][1]~input .bus_hold = "false";
defparam \matriz[0][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \matriz[0][2][0]~input (
	.i(\matriz[0][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[0][2][0]~input_o ));
// synopsys translate_off
defparam \matriz[0][2][0]~input .bus_hold = "false";
defparam \matriz[0][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \matriz[0][2][1]~input (
	.i(\matriz[0][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[0][2][1]~input_o ));
// synopsys translate_off
defparam \matriz[0][2][1]~input .bus_hold = "false";
defparam \matriz[0][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \matriz[1][0][0]~input (
	.i(\matriz[1][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[1][0][0]~input_o ));
// synopsys translate_off
defparam \matriz[1][0][0]~input .bus_hold = "false";
defparam \matriz[1][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \matriz[1][0][1]~input (
	.i(\matriz[1][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[1][0][1]~input_o ));
// synopsys translate_off
defparam \matriz[1][0][1]~input .bus_hold = "false";
defparam \matriz[1][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \matriz[1][1][0]~input (
	.i(\matriz[1][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[1][1][0]~input_o ));
// synopsys translate_off
defparam \matriz[1][1][0]~input .bus_hold = "false";
defparam \matriz[1][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \matriz[1][1][1]~input (
	.i(\matriz[1][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[1][1][1]~input_o ));
// synopsys translate_off
defparam \matriz[1][1][1]~input .bus_hold = "false";
defparam \matriz[1][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \matriz[1][2][0]~input (
	.i(\matriz[1][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[1][2][0]~input_o ));
// synopsys translate_off
defparam \matriz[1][2][0]~input .bus_hold = "false";
defparam \matriz[1][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \matriz[1][2][1]~input (
	.i(\matriz[1][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[1][2][1]~input_o ));
// synopsys translate_off
defparam \matriz[1][2][1]~input .bus_hold = "false";
defparam \matriz[1][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \matriz[2][0][0]~input (
	.i(\matriz[2][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[2][0][0]~input_o ));
// synopsys translate_off
defparam \matriz[2][0][0]~input .bus_hold = "false";
defparam \matriz[2][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \matriz[2][0][1]~input (
	.i(\matriz[2][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[2][0][1]~input_o ));
// synopsys translate_off
defparam \matriz[2][0][1]~input .bus_hold = "false";
defparam \matriz[2][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \matriz[2][1][0]~input (
	.i(\matriz[2][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[2][1][0]~input_o ));
// synopsys translate_off
defparam \matriz[2][1][0]~input .bus_hold = "false";
defparam \matriz[2][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \matriz[2][1][1]~input (
	.i(\matriz[2][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[2][1][1]~input_o ));
// synopsys translate_off
defparam \matriz[2][1][1]~input .bus_hold = "false";
defparam \matriz[2][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \matriz[2][2][0]~input (
	.i(\matriz[2][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[2][2][0]~input_o ));
// synopsys translate_off
defparam \matriz[2][2][0]~input .bus_hold = "false";
defparam \matriz[2][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \matriz[2][2][1]~input (
	.i(\matriz[2][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz[2][2][1]~input_o ));
// synopsys translate_off
defparam \matriz[2][2][1]~input .bus_hold = "false";
defparam \matriz[2][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y38_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
