

================================================================
== Vivado HLS Report for 'm_add'
================================================================
* Date:           Wed Aug  3 16:49:19 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        L2Exercise
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.783|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %A) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %B) nounwind, !map !19"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %result) nounwind, !map !23"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @m_add_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %.loopexit" [myfunctions.c:8]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.69ns)   --->   "%icmp_ln8 = icmp eq i3 %i_0, -4" [myfunctions.c:8]   --->   Operation 11 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.74ns)   --->   "%i = add i3 %i_0, 1" [myfunctions.c:8]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %.preheader.preheader" [myfunctions.c:8]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [myfunctions.c:10]   --->   Operation 15 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %tmp to i6" [myfunctions.c:9]   --->   Operation 16 'zext' 'zext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.75ns)   --->   "br label %.preheader" [myfunctions.c:9]   --->   Operation 17 'br' <Predicate = (!icmp_ln8)> <Delay = 0.75>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [myfunctions.c:13]   --->   Operation 18 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.69ns)   --->   "%icmp_ln9 = icmp eq i3 %j_0, -4" [myfunctions.c:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 21 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.74ns)   --->   "%j = add i3 %j_0, 1" [myfunctions.c:9]   --->   Operation 22 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.loopexit.loopexit, label %1" [myfunctions.c:9]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i3 %j_0 to i6" [myfunctions.c:10]   --->   Operation 24 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%add_ln10_1 = add i6 %zext_ln9, %zext_ln10" [myfunctions.c:10]   --->   Operation 25 'add' 'add_ln10_1' <Predicate = (!icmp_ln9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i6 %add_ln10_1 to i64" [myfunctions.c:10]   --->   Operation 26 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x i32]* %A, i64 0, i64 %zext_ln10_1" [myfunctions.c:10]   --->   Operation 27 'getelementptr' 'A_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [16 x i32]* %B, i64 0, i64 %zext_ln10_1" [myfunctions.c:10]   --->   Operation 28 'getelementptr' 'B_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.79ns)   --->   "%A_load = load i32* %A_addr, align 4" [myfunctions.c:10]   --->   Operation 29 'load' 'A_load' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 30 [2/2] (0.79ns)   --->   "%B_load = load i32* %B_addr, align 4" [myfunctions.c:10]   --->   Operation 30 'load' 'B_load' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%result_addr = getelementptr [16 x i32]* %result, i64 0, i64 %zext_ln10_1" [myfunctions.c:10]   --->   Operation 32 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.79ns)   --->   "%A_load = load i32* %A_addr, align 4" [myfunctions.c:10]   --->   Operation 33 'load' 'A_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/2] (0.79ns)   --->   "%B_load = load i32* %B_addr, align 4" [myfunctions.c:10]   --->   Operation 34 'load' 'B_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (1.20ns)   --->   "%add_ln10 = add nsw i32 %B_load, %A_load" [myfunctions.c:10]   --->   Operation 35 'add' 'add_ln10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.79ns)   --->   "store i32 %add_ln10, i32* %result_addr, align 4" [myfunctions.c:10]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader" [myfunctions.c:9]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', myfunctions.c:8) [10]  (0.755 ns)

 <State 2>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', myfunctions.c:9) [20]  (0.755 ns)

 <State 3>: 1.67ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', myfunctions.c:9) [20]  (0 ns)
	'add' operation ('add_ln10_1', myfunctions.c:10) [27]  (0.878 ns)
	'getelementptr' operation ('A_addr', myfunctions.c:10) [29]  (0 ns)
	'load' operation ('A_load', myfunctions.c:10) on array 'A' [32]  (0.79 ns)

 <State 4>: 2.78ns
The critical path consists of the following:
	'load' operation ('A_load', myfunctions.c:10) on array 'A' [32]  (0.79 ns)
	'add' operation ('add_ln10', myfunctions.c:10) [34]  (1.2 ns)
	'store' operation ('store_ln10', myfunctions.c:10) of variable 'add_ln10', myfunctions.c:10 on array 'result' [35]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
