instROM.v,verilog,xil_defaultlib,../../../../mycpu_design.srcs/sources_1/ip/instROM/sim/instROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
