;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/6/2016 2:15:40 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x68A90000  	26793
0x0008	0x68890000  	26761
0x000C	0x68890000  	26761
0x0010	0x68890000  	26761
0x0014	0x68890000  	26761
0x0018	0x68890000  	26761
0x001C	0x68890000  	26761
0x0020	0x68890000  	26761
0x0024	0x68890000  	26761
0x0028	0x68890000  	26761
0x002C	0x68890000  	26761
0x0030	0x68890000  	26761
0x0034	0x68890000  	26761
0x0038	0x68890000  	26761
0x003C	0x68890000  	26761
0x0040	0x68890000  	26761
0x0044	0x68890000  	26761
0x0048	0x68890000  	26761
0x004C	0x68890000  	26761
0x0050	0x68890000  	26761
0x0054	0x68890000  	26761
0x0058	0x68890000  	26761
0x005C	0x68890000  	26761
0x0060	0x68890000  	26761
0x0064	0x68890000  	26761
0x0068	0x68890000  	26761
0x006C	0x68890000  	26761
0x0070	0x68890000  	26761
0x0074	0x68890000  	26761
0x0078	0x68890000  	26761
0x007C	0x68890000  	26761
0x0080	0x68890000  	26761
0x0084	0x68890000  	26761
0x0088	0x68890000  	26761
0x008C	0x68890000  	26761
0x0090	0x68890000  	26761
0x0094	0x68890000  	26761
0x0098	0x68890000  	26761
0x009C	0x68890000  	26761
0x00A0	0x68890000  	26761
0x00A4	0x68890000  	26761
0x00A8	0x68890000  	26761
0x00AC	0x68890000  	26761
0x00B0	0x68890000  	26761
0x00B4	0x68890000  	26761
0x00B8	0x68890000  	26761
0x00BC	0x68890000  	26761
0x00C0	0x68890000  	26761
0x00C4	0x68890000  	26761
0x00C8	0x68890000  	26761
0x00CC	0x68890000  	26761
0x00D0	0x68890000  	26761
0x00D4	0x68890000  	26761
0x00D8	0x68890000  	26761
0x00DC	0x68890000  	26761
0x00E0	0x68890000  	26761
0x00E4	0x68890000  	26761
0x00E8	0x68890000  	26761
0x00EC	0x68890000  	26761
0x00F0	0x68890000  	26761
0x00F4	0x68890000  	26761
0x00F8	0x68890000  	26761
0x00FC	0x68890000  	26761
0x0100	0x68890000  	26761
0x0104	0x68890000  	26761
0x0108	0x68890000  	26761
0x010C	0x68890000  	26761
0x0110	0x68890000  	26761
0x0114	0x68890000  	26761
0x0118	0x68890000  	26761
0x011C	0x68890000  	26761
0x0120	0x68890000  	26761
0x0124	0x68890000  	26761
0x0128	0x68890000  	26761
0x012C	0x68890000  	26761
0x0130	0x68890000  	26761
0x0134	0x68890000  	26761
0x0138	0x68890000  	26761
0x013C	0x68890000  	26761
0x0140	0x68890000  	26761
0x0144	0x68890000  	26761
0x0148	0x68890000  	26761
0x014C	0x68890000  	26761
; end of ____SysVT
_main:
;Kominikator.c, 108 :: 		void main() {
0x68A8	0xF000F866  BL	27000
0x68AC	0xF000FE86  BL	30140
0x68B0	0xF7FFFFEE  BL	26768
0x68B4	0xF000FE34  BL	29984
;Kominikator.c, 110 :: 		BEE_RECIVED_DATA[0] = 0;
0x68B8	0x2100    MOVS	R1, #0
0x68BA	0xB249    SXTB	R1, R1
0x68BC	0x4822    LDR	R0, [PC, #136]
0x68BE	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 111 :: 		BEE_RECIVED_DATA[1] = 0;
0x68C0	0x2100    MOVS	R1, #0
0x68C2	0xB249    SXTB	R1, R1
0x68C4	0x4821    LDR	R0, [PC, #132]
0x68C6	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 112 :: 		BEE_RECIVED_DATA[2] = 0;
0x68C8	0x2100    MOVS	R1, #0
0x68CA	0xB249    SXTB	R1, R1
0x68CC	0x4820    LDR	R0, [PC, #128]
0x68CE	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 114 :: 		USB_RECIVED_DATA[0] = 0;
0x68D0	0x2100    MOVS	R1, #0
0x68D2	0xB249    SXTB	R1, R1
0x68D4	0x481F    LDR	R0, [PC, #124]
0x68D6	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 115 :: 		USB_RECIVED_DATA[1] = 1;
0x68D8	0x2101    MOVS	R1, #1
0x68DA	0xB249    SXTB	R1, R1
0x68DC	0x481E    LDR	R0, [PC, #120]
0x68DE	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 116 :: 		USB_RECIVED_DATA[2] = 2;
0x68E0	0x2102    MOVS	R1, #2
0x68E2	0xB249    SXTB	R1, R1
0x68E4	0x481D    LDR	R0, [PC, #116]
0x68E6	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 118 :: 		HID_Enable(&readbuff, &writebuff);
0x68E8	0x491D    LDR	R1, [PC, #116]
0x68EA	0x481E    LDR	R0, [PC, #120]
0x68EC	0xF7FFFD98  BL	_HID_Enable+0
;Kominikator.c, 120 :: 		GPIO_Digital_Input(&GPIOD_IDR, _GPIO_PINMASK_0); // Set PA0 as digital input
0x68F0	0xF2400101  MOVW	R1, #1
0x68F4	0x481C    LDR	R0, [PC, #112]
0x68F6	0xF7FFFD87  BL	_GPIO_Digital_Input+0
;Kominikator.c, 121 :: 		GPIO_Digital_Input(&GPIOD_IDR, _GPIO_PINMASK_1); // Set PA0 as digital input
0x68FA	0xF2400102  MOVW	R1, #2
0x68FE	0x481A    LDR	R0, [PC, #104]
0x6900	0xF7FFFD82  BL	_GPIO_Digital_Input+0
;Kominikator.c, 123 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_ALL);
0x6904	0xF64F71FF  MOVW	R1, #65535
0x6908	0x4818    LDR	R0, [PC, #96]
0x690A	0xF7FFFEEF  BL	_GPIO_Digital_Output+0
;Kominikator.c, 124 :: 		GPIOC_ODR = 0;
0x690E	0x2100    MOVS	R1, #0
0x6910	0x4817    LDR	R0, [PC, #92]
0x6912	0x6001    STR	R1, [R0, #0]
;Kominikator.c, 126 :: 		Delay_ms(100);
0x6914	0xF644777F  MOVW	R7, #20351
0x6918	0xF2C00712  MOVT	R7, #18
0x691C	0xBF00    NOP
0x691E	0xBF00    NOP
L_main4:
0x6920	0x1E7F    SUBS	R7, R7, #1
0x6922	0xD1FD    BNE	L_main4
0x6924	0xBF00    NOP
0x6926	0xBF00    NOP
0x6928	0xBF00    NOP
;Kominikator.c, 128 :: 		GPIO_Digital_Output(&GPIOD_ODR, _GPIO_PINMASK_LOW);
0x692A	0xF24001FF  MOVW	R1, #255
0x692E	0x4811    LDR	R0, [PC, #68]
0x6930	0xF7FFFEDC  BL	_GPIO_Digital_Output+0
;Kominikator.c, 130 :: 		Initialize();
0x6934	0xF7FFFEE8  BL	_Initialize+0
;Kominikator.c, 131 :: 		DrawFrame();
0x6938	0xF7FFFE80  BL	_DrawFrame+0
;Kominikator.c, 133 :: 		do {
L_main6:
;Kominikator.c, 134 :: 		beeRecive();
0x693C	0xF7FFFE4C  BL	_beeRecive+0
;Kominikator.c, 135 :: 		usbCommunication();
0x6940	0xF7FFFEBE  BL	_usbCommunication+0
;Kominikator.c, 136 :: 		} while (1);
0x6944	0xE7FA    B	L_main6
;Kominikator.c, 138 :: 		}
L_end_main:
L__main_end_loop:
0x6946	0xE7FE    B	L__main_end_loop
0x6948	0x01322000  	_BEE_RECIVED_DATA+0
0x694C	0x01332000  	_BEE_RECIVED_DATA+1
0x6950	0x01342000  	_BEE_RECIVED_DATA+2
0x6954	0x01762000  	_USB_RECIVED_DATA+0
0x6958	0x01772000  	_USB_RECIVED_DATA+1
0x695C	0x01782000  	_USB_RECIVED_DATA+2
0x6960	0x01B62000  	_writebuff+0
0x6964	0x00F12000  	_readbuff+0
0x6968	0x14084001  	GPIOD_IDR+0
0x696C	0x10004001  	GPIOC_BASE+0
0x6970	0x100C4001  	GPIOC_ODR+0
0x6974	0x140C4001  	GPIOD_ODR+0
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x659C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x659E	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x65A2	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x65A6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x65AA	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x65AC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x65B0	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x65B2	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x65B4	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x65B6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x65BA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x65BE	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x65C0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x65C4	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x65C6	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x65C8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x65CC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x65D0	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x65D2	0xB001    ADD	SP, SP, #4
0x65D4	0x4770    BX	LR
; end of ___FillZeros
_HID_Enable:
;__Lib_USB_32F10x_CL.c, 114 :: 		
; writebuff start address is: 4 (R1)
; readbuff start address is: 0 (R0)
0x6420	0xB083    SUB	SP, SP, #12
0x6422	0xF8CDE000  STR	LR, [SP, #0]
0x6426	0x4606    MOV	R6, R0
0x6428	0x460F    MOV	R7, R1
; writebuff end address is: 4 (R1)
; readbuff end address is: 0 (R0)
; readbuff start address is: 24 (R6)
; writebuff start address is: 28 (R7)
;__Lib_USB_32F10x_CL.c, 115 :: 		
0x642A	0x4A2E    LDR	R2, [PC, #184]
0x642C	0x9202    STR	R2, [SP, #8]
;__Lib_USB_32F10x_CL.c, 121 :: 		
0x642E	0xF7FFFC09  BL	__Lib_USB_32F10x_CL_GetMaxStrignDscIndex+0
0x6432	0x4A2D    LDR	R2, [PC, #180]
0x6434	0x7010    STRB	R0, [R2, #0]
;__Lib_USB_32F10x_CL.c, 122 :: 		
0x6436	0x4A2D    LDR	R2, [PC, #180]
0x6438	0x9201    STR	R2, [SP, #4]
;__Lib_USB_32F10x_CL.c, 125 :: 		
0x643A	0x4A2D    LDR	R2, [PC, #180]
0x643C	0x6016    STR	R6, [R2, #0]
; readbuff end address is: 24 (R6)
;__Lib_USB_32F10x_CL.c, 126 :: 		
0x643E	0x4A2D    LDR	R2, [PC, #180]
0x6440	0x6017    STR	R7, [R2, #0]
; writebuff end address is: 28 (R7)
;__Lib_USB_32F10x_CL.c, 127 :: 		
0x6442	0xF7FFFF63  BL	_USB_Init_Desc+0
;__Lib_USB_32F10x_CL.c, 130 :: 		
0x6446	0x4A2C    LDR	R2, [PC, #176]
;__Lib_USB_32F10x_CL.c, 131 :: 		
0x6448	0x1DD2    ADDS	R2, R2, #7
0x644A	0x7813    LDRB	R3, [R2, #0]
0x644C	0x4A2B    LDR	R2, [PC, #172]
0x644E	0x8013    STRH	R3, [R2, #0]
;__Lib_USB_32F10x_CL.c, 133 :: 		
0x6450	0x4C2B    LDR	R4, [PC, #172]
; cptr start address is: 0 (R0)
0x6452	0x6820    LDR	R0, [R4, #0]
;__Lib_USB_32F10x_CL.c, 134 :: 		
0x6454	0x1C82    ADDS	R2, R0, #2
0x6456	0x7813    LDRB	R3, [R2, #0]
0x6458	0x1CC2    ADDS	R2, R0, #3
0x645A	0x7812    LDRB	R2, [R2, #0]
0x645C	0x0212    LSLS	R2, R2, #8
0x645E	0xB292    UXTH	R2, R2
0x6460	0x189B    ADDS	R3, R3, R2
0x6462	0x4A28    LDR	R2, [PC, #160]
0x6464	0x8013    STRH	R3, [R2, #0]
;__Lib_USB_32F10x_CL.c, 136 :: 		
0x6466	0x4A28    LDR	R2, [PC, #160]
0x6468	0x6010    STR	R0, [R2, #0]
; cptr end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 138 :: 		
0x646A	0x4622    MOV	R2, R4
; cptr start address is: 0 (R0)
0x646C	0x6810    LDR	R0, [R2, #0]
;__Lib_USB_32F10x_CL.c, 139 :: 		
0x646E	0x1C82    ADDS	R2, R0, #2
0x6470	0x7813    LDRB	R3, [R2, #0]
0x6472	0x1CC2    ADDS	R2, R0, #3
0x6474	0x7812    LDRB	R2, [R2, #0]
0x6476	0x0212    LSLS	R2, R2, #8
0x6478	0xB292    UXTH	R2, R2
0x647A	0x189C    ADDS	R4, R3, R2
0x647C	0xB2A4    UXTH	R4, R4
;__Lib_USB_32F10x_CL.c, 141 :: 		
0x647E	0x1EE2    SUBS	R2, R4, #3
0x6480	0xB292    UXTH	R2, R2
0x6482	0x1882    ADDS	R2, R0, R2
0x6484	0x7813    LDRB	R3, [R2, #0]
0x6486	0x1EA2    SUBS	R2, R4, #2
0x6488	0xB292    UXTH	R2, R2
0x648A	0x1882    ADDS	R2, R0, R2
; cptr end address is: 0 (R0)
0x648C	0x7812    LDRB	R2, [R2, #0]
0x648E	0x0212    LSLS	R2, R2, #8
0x6490	0xB292    UXTH	R2, R2
0x6492	0x189B    ADDS	R3, R3, R2
0x6494	0x4A1D    LDR	R2, [PC, #116]
0x6496	0x8013    STRH	R3, [R2, #0]
;__Lib_USB_32F10x_CL.c, 143 :: 		
0x6498	0xF7FFFE28  BL	__Lib_USB_32F10x_CL_usb_hw_config+0
;__Lib_USB_32F10x_CL.c, 149 :: 		
0x649C	0x4A1C    LDR	R2, [PC, #112]
0x649E	0xB404    PUSH	(R2)
;__Lib_USB_32F10x_CL.c, 148 :: 		
0x64A0	0x4B1C    LDR	R3, [PC, #112]
;__Lib_USB_32F10x_CL.c, 147 :: 		
0x64A2	0x4A1D    LDR	R2, [PC, #116]
;__Lib_USB_32F10x_CL.c, 146 :: 		
0x64A4	0x2101    MOVS	R1, #1
;__Lib_USB_32F10x_CL.c, 145 :: 		
0x64A6	0x4811    LDR	R0, [PC, #68]
;__Lib_USB_32F10x_CL.c, 149 :: 		
0x64A8	0xF7FFFAD2  BL	__Lib_USB_32F10x_CL_USBD_Init+0
0x64AC	0xB001    ADD	SP, SP, #4
;__Lib_USB_32F10x_CL.c, 151 :: 		
0x64AE	0x2200    MOVS	R2, _USB_INTERRUPT
0x64B0	0xB11A    CBZ	R2, L_HID_Enable490
;__Lib_USB_32F10x_CL.c, 152 :: 		
0x64B2	0xF2400053  MOVW	R0, #83
0x64B6	0xF7FFFB89  BL	_NVIC_IntEnable+0
L_HID_Enable490:
;__Lib_USB_32F10x_CL.c, 154 :: 		
0x64BA	0x2200    MOVS	R2, _USB_INTERRUPT
0x64BC	0xB972    CBNZ	R2, L_HID_Enable491
;__Lib_USB_32F10x_CL.c, 155 :: 		
L_HID_Enable492:
0x64BE	0x9B02    LDR	R3, [SP, #8]
0x64C0	0x9A02    LDR	R2, [SP, #8]
0x64C2	0x1E52    SUBS	R2, R2, #1
0x64C4	0x9202    STR	R2, [SP, #8]
0x64C6	0xB14B    CBZ	R3, L__HID_Enable631
0x64C8	0x9A01    LDR	R2, [SP, #4]
0x64CA	0xF5027288  ADD	R2, R2, #272
0x64CE	0x1C92    ADDS	R2, R2, #2
0x64D0	0x7812    LDRB	R2, [R2, #0]
0x64D2	0x2A03    CMP	R2, #3
0x64D4	0xD002    BEQ	L__HID_Enable630
L__HID_Enable629:
;__Lib_USB_32F10x_CL.c, 156 :: 		
0x64D6	0xF7FFFC29  BL	_USB_Polling_Proc+0
;__Lib_USB_32F10x_CL.c, 157 :: 		
0x64DA	0xE7F0    B	L_HID_Enable492
;__Lib_USB_32F10x_CL.c, 155 :: 		
L__HID_Enable631:
L__HID_Enable630:
;__Lib_USB_32F10x_CL.c, 157 :: 		
L_HID_Enable491:
;__Lib_USB_32F10x_CL.c, 159 :: 		
L_end_HID_Enable:
0x64DC	0xF8DDE000  LDR	LR, [SP, #0]
0x64E0	0xB003    ADD	SP, SP, #12
0x64E2	0x4770    BX	LR
0x64E4	0x4240000F  	#1000000
0x64E8	0x02712000  	__Lib_USB_32F10x_CL_maxDescriptorIndex+0
0x64EC	0x02802000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x64F0	0x00382000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
0x64F4	0x00442000  	__Lib_USB_32F10x_CL_USB_Write_Buffer+0
0x64F8	0x750C0000  	_device_dsc+0
0x64FC	0x00422000  	__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
0x6500	0x021C2000  	_USB_config_dsc_ptr+0
0x6504	0x00482000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
0x6508	0x004C2000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
0x650C	0x00402000  	__Lib_USB_32F10x_CL_wMaxPacketSize+0
0x6510	0x00982000  	__Lib_USB_32F10x_CL_USR_cb+0
0x6514	0x006C2000  	__Lib_USB_32F10x_CL_USBD_HID_cb+0
0x6518	0x00502000  	__Lib_USB_32F10x_CL_USR_desc+0
; end of _HID_Enable
_NVIC_IntEnable:
;__Lib_System_105_107.c, 155 :: 		
; ivt start address is: 0 (R0)
0x5BCC	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 167 :: 		
0x5BCE	0x2804    CMP	R0, #4
0x5BD0	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 172 :: 		
0x5BD2	0x4919    LDR	R1, [PC, #100]
0x5BD4	0x6809    LDR	R1, [R1, #0]
0x5BD6	0xF4413280  ORR	R2, R1, #65536
0x5BDA	0x4917    LDR	R1, [PC, #92]
0x5BDC	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 173 :: 		
0x5BDE	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 174 :: 		
; ivt start address is: 0 (R0)
0x5BE0	0x2805    CMP	R0, #5
0x5BE2	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 179 :: 		
0x5BE4	0x4914    LDR	R1, [PC, #80]
0x5BE6	0x6809    LDR	R1, [R1, #0]
0x5BE8	0xF4413200  ORR	R2, R1, #131072
0x5BEC	0x4912    LDR	R1, [PC, #72]
0x5BEE	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 180 :: 		
0x5BF0	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 181 :: 		
; ivt start address is: 0 (R0)
0x5BF2	0x2806    CMP	R0, #6
0x5BF4	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 186 :: 		
0x5BF6	0x4910    LDR	R1, [PC, #64]
0x5BF8	0x6809    LDR	R1, [R1, #0]
0x5BFA	0xF4412280  ORR	R2, R1, #262144
0x5BFE	0x490E    LDR	R1, [PC, #56]
0x5C00	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 187 :: 		
0x5C02	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 188 :: 		
; ivt start address is: 0 (R0)
0x5C04	0x280F    CMP	R0, #15
0x5C06	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 193 :: 		
0x5C08	0x490C    LDR	R1, [PC, #48]
0x5C0A	0x6809    LDR	R1, [R1, #0]
0x5C0C	0xF0410202  ORR	R2, R1, #2
0x5C10	0x490A    LDR	R1, [PC, #40]
0x5C12	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 194 :: 		
0x5C14	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 195 :: 		
; ivt start address is: 0 (R0)
0x5C16	0x2810    CMP	R0, #16
0x5C18	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 200 :: 		
0x5C1A	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x5C1E	0x0961    LSRS	R1, R4, #5
0x5C20	0x008A    LSLS	R2, R1, #2
0x5C22	0x4907    LDR	R1, [PC, #28]
0x5C24	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 201 :: 		
0x5C26	0xF004021F  AND	R2, R4, #31
0x5C2A	0xF04F0101  MOV	R1, #1
0x5C2E	0x4091    LSLS	R1, R2
0x5C30	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 203 :: 		
L_end_NVIC_IntEnable:
0x5C32	0xB001    ADD	SP, SP, #4
0x5C34	0x4770    BX	LR
0x5C36	0xBF00    NOP
0x5C38	0xED24E000  	SCB_SHCRS+0
0x5C3C	0xE010E000  	STK_CTRL+0
0x5C40	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
__Lib_USB_32F10x_CL_GetMaxStrignDscIndex:
;__Lib_USB_32F10x_CL.c, 454 :: 		
0x5C44	0xB081    SUB	SP, SP, #4
0x5C46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 457 :: 		
0x5C4A	0xF7FDFE17  BL	__Lib_USB_32F10x_CL_GetMaxIndexInDevDsc+0
; dev start address is: 20 (R5)
0x5C4E	0xB2C5    UXTB	R5, R0
;__Lib_USB_32F10x_CL.c, 458 :: 		
0x5C50	0x4806    LDR	R0, [PC, #24]
0x5C52	0xF7FEFDC1  BL	__Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc+0
; cfg start address is: 4 (R1)
0x5C56	0xB2C1    UXTB	R1, R0
;__Lib_USB_32F10x_CL.c, 459 :: 		
0x5C58	0x4285    CMP	R5, R0
0x5C5A	0xD901    BLS	L___Lib_USB_32F10x_CL_GetMaxStrignDscIndex540
; cfg end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 460 :: 		
0x5C5C	0xB2E8    UXTB	R0, R5
; dev end address is: 20 (R5)
0x5C5E	0xE000    B	L_end_GetMaxStrignDscIndex
;__Lib_USB_32F10x_CL.c, 461 :: 		
L___Lib_USB_32F10x_CL_GetMaxStrignDscIndex540:
;__Lib_USB_32F10x_CL.c, 462 :: 		
; cfg start address is: 4 (R1)
0x5C60	0xB2C8    UXTB	R0, R1
; cfg end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 465 :: 		
L_end_GetMaxStrignDscIndex:
0x5C62	0xF8DDE000  LDR	LR, [SP, #0]
0x5C66	0xB001    ADD	SP, SP, #4
0x5C68	0x4770    BX	LR
0x5C6A	0xBF00    NOP
0x5C6C	0x749E0000  	_configDescriptor1+0
; end of __Lib_USB_32F10x_CL_GetMaxStrignDscIndex
__Lib_USB_32F10x_CL_GetMaxIndexInDevDsc:
;__Lib_USB_32F10x_CL.c, 409 :: 		
0x387C	0xB081    SUB	SP, SP, #4
;__Lib_USB_32F10x_CL.c, 412 :: 		
0x387E	0x4A0E    LDR	R2, [PC, #56]
0x3880	0xF202000E  ADDW	R0, R2, #14
0x3884	0x7801    LDRB	R1, [R0, #0]
; index start address is: 12 (R3)
0x3886	0xB2CB    UXTB	R3, R1
;__Lib_USB_32F10x_CL.c, 414 :: 		
0x3888	0xF202000F  ADDW	R0, R2, #15
0x388C	0x7800    LDRB	R0, [R0, #0]
0x388E	0x4288    CMP	R0, R1
0x3890	0xD903    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc623
; index end address is: 12 (R3)
;__Lib_USB_32F10x_CL.c, 415 :: 		
0x3892	0x4809    LDR	R0, [PC, #36]
0x3894	0x300F    ADDS	R0, #15
0x3896	0x7801    LDRB	R1, [R0, #0]
; index start address is: 4 (R1)
; index end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 416 :: 		
0x3898	0xE000    B	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc531
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc623:
;__Lib_USB_32F10x_CL.c, 414 :: 		
0x389A	0xB2D9    UXTB	R1, R3
;__Lib_USB_32F10x_CL.c, 416 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc531:
;__Lib_USB_32F10x_CL.c, 418 :: 		
; index start address is: 4 (R1)
0x389C	0x4806    LDR	R0, [PC, #24]
0x389E	0x3010    ADDS	R0, #16
0x38A0	0x7800    LDRB	R0, [R0, #0]
0x38A2	0x4288    CMP	R0, R1
0x38A4	0xD905    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc624
; index end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 419 :: 		
0x38A6	0x4804    LDR	R0, [PC, #16]
0x38A8	0x3010    ADDS	R0, #16
0x38AA	0x7800    LDRB	R0, [R0, #0]
; index start address is: 4 (R1)
0x38AC	0xB2C1    UXTB	R1, R0
; index end address is: 4 (R1)
0x38AE	0xB2C8    UXTB	R0, R1
;__Lib_USB_32F10x_CL.c, 420 :: 		
0x38B0	0xE000    B	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc532
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc624:
;__Lib_USB_32F10x_CL.c, 418 :: 		
0x38B2	0xB2C8    UXTB	R0, R1
;__Lib_USB_32F10x_CL.c, 420 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc532:
;__Lib_USB_32F10x_CL.c, 422 :: 		
; index start address is: 0 (R0)
; index end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 423 :: 		
L_end_GetMaxIndexInDevDsc:
0x38B4	0xB001    ADD	SP, SP, #4
0x38B6	0x4770    BX	LR
0x38B8	0x750C0000  	_device_dsc+0
; end of __Lib_USB_32F10x_CL_GetMaxIndexInDevDsc
__Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc:
;__Lib_USB_32F10x_CL.c, 425 :: 		
; cfgDsc start address is: 0 (R0)
0x47D8	0xB081    SUB	SP, SP, #4
; cfgDsc end address is: 0 (R0)
; cfgDsc start address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 426 :: 		
; index start address is: 12 (R3)
0x47DA	0x2300    MOVS	R3, #0
;__Lib_USB_32F10x_CL.c, 427 :: 		
; i start address is: 16 (R4)
0x47DC	0xF2400400  MOVW	R4, #0
;__Lib_USB_32F10x_CL.c, 430 :: 		
0x47E0	0x1C81    ADDS	R1, R0, #2
0x47E2	0x780A    LDRB	R2, [R1, #0]
0x47E4	0x1CC1    ADDS	R1, R0, #3
0x47E6	0x7809    LDRB	R1, [R1, #0]
0x47E8	0x0209    LSLS	R1, R1, #8
0x47EA	0xB289    UXTH	R1, R1
0x47EC	0x1851    ADDS	R1, R2, R1
; totalLen start address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 431 :: 		
; ptr start address is: 8 (R2)
0x47EE	0x4602    MOV	R2, R0
; cfgDsc end address is: 0 (R0)
; index end address is: 12 (R3)
; i end address is: 16 (R4)
; totalLen end address is: 4 (R1)
; ptr end address is: 8 (R2)
0x47F0	0xF8AD4000  STRH	R4, [SP, #0]
0x47F4	0xB2DC    UXTB	R4, R3
0x47F6	0xB288    UXTH	R0, R1
0x47F8	0xF8BD3000  LDRH	R3, [SP, #0]
;__Lib_USB_32F10x_CL.c, 433 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc533:
;__Lib_USB_32F10x_CL.c, 434 :: 		
; ptr start address is: 8 (R2)
; totalLen start address is: 0 (R0)
; totalLen start address is: 0 (R0)
; totalLen end address is: 0 (R0)
; i start address is: 12 (R3)
; index start address is: 16 (R4)
0x47FC	0x1C51    ADDS	R1, R2, #1
0x47FE	0x7809    LDRB	R1, [R1, #0]
0x4800	0x2902    CMP	R1, #2
0x4802	0xD107    BNE	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc626
; totalLen end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 435 :: 		
; totalLen start address is: 0 (R0)
0x4804	0x1D91    ADDS	R1, R2, #6
0x4806	0x7809    LDRB	R1, [R1, #0]
0x4808	0x42A1    CMP	R1, R4
0x480A	0xD902    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc625
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 436 :: 		
0x480C	0x1D91    ADDS	R1, R2, #6
0x480E	0x780C    LDRB	R4, [R1, #0]
; index start address is: 16 (R4)
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 437 :: 		
0x4810	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc536
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc625:
;__Lib_USB_32F10x_CL.c, 435 :: 		
;__Lib_USB_32F10x_CL.c, 437 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc536:
;__Lib_USB_32F10x_CL.c, 438 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x4812	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc535
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc626:
;__Lib_USB_32F10x_CL.c, 434 :: 		
;__Lib_USB_32F10x_CL.c, 438 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc535:
;__Lib_USB_32F10x_CL.c, 440 :: 		
; index start address is: 16 (R4)
0x4814	0x1C51    ADDS	R1, R2, #1
0x4816	0x7809    LDRB	R1, [R1, #0]
0x4818	0x2904    CMP	R1, #4
0x481A	0xD109    BNE	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc628
;__Lib_USB_32F10x_CL.c, 441 :: 		
0x481C	0xF2020108  ADDW	R1, R2, #8
0x4820	0x7809    LDRB	R1, [R1, #0]
0x4822	0x42A1    CMP	R1, R4
0x4824	0xD903    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc627
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 442 :: 		
0x4826	0xF2020108  ADDW	R1, R2, #8
0x482A	0x780C    LDRB	R4, [R1, #0]
; index start address is: 16 (R4)
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 443 :: 		
0x482C	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc538
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc627:
;__Lib_USB_32F10x_CL.c, 441 :: 		
;__Lib_USB_32F10x_CL.c, 443 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc538:
;__Lib_USB_32F10x_CL.c, 444 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x482E	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc537
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc628:
;__Lib_USB_32F10x_CL.c, 440 :: 		
;__Lib_USB_32F10x_CL.c, 444 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc537:
;__Lib_USB_32F10x_CL.c, 445 :: 		
; index start address is: 16 (R4)
0x4830	0x7811    LDRB	R1, [R2, #0]
0x4832	0x1859    ADDS	R1, R3, R1
0x4834	0xB289    UXTH	R1, R1
0x4836	0xB28B    UXTH	R3, R1
;__Lib_USB_32F10x_CL.c, 446 :: 		
0x4838	0x4281    CMP	R1, R0
0x483A	0xD300    BCC	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc539
; totalLen end address is: 0 (R0)
; i end address is: 12 (R3)
; ptr end address is: 8 (R2)
;__Lib_USB_32F10x_CL.c, 447 :: 		
0x483C	0xE002    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc534
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc539:
;__Lib_USB_32F10x_CL.c, 449 :: 		
; ptr start address is: 8 (R2)
; i start address is: 12 (R3)
; totalLen start address is: 0 (R0)
0x483E	0x7811    LDRB	R1, [R2, #0]
0x4840	0x1852    ADDS	R2, R2, R1
;__Lib_USB_32F10x_CL.c, 450 :: 		
; totalLen end address is: 0 (R0)
; i end address is: 12 (R3)
; ptr end address is: 8 (R2)
0x4842	0xE7DB    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc533
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc534:
;__Lib_USB_32F10x_CL.c, 451 :: 		
0x4844	0xB2E0    UXTB	R0, R4
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 452 :: 		
L_end_GetMaxIndexInConfigDsc:
0x4846	0xB001    ADD	SP, SP, #4
0x4848	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc
_USB_Init_Desc:
;USBdsc.c, 161 :: 		void USB_Init_Desc(){
;USBdsc.c, 162 :: 		USB_config_dsc_ptr[0] = &configDescriptor1;
0x630C	0x4906    LDR	R1, [PC, #24]
0x630E	0x4807    LDR	R0, [PC, #28]
0x6310	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 163 :: 		USB_string_dsc_ptr[0] = (const char*)&strd1;
0x6312	0x4907    LDR	R1, [PC, #28]
0x6314	0x4807    LDR	R0, [PC, #28]
0x6316	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 164 :: 		USB_string_dsc_ptr[1] = (const char*)&strd2;
0x6318	0x4907    LDR	R1, [PC, #28]
0x631A	0x4808    LDR	R0, [PC, #32]
0x631C	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 165 :: 		USB_string_dsc_ptr[2] = (const char*)&strd3;
0x631E	0x4908    LDR	R1, [PC, #32]
0x6320	0x4808    LDR	R0, [PC, #32]
0x6322	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 166 :: 		}
L_end_USB_Init_Desc:
0x6324	0x4770    BX	LR
0x6326	0xBF00    NOP
0x6328	0x749E0000  	_configDescriptor1+0
0x632C	0x021C2000  	_USB_config_dsc_ptr+0
0x6330	0x0C720000  	_strd1+0
0x6334	0x02202000  	_USB_string_dsc_ptr+0
0x6338	0x74C80000  	_strd2+0
0x633C	0x02242000  	_USB_string_dsc_ptr+4
0x6340	0x746E0000  	_strd3+0
0x6344	0x02282000  	_USB_string_dsc_ptr+8
; end of _USB_Init_Desc
__Lib_USB_32F10x_CL_usb_hw_config:
;__Lib_USB_32F10x_CL.c, 97 :: 		
0x60EC	0xB081    SUB	SP, SP, #4
0x60EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 105 :: 		
0x60F2	0x22A8    MOVS	R2, #168
0x60F4	0xF2404100  MOVW	R1, #1024
0x60F8	0x4804    LDR	R0, [PC, #16]
0x60FA	0xF7FDF8A7  BL	_GPIO_Config+0
;__Lib_USB_32F10x_CL.c, 111 :: 		
0x60FE	0x2101    MOVS	R1, #1
0x6100	0x4803    LDR	R0, [PC, #12]
0x6102	0x6001    STR	R1, [R0, #0]
;__Lib_USB_32F10x_CL.c, 112 :: 		
L_end_usb_hw_config:
0x6104	0xF8DDE000  LDR	LR, [SP, #0]
0x6108	0xB001    ADD	SP, SP, #4
0x610A	0x4770    BX	LR
0x610C	0x08004001  	GPIOA_CRL+0
0x6110	0x02B04242  	RCC_AHBENR+0
; end of __Lib_USB_32F10x_CL_usb_hw_config
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x324C	0xB081    SUB	SP, SP, #4
0x324E	0xF8CDE000  STR	LR, [SP, #0]
0x3252	0xB28C    UXTH	R4, R1
0x3254	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x3256	0x4B77    LDR	R3, [PC, #476]
0x3258	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x325C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x325E	0x4618    MOV	R0, R3
0x3260	0xF7FFFB7A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x3264	0xF1B40FFF  CMP	R4, #255
0x3268	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x326A	0x4B73    LDR	R3, [PC, #460]
0x326C	0x429D    CMP	R5, R3
0x326E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x3270	0xF04F3333  MOV	R3, #858993459
0x3274	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x3276	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x3278	0x2D42    CMP	R5, #66
0x327A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x327C	0xF04F3344  MOV	R3, #1145324612
0x3280	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x3282	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x3284	0xF64F73FF  MOVW	R3, #65535
0x3288	0x429C    CMP	R4, R3
0x328A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x328C	0x4B6A    LDR	R3, [PC, #424]
0x328E	0x429D    CMP	R5, R3
0x3290	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x3292	0xF04F3333  MOV	R3, #858993459
0x3296	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x3298	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x329A	0xF04F3333  MOV	R3, #858993459
0x329E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x32A0	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x32A2	0x2D42    CMP	R5, #66
0x32A4	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x32A6	0xF04F3344  MOV	R3, #1145324612
0x32AA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x32AC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x32AE	0xF04F3344  MOV	R3, #1145324612
0x32B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x32B4	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x32B6	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x32B8	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x32BA	0xF0050301  AND	R3, R5, #1
0x32BE	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x32C0	0x2100    MOVS	R1, #0
0x32C2	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x32C4	0xF0050302  AND	R3, R5, #2
0x32C8	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x32CA	0xF40573C0  AND	R3, R5, #384
0x32CE	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x32D0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x32D2	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x32D4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x32D6	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x32D8	0xF0050304  AND	R3, R5, #4
0x32DC	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x32DE	0xF0050320  AND	R3, R5, #32
0x32E2	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x32E4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x32E6	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x32E8	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x32EA	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x32EC	0xF0050308  AND	R3, R5, #8
0x32F0	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x32F2	0xF0050320  AND	R3, R5, #32
0x32F6	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x32F8	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x32FA	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x32FC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x32FE	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x3300	0x4B4E    LDR	R3, [PC, #312]
0x3302	0xEA050303  AND	R3, R5, R3, LSL #0
0x3306	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x3308	0x2003    MOVS	R0, #3
0x330A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x330C	0xF4057300  AND	R3, R5, #512
0x3310	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x3312	0x2002    MOVS	R0, #2
0x3314	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x3316	0xF4056380  AND	R3, R5, #1024
0x331A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x331C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x331E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x3320	0xF005030C  AND	R3, R5, #12
0x3324	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x3326	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x3328	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x332A	0xF00403FF  AND	R3, R4, #255
0x332E	0xB29B    UXTH	R3, R3
0x3330	0x2B00    CMP	R3, #0
0x3332	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x3334	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x3336	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x3338	0xFA1FF884  UXTH	R8, R4
0x333C	0x4632    MOV	R2, R6
0x333E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x3340	0x2808    CMP	R0, #8
0x3342	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x3344	0xF04F0301  MOV	R3, #1
0x3348	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x334C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x3350	0x42A3    CMP	R3, R4
0x3352	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x3354	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x3356	0xF04F030F  MOV	R3, #15
0x335A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x335C	0x43DB    MVN	R3, R3
0x335E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x3362	0xFA01F305  LSL	R3, R1, R5
0x3366	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x336A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x336C	0xF4067381  AND	R3, R6, #258
0x3370	0xF5B37F81  CMP	R3, #258
0x3374	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x3376	0xF2020414  ADDW	R4, R2, #20
0x337A	0xF04F0301  MOV	R3, #1
0x337E	0x4083    LSLS	R3, R0
0x3380	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x3382	0xF0060382  AND	R3, R6, #130
0x3386	0x2B82    CMP	R3, #130
0x3388	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x338A	0xF2020410  ADDW	R4, R2, #16
0x338E	0xF04F0301  MOV	R3, #1
0x3392	0x4083    LSLS	R3, R0
0x3394	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x3396	0x462F    MOV	R7, R5
0x3398	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x339A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x339C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x339E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x33A0	0xFA1FF088  UXTH	R0, R8
0x33A4	0x460F    MOV	R7, R1
0x33A6	0x4631    MOV	R1, R6
0x33A8	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x33AA	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x33AC	0x460F    MOV	R7, R1
0x33AE	0x4629    MOV	R1, R5
0x33B0	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x33B2	0xF1B00FFF  CMP	R0, #255
0x33B6	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x33B8	0x1D33    ADDS	R3, R6, #4
0x33BA	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x33BE	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x33C0	0x2A08    CMP	R2, #8
0x33C2	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x33C4	0xF2020408  ADDW	R4, R2, #8
0x33C8	0xF04F0301  MOV	R3, #1
0x33CC	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x33D0	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x33D4	0x42A3    CMP	R3, R4
0x33D6	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x33D8	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x33DA	0xF04F030F  MOV	R3, #15
0x33DE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x33E0	0x43DB    MVN	R3, R3
0x33E2	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x33E6	0xFA07F305  LSL	R3, R7, R5
0x33EA	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x33EE	0xF4017381  AND	R3, R1, #258
0x33F2	0xF5B37F81  CMP	R3, #258
0x33F6	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x33F8	0xF2060514  ADDW	R5, R6, #20
0x33FC	0xF2020408  ADDW	R4, R2, #8
0x3400	0xF04F0301  MOV	R3, #1
0x3404	0x40A3    LSLS	R3, R4
0x3406	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x3408	0xF0010382  AND	R3, R1, #130
0x340C	0x2B82    CMP	R3, #130
0x340E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x3410	0xF2060510  ADDW	R5, R6, #16
0x3414	0xF2020408  ADDW	R4, R2, #8
0x3418	0xF04F0301  MOV	R3, #1
0x341C	0x40A3    LSLS	R3, R4
0x341E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x3420	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x3422	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x3424	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x3426	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x3428	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x342C	0xF8DDE000  LDR	LR, [SP, #0]
0x3430	0xB001    ADD	SP, SP, #4
0x3432	0x4770    BX	LR
0x3434	0xFC00FFFF  	#-1024
0x3438	0x00140008  	#524308
0x343C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x2958	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x295A	0x4919    LDR	R1, [PC, #100]
0x295C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x2960	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x2962	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x2964	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x2966	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x2968	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x296A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x296C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x296E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x2970	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x2972	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x2974	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x2976	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x2978	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x297A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x297C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x297E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x2982	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x2984	0x490F    LDR	R1, [PC, #60]
0x2986	0x4288    CMP	R0, R1
0x2988	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x298A	0x490F    LDR	R1, [PC, #60]
0x298C	0x4288    CMP	R0, R1
0x298E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x2990	0x490E    LDR	R1, [PC, #56]
0x2992	0x4288    CMP	R0, R1
0x2994	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x2996	0x490E    LDR	R1, [PC, #56]
0x2998	0x4288    CMP	R0, R1
0x299A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x299C	0x490D    LDR	R1, [PC, #52]
0x299E	0x4288    CMP	R0, R1
0x29A0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x29A2	0x490D    LDR	R1, [PC, #52]
0x29A4	0x4288    CMP	R0, R1
0x29A6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x29A8	0x490C    LDR	R1, [PC, #48]
0x29AA	0x4288    CMP	R0, R1
0x29AC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x29AE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x29B0	0x490B    LDR	R1, [PC, #44]
0x29B2	0x6809    LDR	R1, [R1, #0]
0x29B4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x29B8	0x4909    LDR	R1, [PC, #36]
0x29BA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x29BC	0xB001    ADD	SP, SP, #4
0x29BE	0x4770    BX	LR
0x29C0	0xFC00FFFF  	#-1024
0x29C4	0x08004001  	#1073809408
0x29C8	0x0C004001  	#1073810432
0x29CC	0x10004001  	#1073811456
0x29D0	0x14004001  	#1073812480
0x29D4	0x18004001  	#1073813504
0x29D8	0x1C004001  	#1073814528
0x29DC	0x20004001  	#1073815552
0x29E0	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
__Lib_USB_32F10x_CL_USBD_Init:
;usbd_core.c, 138 :: 		
; class_cb start address is: 12 (R3)
; pDevice start address is: 8 (R2)
; coreID start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x5A50	0xB082    SUB	SP, SP, #8
0x5A52	0xF8CDE000  STR	LR, [SP, #0]
0x5A56	0x4605    MOV	R5, R0
; class_cb end address is: 12 (R3)
; pDevice end address is: 8 (R2)
; coreID end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; coreID start address is: 4 (R1)
; pDevice start address is: 8 (R2)
; class_cb start address is: 12 (R3)
; usr_cb start address is: 24 (R6)
0x5A58	0x9E02    LDR	R6, [SP, #8]
;usbd_core.c, 141 :: 		
0x5A5A	0x4628    MOV	R0, R5
0x5A5C	0xF7FFF8FE  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_Init+0
;usbd_core.c, 143 :: 		
0x5A60	0x4628    MOV	R0, R5
0x5A62	0xF7FFF8F7  BL	__Lib_USB_32F10x_CL_USBD_DeInit+0
;usbd_core.c, 146 :: 		
0x5A66	0xF5057488  ADD	R4, R5, #272
0x5A6A	0xF20444D4  ADDW	R4, R4, #1236
0x5A6E	0x6023    STR	R3, [R4, #0]
; class_cb end address is: 12 (R3)
;usbd_core.c, 147 :: 		
0x5A70	0xF5057488  ADD	R4, R5, #272
0x5A74	0xF504649B  ADD	R4, R4, #1240
0x5A78	0x6026    STR	R6, [R4, #0]
; usr_cb end address is: 24 (R6)
;usbd_core.c, 148 :: 		
0x5A7A	0xF5057488  ADD	R4, R5, #272
0x5A7E	0xF20444DC  ADDW	R4, R4, #1244
0x5A82	0x6022    STR	R2, [R4, #0]
; pDevice end address is: 8 (R2)
;usbd_core.c, 151 :: 		
0x5A84	0x9501    STR	R5, [SP, #4]
; coreID end address is: 4 (R1)
0x5A86	0x4628    MOV	R0, R5
0x5A88	0xF7FFFBAA  BL	__Lib_USB_32F10x_CL_DCD_Init+0
0x5A8C	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 154 :: 		
0x5A8E	0xF5057488  ADD	R4, R5, #272
0x5A92	0xF504649B  ADD	R4, R4, #1240
0x5A96	0x6824    LDR	R4, [R4, #0]
0x5A98	0x6824    LDR	R4, [R4, #0]
0x5A9A	0x9501    STR	R5, [SP, #4]
0x5A9C	0x47A0    BLX	R4
0x5A9E	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 156 :: 		
0x5AA0	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x5AA2	0xF7FFF953  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt+0
;usbd_core.c, 157 :: 		
L_end_USBD_Init:
0x5AA6	0xF8DDE000  LDR	LR, [SP, #0]
0x5AAA	0xB002    ADD	SP, SP, #8
0x5AAC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_Init
__Lib_USB_32F10x_CL_USBD_USR_Init:
;usbd_usr.c, 124 :: 		
0x34C0	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 168 :: 		
L_end_USBD_USR_Init:
0x34C2	0xB001    ADD	SP, SP, #4
0x34C4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_Init
__Lib_USB_32F10x_CL_USBD_USR_DeviceConfigured:
;usbd_usr.c, 200 :: 		
0x34B8	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 203 :: 		
L_end_USBD_USR_DeviceConfigured:
0x34BA	0xB001    ADD	SP, SP, #4
0x34BC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceConfigured
__Lib_USB_32F10x_CL_USBD_USR_DeviceSuspended:
;usbd_usr.c, 235 :: 		
0x490C	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 239 :: 		
L_end_USBD_USR_DeviceSuspended:
0x490E	0xB001    ADD	SP, SP, #4
0x4910	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceSuspended
__Lib_USB_32F10x_CL_USBD_USR_DeviceResumed:
;usbd_usr.c, 248 :: 		
0x558C	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 252 :: 		
L_end_USBD_USR_DeviceResumed:
0x558E	0xB001    ADD	SP, SP, #4
0x5590	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceResumed
__Lib_USB_32F10x_CL_USBD_USR_DeviceConnected:
;usbd_usr.c, 212 :: 		
0x5544	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 215 :: 		
L_end_USBD_USR_DeviceConnected:
0x5546	0xB001    ADD	SP, SP, #4
0x5548	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceConnected
__Lib_USB_32F10x_CL_USBD_USR_DeviceDisconnected:
;usbd_usr.c, 224 :: 		
0x4CE4	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 227 :: 		
L_end_USBD_USR_DeviceDisconnected:
0x4CE6	0xB001    ADD	SP, SP, #4
0x4CE8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceDisconnected
__Lib_USB_32F10x_CL_USB_OTG_BSP_Init:
;usb_bsp.c, 95 :: 		
0x4C5C	0xB081    SUB	SP, SP, #4
;usb_bsp.c, 98 :: 		
L_end_USB_OTG_BSP_Init:
0x4C5E	0xB001    ADD	SP, SP, #4
0x4C60	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_Init
__Lib_USB_32F10x_CL_USBD_DeInit:
;usbd_core.c, 165 :: 		
0x4C54	0xB081    SUB	SP, SP, #4
;usbd_core.c, 169 :: 		
0x4C56	0x2000    MOVS	R0, #0
;usbd_core.c, 170 :: 		
L_end_USBD_DeInit:
0x4C58	0xB001    ADD	SP, SP, #4
0x4C5A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DeInit
__Lib_USB_32F10x_CL_DCD_Init:
;usb_dcd.c, 92 :: 		
; coreID start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x51E0	0xB082    SUB	SP, SP, #8
0x51E2	0xF8CDE000  STR	LR, [SP, #0]
0x51E6	0x4607    MOV	R7, R0
; coreID end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
; coreID start address is: 4 (R1)
;usb_dcd.c, 97 :: 		
; coreID end address is: 4 (R1)
0x51E8	0x4638    MOV	R0, R7
0x51EA	0xF7FDFC31  BL	__Lib_USB_32F10x_CL_USB_OTG_SelectCore+0
;usb_dcd.c, 99 :: 		
0x51EE	0xF5077288  ADD	R2, R7, #272
0x51F2	0x1C93    ADDS	R3, R2, #2
0x51F4	0x2201    MOVS	R2, #1
0x51F6	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 100 :: 		
0x51F8	0xF5077288  ADD	R2, R7, #272
0x51FC	0x1D13    ADDS	R3, R2, #4
0x51FE	0x2200    MOVS	R2, #0
0x5200	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 103 :: 		
; i start address is: 4 (R1)
0x5202	0x2100    MOVS	R1, #0
; pdev end address is: 28 (R7)
; i end address is: 4 (R1)
0x5204	0x4638    MOV	R0, R7
L___Lib_USB_32F10x_CL_DCD_Init186:
; i start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x5206	0x1C42    ADDS	R2, R0, #1
0x5208	0x7812    LDRB	R2, [R2, #0]
0x520A	0x4291    CMP	R1, R2
0x520C	0xD226    BCS	L___Lib_USB_32F10x_CL_DCD_Init187
;usb_dcd.c, 105 :: 		
0x520E	0xF5007288  ADD	R2, R0, #272
0x5212	0xF202030C  ADDW	R3, R2, #12
0x5216	0x2228    MOVS	R2, #40
0x5218	0x434A    MULS	R2, R1, R2
0x521A	0x189A    ADDS	R2, R3, R2
0x521C	0x9201    STR	R2, [SP, #4]
;usb_dcd.c, 107 :: 		
0x521E	0x1C53    ADDS	R3, R2, #1
0x5220	0x2201    MOVS	R2, #1
0x5222	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 108 :: 		
0x5224	0x9A01    LDR	R2, [SP, #4]
0x5226	0x7011    STRB	R1, [R2, #0]
;usb_dcd.c, 109 :: 		
0x5228	0x9A01    LDR	R2, [SP, #4]
0x522A	0x1D92    ADDS	R2, R2, #6
0x522C	0x8011    STRH	R1, [R2, #0]
;usb_dcd.c, 111 :: 		
0x522E	0x9A01    LDR	R2, [SP, #4]
0x5230	0x1CD3    ADDS	R3, R2, #3
0x5232	0x2200    MOVS	R2, #0
0x5234	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 112 :: 		
0x5236	0x9A01    LDR	R2, [SP, #4]
0x5238	0xF2020308  ADDW	R3, R2, #8
0x523C	0x4A29    LDR	R2, [PC, #164]
0x523E	0xF9B22000  LDRSH	R2, [R2, #0]
0x5242	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 113 :: 		
0x5244	0x9A01    LDR	R2, [SP, #4]
0x5246	0xF202030C  ADDW	R3, R2, #12
0x524A	0x2200    MOVS	R2, #0
0x524C	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 114 :: 		
0x524E	0x9A01    LDR	R2, [SP, #4]
0x5250	0xF2020314  ADDW	R3, R2, #20
0x5254	0x2200    MOVS	R2, #0
0x5256	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 103 :: 		
0x5258	0x1C49    ADDS	R1, R1, #1
;usb_dcd.c, 115 :: 		
; i end address is: 4 (R1)
0x525A	0xE7D4    B	L___Lib_USB_32F10x_CL_DCD_Init186
L___Lib_USB_32F10x_CL_DCD_Init187:
;usb_dcd.c, 117 :: 		
; i start address is: 4 (R1)
0x525C	0x2100    MOVS	R1, #0
; pdev end address is: 0 (R0)
; i end address is: 4 (R1)
0x525E	0x4681    MOV	R9, R0
0x5260	0x4608    MOV	R0, R1
L___Lib_USB_32F10x_CL_DCD_Init189:
; i start address is: 0 (R0)
; pdev start address is: 36 (R9)
0x5262	0xF1090201  ADD	R2, R9, #1
0x5266	0x7812    LDRB	R2, [R2, #0]
0x5268	0x4290    CMP	R0, R2
0x526A	0xD226    BCS	L___Lib_USB_32F10x_CL_DCD_Init190
;usb_dcd.c, 119 :: 		
0x526C	0xF5097288  ADD	R2, R9, #272
0x5270	0xF5027319  ADD	R3, R2, #612
0x5274	0x2228    MOVS	R2, #40
0x5276	0x4342    MULS	R2, R0, R2
0x5278	0x189A    ADDS	R2, R3, R2
0x527A	0x9201    STR	R2, [SP, #4]
;usb_dcd.c, 121 :: 		
0x527C	0x1C53    ADDS	R3, R2, #1
0x527E	0x2200    MOVS	R2, #0
0x5280	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 122 :: 		
0x5282	0x9A01    LDR	R2, [SP, #4]
0x5284	0x7010    STRB	R0, [R2, #0]
;usb_dcd.c, 123 :: 		
0x5286	0x9A01    LDR	R2, [SP, #4]
0x5288	0x1D92    ADDS	R2, R2, #6
0x528A	0x8010    STRH	R0, [R2, #0]
;usb_dcd.c, 125 :: 		
0x528C	0x9A01    LDR	R2, [SP, #4]
0x528E	0x1CD3    ADDS	R3, R2, #3
0x5290	0x2200    MOVS	R2, #0
0x5292	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 126 :: 		
0x5294	0x9A01    LDR	R2, [SP, #4]
0x5296	0xF2020308  ADDW	R3, R2, #8
0x529A	0x4A12    LDR	R2, [PC, #72]
0x529C	0xF9B22000  LDRSH	R2, [R2, #0]
0x52A0	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 127 :: 		
0x52A2	0x9A01    LDR	R2, [SP, #4]
0x52A4	0xF202030C  ADDW	R3, R2, #12
0x52A8	0x2200    MOVS	R2, #0
0x52AA	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 128 :: 		
0x52AC	0x9A01    LDR	R2, [SP, #4]
0x52AE	0xF2020314  ADDW	R3, R2, #20
0x52B2	0x2200    MOVS	R2, #0
0x52B4	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 117 :: 		
0x52B6	0x1C40    ADDS	R0, R0, #1
;usb_dcd.c, 129 :: 		
; i end address is: 0 (R0)
0x52B8	0xE7D3    B	L___Lib_USB_32F10x_CL_DCD_Init189
L___Lib_USB_32F10x_CL_DCD_Init190:
;usb_dcd.c, 131 :: 		
0x52BA	0x4648    MOV	R0, R9
0x52BC	0xF7FDFC66  BL	__Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt+0
;usb_dcd.c, 134 :: 		
0x52C0	0x4648    MOV	R0, R9
0x52C2	0xF7FDFC7B  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreInit+0
;usb_dcd.c, 138 :: 		
0x52C6	0x2100    MOVS	R1, #0
0x52C8	0x4648    MOV	R0, R9
0x52CA	0xF7FDFB8B  BL	__Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode+0
;usb_dcd.c, 141 :: 		
0x52CE	0x4648    MOV	R0, R9
0x52D0	0xF7FDF986  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreInitDev+0
;usb_dcd.c, 145 :: 		
0x52D4	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x52D6	0xF7FDFB25  BL	__Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt+0
;usb_dcd.c, 146 :: 		
L_end_DCD_Init:
0x52DA	0xF8DDE000  LDR	LR, [SP, #0]
0x52DE	0xB002    ADD	SP, SP, #8
0x52E0	0x4770    BX	LR
0x52E2	0xBF00    NOP
0x52E4	0x00422000  	__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
; end of __Lib_USB_32F10x_CL_DCD_Init
__Lib_USB_32F10x_CL_USB_OTG_SelectCore:
;usb_core.c, 222 :: 		
; coreID start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2A50	0xB081    SUB	SP, SP, #4
0x2A52	0xB2CC    UXTB	R4, R1
; coreID end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; coreID start address is: 16 (R4)
;usb_core.c, 224 :: 		
; baseAddress start address is: 20 (R5)
0x2A54	0xF04F0500  MOV	R5, #0
;usb_core.c, 225 :: 		
; status start address is: 4 (R1)
0x2A58	0x2100    MOVS	R1, #0
;usb_core.c, 227 :: 		
0x2A5A	0x1CC3    ADDS	R3, R0, #3
0x2A5C	0x2200    MOVS	R2, #0
0x2A5E	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 230 :: 		
0x2A60	0x1C83    ADDS	R3, R0, #2
0x2A62	0x2201    MOVS	R2, #1
0x2A64	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 231 :: 		
0x2A66	0x1D03    ADDS	R3, R0, #4
0x2A68	0x2240    MOVS	R2, #64
0x2A6A	0x801A    STRH	R2, [R3, #0]
;usb_core.c, 234 :: 		
0x2A6C	0x2C01    CMP	R4, #1
0x2A6E	0xD113    BNE	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore51
; coreID end address is: 16 (R4)
; baseAddress end address is: 20 (R5)
;usb_core.c, 236 :: 		
; baseAddress start address is: 16 (R4)
0x2A70	0xF04F44A0  MOV	R4, #1342177280
;usb_core.c, 237 :: 		
0x2A74	0xF200030B  ADDW	R3, R0, #11
0x2A78	0x2201    MOVS	R2, #1
0x2A7A	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 238 :: 		
0x2A7C	0x2208    MOVS	R2, #8
0x2A7E	0x7002    STRB	R2, [R0, #0]
;usb_core.c, 239 :: 		
0x2A80	0x1C43    ADDS	R3, R0, #1
0x2A82	0x2204    MOVS	R2, #4
0x2A84	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 240 :: 		
0x2A86	0x1D83    ADDS	R3, R0, #6
0x2A88	0xF2401240  MOVW	R2, #320
0x2A8C	0x801A    STRH	R2, [R3, #0]
;usb_core.c, 241 :: 		
0x2A8E	0xF2000308  ADDW	R3, R0, #8
0x2A92	0x2202    MOVS	R2, #2
0x2A94	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 250 :: 		
; baseAddress end address is: 16 (R4)
0x2A96	0xE010    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore52
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore51:
;usb_core.c, 251 :: 		
; baseAddress start address is: 20 (R5)
; coreID start address is: 16 (R4)
0x2A98	0xB974    CBNZ	R4, L___Lib_USB_32F10x_CL_USB_OTG_SelectCore552
; coreID end address is: 16 (R4)
; baseAddress end address is: 20 (R5)
;usb_core.c, 253 :: 		
; baseAddress start address is: 16 (R4)
0x2A9A	0x4C3B    LDR	R4, [PC, #236]
;usb_core.c, 254 :: 		
0x2A9C	0xF200030B  ADDW	R3, R0, #11
0x2AA0	0x2200    MOVS	R2, #0
0x2AA2	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 255 :: 		
0x2AA4	0x220C    MOVS	R2, #12
0x2AA6	0x7002    STRB	R2, [R0, #0]
;usb_core.c, 256 :: 		
0x2AA8	0x1C43    ADDS	R3, R0, #1
0x2AAA	0x2206    MOVS	R2, #6
0x2AAC	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 257 :: 		
0x2AAE	0x1D83    ADDS	R3, R0, #6
0x2AB0	0xF2405200  MOVW	R2, #1280
0x2AB4	0x801A    STRH	R2, [R3, #0]
; baseAddress end address is: 16 (R4)
;usb_core.c, 279 :: 		
0x2AB6	0xE000    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore53
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore552:
;usb_core.c, 251 :: 		
0x2AB8	0x462C    MOV	R4, R5
;usb_core.c, 279 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore53:
; baseAddress start address is: 16 (R4)
; baseAddress end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore52:
;usb_core.c, 282 :: 		
; baseAddress start address is: 16 (R4)
0x2ABA	0xF200020C  ADDW	R2, R0, #12
0x2ABE	0x6014    STR	R4, [R2, #0]
;usb_core.c, 284 :: 		
0x2AC0	0xF200020C  ADDW	R2, R0, #12
0x2AC4	0x1D13    ADDS	R3, R2, #4
0x2AC6	0xF5046200  ADD	R2, R4, #2048
0x2ACA	0x601A    STR	R2, [R3, #0]
;usb_core.c, 286 :: 		
; i start address is: 24 (R6)
0x2ACC	0x2600    MOVS	R6, #0
; baseAddress end address is: 16 (R4)
; pdev end address is: 0 (R0)
; status end address is: 4 (R1)
; i end address is: 24 (R6)
0x2ACE	0xB2CD    UXTB	R5, R1
0x2AD0	0x4621    MOV	R1, R4
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore54:
; i start address is: 24 (R6)
; baseAddress start address is: 4 (R1)
; status start address is: 20 (R5)
; pdev start address is: 0 (R0)
0x2AD2	0x1C42    ADDS	R2, R0, #1
0x2AD4	0x7812    LDRB	R2, [R2, #0]
0x2AD6	0x4296    CMP	R6, R2
0x2AD8	0xD217    BCS	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore55
;usb_core.c, 290 :: 		
0x2ADA	0xF200020C  ADDW	R2, R0, #12
0x2ADE	0xF202030C  ADDW	R3, R2, #12
0x2AE2	0x00B2    LSLS	R2, R6, #2
0x2AE4	0x189C    ADDS	R4, R3, R2
0x2AE6	0xF5016310  ADD	R3, R1, #2304
0x2AEA	0x0172    LSLS	R2, R6, #5
0x2AEC	0x189A    ADDS	R2, R3, R2
0x2AEE	0x6022    STR	R2, [R4, #0]
;usb_core.c, 293 :: 		
0x2AF0	0xF200020C  ADDW	R2, R0, #12
0x2AF4	0xF2020348  ADDW	R3, R2, #72
0x2AF8	0x00B2    LSLS	R2, R6, #2
0x2AFA	0x189C    ADDS	R4, R3, R2
0x2AFC	0xF5016330  ADD	R3, R1, #2816
0x2B00	0x0172    LSLS	R2, R6, #5
0x2B02	0x189A    ADDS	R2, R3, R2
0x2B04	0x6022    STR	R2, [R4, #0]
;usb_core.c, 286 :: 		
0x2B06	0x1C76    ADDS	R6, R6, #1
;usb_core.c, 294 :: 		
; i end address is: 24 (R6)
0x2B08	0xE7E3    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore54
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore55:
;usb_core.c, 296 :: 		
0x2B0A	0xF200020C  ADDW	R2, R0, #12
0x2B0E	0xF2020308  ADDW	R3, R2, #8
0x2B12	0xF5016280  ADD	R2, R1, #1024
0x2B16	0x601A    STR	R2, [R3, #0]
;usb_core.c, 297 :: 		
0x2B18	0xF200020C  ADDW	R2, R0, #12
0x2B1C	0xF20203C0  ADDW	R3, R2, #192
0x2B20	0xF5016288  ADD	R2, R1, #1088
0x2B24	0x601A    STR	R2, [R3, #0]
;usb_core.c, 299 :: 		
; i start address is: 24 (R6)
0x2B26	0x2600    MOVS	R6, #0
; pdev end address is: 0 (R0)
; status end address is: 20 (R5)
; baseAddress end address is: 4 (R1)
; i end address is: 24 (R6)
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore57:
; i start address is: 24 (R6)
; pdev start address is: 0 (R0)
; status start address is: 20 (R5)
; baseAddress start address is: 4 (R1)
0x2B28	0x7802    LDRB	R2, [R0, #0]
0x2B2A	0x4296    CMP	R6, R2
0x2B2C	0xD20C    BCS	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore58
;usb_core.c, 303 :: 		
0x2B2E	0xF200020C  ADDW	R2, R0, #12
0x2B32	0xF2020384  ADDW	R3, R2, #132
0x2B36	0x00B2    LSLS	R2, R6, #2
0x2B38	0x189C    ADDS	R4, R3, R2
0x2B3A	0xF50163A0  ADD	R3, R1, #1280
0x2B3E	0x0172    LSLS	R2, R6, #5
0x2B40	0x189A    ADDS	R2, R3, R2
0x2B42	0x6022    STR	R2, [R4, #0]
;usb_core.c, 299 :: 		
0x2B44	0x1C76    ADDS	R6, R6, #1
;usb_core.c, 304 :: 		
; i end address is: 24 (R6)
0x2B46	0xE7EF    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore57
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore58:
;usb_core.c, 305 :: 		
; i start address is: 24 (R6)
0x2B48	0x2600    MOVS	R6, #0
; pdev end address is: 0 (R0)
; status end address is: 20 (R5)
; baseAddress end address is: 4 (R1)
; i end address is: 24 (R6)
0x2B4A	0x9100    STR	R1, [SP, #0]
0x2B4C	0xB2E9    UXTB	R1, R5
0x2B4E	0x4605    MOV	R5, R0
0x2B50	0x9800    LDR	R0, [SP, #0]
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore60:
; i start address is: 24 (R6)
; baseAddress start address is: 0 (R0)
; status start address is: 4 (R1)
; pdev start address is: 20 (R5)
0x2B52	0x782A    LDRB	R2, [R5, #0]
0x2B54	0x4296    CMP	R6, R2
0x2B56	0xD20C    BCS	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore61
;usb_core.c, 308 :: 		
0x2B58	0xF205020C  ADDW	R2, R5, #12
0x2B5C	0xF20203C4  ADDW	R3, R2, #196
0x2B60	0x00B2    LSLS	R2, R6, #2
0x2B62	0x189C    ADDS	R4, R3, R2
0x2B64	0xF5005380  ADD	R3, R0, #4096
0x2B68	0x0332    LSLS	R2, R6, #12
0x2B6A	0x189A    ADDS	R2, R3, R2
0x2B6C	0x6022    STR	R2, [R4, #0]
;usb_core.c, 305 :: 		
0x2B6E	0x1C76    ADDS	R6, R6, #1
;usb_core.c, 309 :: 		
; i end address is: 24 (R6)
0x2B70	0xE7EF    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore60
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore61:
;usb_core.c, 310 :: 		
0x2B72	0xF205020C  ADDW	R2, R5, #12
; pdev end address is: 20 (R5)
0x2B76	0xF5027380  ADD	R3, R2, #256
0x2B7A	0xF5006260  ADD	R2, R0, #3584
; baseAddress end address is: 0 (R0)
0x2B7E	0x601A    STR	R2, [R3, #0]
;usb_core.c, 312 :: 		
0x2B80	0xB2C8    UXTB	R0, R1
; status end address is: 4 (R1)
;usb_core.c, 313 :: 		
L_end_USB_OTG_SelectCore:
0x2B82	0xB001    ADD	SP, SP, #4
0x2B84	0x4770    BX	LR
0x2B86	0xBF00    NOP
0x2B88	0x00004004  	#1074003968
; end of __Lib_USB_32F10x_CL_USB_OTG_SelectCore
__Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt:
;usb_core.c, 447 :: 		
; pdev start address is: 0 (R0)
0x2B8C	0xB082    SUB	SP, SP, #8
0x2B8E	0x4602    MOV	R2, R0
; pdev end address is: 0 (R0)
; pdev start address is: 8 (R2)
;usb_core.c, 449 :: 		
; status start address is: 0 (R0)
0x2B90	0x2000    MOVS	R0, #0
;usb_core.c, 451 :: 		
0x2B92	0x2100    MOVS	R1, #0
0x2B94	0x9101    STR	R1, [SP, #4]
;usb_core.c, 452 :: 		
0x2B96	0xF89D1004  LDRB	R1, [SP, #4]
0x2B9A	0xF0410101  ORR	R1, R1, #1
0x2B9E	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 453 :: 		
0x2BA2	0xF202010C  ADDW	R1, R2, #12
; pdev end address is: 8 (R2)
0x2BA6	0x6809    LDR	R1, [R1, #0]
0x2BA8	0xF2010308  ADDW	R3, R1, #8
0x2BAC	0x681A    LDR	R2, [R3, #0]
0x2BAE	0x9901    LDR	R1, [SP, #4]
0x2BB0	0x43C9    MVN	R1, R1
0x2BB2	0xEA020101  AND	R1, R2, R1, LSL #0
0x2BB6	0x6019    STR	R1, [R3, #0]
;usb_core.c, 454 :: 		
; status end address is: 0 (R0)
;usb_core.c, 455 :: 		
L_end_USB_OTG_DisableGlobalInt:
0x2BB8	0xB002    ADD	SP, SP, #8
0x2BBA	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt
__Lib_USB_32F10x_CL_USB_OTG_CoreInit:
;usb_core.c, 323 :: 		
; pdev start address is: 0 (R0)
0x2BBC	0xB084    SUB	SP, SP, #16
0x2BBE	0xF8CDE000  STR	LR, [SP, #0]
0x2BC2	0x4607    MOV	R7, R0
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
;usb_core.c, 325 :: 		
; status start address is: 32 (R8)
0x2BC4	0xF2400800  MOVW	R8, #0
;usb_core.c, 330 :: 		
0x2BC8	0x2100    MOVS	R1, #0
0x2BCA	0x9101    STR	R1, [SP, #4]
;usb_core.c, 331 :: 		
0x2BCC	0x2100    MOVS	R1, #0
0x2BCE	0x9102    STR	R1, [SP, #8]
;usb_core.c, 332 :: 		
0x2BD0	0x2100    MOVS	R1, #0
0x2BD2	0x9103    STR	R1, [SP, #12]
;usb_core.c, 336 :: 		
0x2BD4	0xF2070108  ADDW	R1, R7, #8
0x2BD8	0x7809    LDRB	R1, [R1, #0]
0x2BDA	0x2901    CMP	R1, #1
0x2BDC	0xD15D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit63
;usb_core.c, 338 :: 		
0x2BDE	0xF207010C  ADDW	R1, R7, #12
0x2BE2	0x6809    LDR	R1, [R1, #0]
0x2BE4	0x3138    ADDS	R1, #56
0x2BE6	0x6809    LDR	R1, [R1, #0]
0x2BE8	0x9102    STR	R1, [SP, #8]
;usb_core.c, 339 :: 		
0x2BEA	0xF89D100A  LDRB	R1, [SP, #10]
0x2BEE	0xF36F0100  BFC	R1, #0, #1
0x2BF2	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 341 :: 		
0x2BF6	0xF2070109  ADDW	R1, R7, #9
0x2BFA	0x7809    LDRB	R1, [R1, #0]
0x2BFC	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInit64
;usb_core.c, 343 :: 		
0x2BFE	0xF89D100A  LDRB	R1, [SP, #10]
0x2C02	0xF0410110  ORR	R1, R1, #16
0x2C06	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 344 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit64:
;usb_core.c, 345 :: 		
0x2C0A	0xF207010C  ADDW	R1, R7, #12
0x2C0E	0x6809    LDR	R1, [R1, #0]
0x2C10	0xF2010238  ADDW	R2, R1, #56
0x2C14	0x9902    LDR	R1, [SP, #8]
0x2C16	0x6011    STR	R1, [R2, #0]
;usb_core.c, 348 :: 		
0x2C18	0x2100    MOVS	R1, #0
0x2C1A	0x9101    STR	R1, [SP, #4]
;usb_core.c, 349 :: 		
0x2C1C	0xF207020C  ADDW	R2, R7, #12
0x2C20	0x6811    LDR	R1, [R2, #0]
0x2C22	0x310C    ADDS	R1, #12
0x2C24	0x6809    LDR	R1, [R1, #0]
0x2C26	0x9101    STR	R1, [SP, #4]
;usb_core.c, 351 :: 		
0x2C28	0xF89D1004  LDRB	R1, [SP, #4]
0x2C2C	0xF36F1186  BFC	R1, #6, #1
0x2C30	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 359 :: 		
0x2C34	0xF89D1006  LDRB	R1, [SP, #6]
0x2C38	0xF36F1186  BFC	R1, #6, #1
0x2C3C	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 361 :: 		
0x2C40	0xF89D1006  LDRB	R1, [SP, #6]
0x2C44	0xF36F0141  BFC	R1, #1, #1
0x2C48	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 362 :: 		
0x2C4C	0xF89D1006  LDRB	R1, [SP, #6]
0x2C50	0xF36F01C3  BFC	R1, #3, #1
0x2C54	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 363 :: 		
0x2C58	0x6811    LDR	R1, [R2, #0]
0x2C5A	0xF201020C  ADDW	R2, R1, #12
0x2C5E	0x9901    LDR	R1, [SP, #4]
0x2C60	0x6011    STR	R1, [R2, #0]
;usb_core.c, 366 :: 		
0x2C62	0x4638    MOV	R0, R7
0x2C64	0xF7FEFF68  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreReset+0
;usb_core.c, 368 :: 		
0x2C68	0x1CF9    ADDS	R1, R7, #3
0x2C6A	0x7809    LDRB	R1, [R1, #0]
0x2C6C	0x2901    CMP	R1, #1
0x2C6E	0xD113    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit65
;usb_core.c, 371 :: 		
0x2C70	0x2205    MOVS	R2, #5
0x2C72	0xF89D100C  LDRB	R1, [SP, #12]
0x2C76	0xF3620144  BFI	R1, R2, #1, #4
0x2C7A	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 372 :: 		
0x2C7E	0xF89D100C  LDRB	R1, [SP, #12]
0x2C82	0xF0410120  ORR	R1, R1, #32
0x2C86	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 373 :: 		
0x2C8A	0xF207010C  ADDW	R1, R7, #12
0x2C8E	0x6809    LDR	R1, [R1, #0]
0x2C90	0xF2010208  ADDW	R2, R1, #8
0x2C94	0x9903    LDR	R1, [SP, #12]
0x2C96	0x6011    STR	R1, [R2, #0]
;usb_core.c, 375 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit65:
;usb_core.c, 376 :: 		
0x2C98	0xE03B    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit66
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit63:
;usb_core.c, 380 :: 		
0x2C9A	0xF207020C  ADDW	R2, R7, #12
0x2C9E	0x6811    LDR	R1, [R2, #0]
0x2CA0	0x310C    ADDS	R1, #12
0x2CA2	0x6809    LDR	R1, [R1, #0]
0x2CA4	0x9101    STR	R1, [SP, #4]
;usb_core.c, 381 :: 		
0x2CA6	0xF89D1004  LDRB	R1, [SP, #4]
0x2CAA	0xF0410140  ORR	R1, R1, #64
0x2CAE	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 382 :: 		
0x2CB2	0x6811    LDR	R1, [R2, #0]
0x2CB4	0xF201020C  ADDW	R2, R1, #12
0x2CB8	0x9901    LDR	R1, [SP, #4]
0x2CBA	0x6011    STR	R1, [R2, #0]
;usb_core.c, 384 :: 		
0x2CBC	0x4638    MOV	R0, R7
0x2CBE	0xF7FEFF3B  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreReset+0
;usb_core.c, 386 :: 		
0x2CC2	0x2100    MOVS	R1, #0
0x2CC4	0x9102    STR	R1, [SP, #8]
;usb_core.c, 387 :: 		
0x2CC6	0xF89D100A  LDRB	R1, [SP, #10]
0x2CCA	0xF0410101  ORR	R1, R1, #1
0x2CCE	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 389 :: 		
0x2CD2	0xF89D100A  LDRB	R1, [SP, #10]
0x2CD6	0xF0410104  ORR	R1, R1, #4
0x2CDA	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 390 :: 		
0x2CDE	0xF89D100A  LDRB	R1, [SP, #10]
0x2CE2	0xF0410108  ORR	R1, R1, #8
0x2CE6	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 395 :: 		
0x2CEA	0xF2070109  ADDW	R1, R7, #9
0x2CEE	0x7809    LDRB	R1, [R1, #0]
0x2CF0	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInit67
;usb_core.c, 397 :: 		
0x2CF2	0xF89D100A  LDRB	R1, [SP, #10]
0x2CF6	0xF0410110  ORR	R1, R1, #16
0x2CFA	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 398 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit67:
;usb_core.c, 400 :: 		
0x2CFE	0xF207010C  ADDW	R1, R7, #12
0x2D02	0x6809    LDR	R1, [R1, #0]
0x2D04	0xF2010238  ADDW	R2, R1, #56
0x2D08	0x9902    LDR	R1, [SP, #8]
0x2D0A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 401 :: 		
0x2D0C	0x2014    MOVS	R0, #20
0x2D0E	0xF7FEFF61  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay+0
;usb_core.c, 402 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit66:
;usb_core.c, 404 :: 		
0x2D12	0x1CF9    ADDS	R1, R7, #3
0x2D14	0x7809    LDRB	R1, [R1, #0]
0x2D16	0x2901    CMP	R1, #1
0x2D18	0xD117    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit68
;usb_core.c, 407 :: 		
0x2D1A	0xF207030C  ADDW	R3, R7, #12
; pdev end address is: 28 (R7)
0x2D1E	0x6819    LDR	R1, [R3, #0]
0x2D20	0x3108    ADDS	R1, #8
0x2D22	0x6809    LDR	R1, [R1, #0]
0x2D24	0x9103    STR	R1, [SP, #12]
;usb_core.c, 408 :: 		
0x2D26	0x2205    MOVS	R2, #5
0x2D28	0xF89D100C  LDRB	R1, [SP, #12]
0x2D2C	0xF3620144  BFI	R1, R2, #1, #4
0x2D30	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 409 :: 		
0x2D34	0xF89D100C  LDRB	R1, [SP, #12]
0x2D38	0xF0410120  ORR	R1, R1, #32
0x2D3C	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 410 :: 		
0x2D40	0x6819    LDR	R1, [R3, #0]
0x2D42	0xF2010208  ADDW	R2, R1, #8
0x2D46	0x9903    LDR	R1, [SP, #12]
0x2D48	0x6011    STR	R1, [R2, #0]
;usb_core.c, 412 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit68:
;usb_core.c, 421 :: 		
0x2D4A	0xFA5FF088  UXTB	R0, R8
; status end address is: 32 (R8)
;usb_core.c, 422 :: 		
L_end_USB_OTG_CoreInit:
0x2D4E	0xF8DDE000  LDR	LR, [SP, #0]
0x2D52	0xB004    ADD	SP, SP, #16
0x2D54	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_CoreInit
__Lib_USB_32F10x_CL_USB_OTG_CoreReset:
;usb_core.c, 123 :: 		
; pdev start address is: 0 (R0)
0x1B38	0xB082    SUB	SP, SP, #8
0x1B3A	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 125 :: 		
; status start address is: 20 (R5)
0x1B3E	0x2500    MOVS	R5, #0
;usb_core.c, 127 :: 		
; count start address is: 24 (R6)
0x1B40	0xF04F0600  MOV	R6, #0
;usb_core.c, 129 :: 		
0x1B44	0x2100    MOVS	R1, #0
0x1B46	0x9101    STR	R1, [SP, #4]
; pdev end address is: 0 (R0)
0x1B48	0x4604    MOV	R4, R0
;usb_core.c, 131 :: 		
0x1B4A	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset36
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset549:
;usb_core.c, 140 :: 		
;usb_core.c, 131 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset36:
;usb_core.c, 133 :: 		
; count start address is: 24 (R6)
; status start address is: 20 (R5)
; status end address is: 20 (R5)
; pdev start address is: 16 (R4)
0x1B4C	0x2003    MOVS	R0, #3
0x1B4E	0xF7FFFA2F  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 134 :: 		
0x1B52	0xF204010C  ADDW	R1, R4, #12
0x1B56	0x6809    LDR	R1, [R1, #0]
0x1B58	0x3110    ADDS	R1, #16
0x1B5A	0x6809    LDR	R1, [R1, #0]
0x1B5C	0x9101    STR	R1, [SP, #4]
;usb_core.c, 135 :: 		
0x1B5E	0x1C72    ADDS	R2, R6, #1
0x1B60	0x4616    MOV	R6, R2
; count end address is: 24 (R6)
0x1B62	0x491B    LDR	R1, [PC, #108]
0x1B64	0x428A    CMP	R2, R1
0x1B66	0xD901    BLS	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset39
; status end address is: 20 (R5)
; pdev end address is: 16 (R4)
; count end address is: 24 (R6)
;usb_core.c, 137 :: 		
0x1B68	0x2000    MOVS	R0, #0
0x1B6A	0xE02C    B	L_end_USB_OTG_CoreReset
;usb_core.c, 138 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset39:
;usb_core.c, 140 :: 		
; count start address is: 24 (R6)
; pdev start address is: 16 (R4)
; status start address is: 20 (R5)
0x1B6C	0xF89D2007  LDRB	R2, [SP, #7]
0x1B70	0xF3C211C0  UBFX	R1, R2, #7, #1
0x1B74	0x2900    CMP	R1, #0
0x1B76	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset549
; count end address is: 24 (R6)
;usb_core.c, 142 :: 		
; count start address is: 0 (R0)
0x1B78	0x2000    MOVS	R0, #0
;usb_core.c, 143 :: 		
0x1B7A	0xF89D1004  LDRB	R1, [SP, #4]
0x1B7E	0xF0410101  ORR	R1, R1, #1
0x1B82	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 144 :: 		
0x1B86	0xF204010C  ADDW	R1, R4, #12
0x1B8A	0x6809    LDR	R1, [R1, #0]
0x1B8C	0xF2010210  ADDW	R2, R1, #16
0x1B90	0x9901    LDR	R1, [SP, #4]
0x1B92	0x6011    STR	R1, [R2, #0]
; status end address is: 20 (R5)
; pdev end address is: 16 (R4)
0x1B94	0x4623    MOV	R3, R4
0x1B96	0xB2EC    UXTB	R4, R5
;usb_core.c, 145 :: 		
0x1B98	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset40
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset550:
;usb_core.c, 153 :: 		
;usb_core.c, 145 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset40:
;usb_core.c, 147 :: 		
; count start address is: 0 (R0)
; status start address is: 16 (R4)
; pdev start address is: 12 (R3)
; status start address is: 16 (R4)
; status end address is: 16 (R4)
0x1B9A	0xF203010C  ADDW	R1, R3, #12
0x1B9E	0x6809    LDR	R1, [R1, #0]
0x1BA0	0x3110    ADDS	R1, #16
0x1BA2	0x6809    LDR	R1, [R1, #0]
0x1BA4	0x9101    STR	R1, [SP, #4]
;usb_core.c, 148 :: 		
0x1BA6	0x1C42    ADDS	R2, R0, #1
0x1BA8	0x4610    MOV	R0, R2
; count end address is: 0 (R0)
0x1BAA	0x4909    LDR	R1, [PC, #36]
0x1BAC	0x428A    CMP	R2, R1
0x1BAE	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset43
; pdev end address is: 12 (R3)
; status end address is: 16 (R4)
; count end address is: 0 (R0)
;usb_core.c, 150 :: 		
; status start address is: 16 (R4)
0x1BB0	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset41
;usb_core.c, 151 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset43:
;usb_core.c, 153 :: 		
; count start address is: 0 (R0)
; pdev start address is: 12 (R3)
0x1BB2	0xF89D2004  LDRB	R2, [SP, #4]
0x1BB6	0xF3C20100  UBFX	R1, R2, #0, #1
0x1BBA	0x2900    CMP	R1, #0
0x1BBC	0xD1ED    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset550
; pdev end address is: 12 (R3)
; count end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset41:
;usb_core.c, 155 :: 		
0x1BBE	0x2003    MOVS	R0, #3
0x1BC0	0xF7FFF9F6  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 156 :: 		
0x1BC4	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 157 :: 		
L_end_USB_OTG_CoreReset:
0x1BC6	0xF8DDE000  LDR	LR, [SP, #0]
0x1BCA	0xB002    ADD	SP, SP, #8
0x1BCC	0x4770    BX	LR
0x1BCE	0xBF00    NOP
0x1BD0	0x0D400003  	#200000
; end of __Lib_USB_32F10x_CL_USB_OTG_CoreReset
__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay:
;usb_bsp.c, 114 :: 		
; usec start address is: 0 (R0)
0x0FB0	0xB081    SUB	SP, SP, #4
0x0FB2	0x4603    MOV	R3, R0
; usec end address is: 0 (R0)
; usec start address is: 12 (R3)
;usb_bsp.c, 116 :: 		
; count start address is: 0 (R0)
0x0FB4	0xF04F0000  MOV	R0, #0
;usb_bsp.c, 117 :: 		
0x0FB8	0x2178    MOVS	R1, #120
0x0FBA	0xFB01F203  MUL	R2, R1, R3
; usec end address is: 12 (R3)
0x0FBE	0x2107    MOVS	R1, #7
0x0FC0	0xFBB2F1F1  UDIV	R1, R2, R1
; utime start address is: 8 (R2)
0x0FC4	0x460A    MOV	R2, R1
; count end address is: 0 (R0)
; utime end address is: 8 (R2)
0x0FC6	0x9200    STR	R2, [SP, #0]
0x0FC8	0x4602    MOV	R2, R0
0x0FCA	0x9800    LDR	R0, [SP, #0]
;usb_bsp.c, 118 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay27:
;usb_bsp.c, 120 :: 		
; count start address is: 8 (R2)
; utime start address is: 0 (R0)
; count start address is: 8 (R2)
0x0FCC	0x1C51    ADDS	R1, R2, #1
0x0FCE	0x460A    MOV	R2, R1
; count end address is: 8 (R2)
0x0FD0	0x4281    CMP	R1, R0
0x0FD2	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay30
; utime end address is: 0 (R0)
; count end address is: 8 (R2)
;usb_bsp.c, 122 :: 		
0x0FD4	0xE000    B	L_end_USB_OTG_BSP_uDelay
;usb_bsp.c, 123 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay30:
;usb_bsp.c, 125 :: 		
; count start address is: 8 (R2)
; utime start address is: 0 (R0)
; utime end address is: 0 (R0)
; count end address is: 8 (R2)
0x0FD6	0xE7F9    B	L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay27
;usb_bsp.c, 126 :: 		
L_end_USB_OTG_BSP_uDelay:
0x0FD8	0xB001    ADD	SP, SP, #4
0x0FDA	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay
__Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay:
;usb_bsp.c, 135 :: 		
; msec start address is: 0 (R0)
0x1BD4	0xB081    SUB	SP, SP, #4
0x1BD6	0xF8CDE000  STR	LR, [SP, #0]
; msec end address is: 0 (R0)
; msec start address is: 0 (R0)
;usb_bsp.c, 137 :: 		
0x1BDA	0xF24031E8  MOVW	R1, #1000
0x1BDE	0x4341    MULS	R1, R0, R1
; msec end address is: 0 (R0)
0x1BE0	0x4608    MOV	R0, R1
0x1BE2	0xF7FFF9E5  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_bsp.c, 138 :: 		
L_end_USB_OTG_BSP_mDelay:
0x1BE6	0xF8DDE000  LDR	LR, [SP, #0]
0x1BEA	0xB001    ADD	SP, SP, #4
0x1BEC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay
__Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode:
;usb_core.c, 524 :: 		
; mode start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x29E4	0xB082    SUB	SP, SP, #8
0x29E6	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; mode start address is: 4 (R1)
;usb_core.c, 526 :: 		
; status start address is: 16 (R4)
0x29EA	0x2400    MOVS	R4, #0
;usb_core.c, 529 :: 		
0x29EC	0xF200020C  ADDW	R2, R0, #12
0x29F0	0x6812    LDR	R2, [R2, #0]
0x29F2	0x320C    ADDS	R2, #12
0x29F4	0x6812    LDR	R2, [R2, #0]
0x29F6	0x9201    STR	R2, [SP, #4]
;usb_core.c, 531 :: 		
0x29F8	0xF89D2007  LDRB	R2, [SP, #7]
0x29FC	0xF36F1245  BFC	R2, #5, #1
0x2A00	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 532 :: 		
0x2A04	0xF89D2007  LDRB	R2, [SP, #7]
0x2A08	0xF36F1286  BFC	R2, #6, #1
0x2A0C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 534 :: 		
0x2A10	0x2901    CMP	R1, #1
0x2A12	0xD106    BNE	L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode77
; mode end address is: 4 (R1)
;usb_core.c, 536 :: 		
0x2A14	0xF89D2007  LDRB	R2, [SP, #7]
0x2A18	0xF0420220  ORR	R2, R2, #32
0x2A1C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 537 :: 		
0x2A20	0xE006    B	L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode78
L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode77:
;usb_core.c, 538 :: 		
; mode start address is: 4 (R1)
0x2A22	0xB929    CBNZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode79
; mode end address is: 4 (R1)
;usb_core.c, 540 :: 		
0x2A24	0xF89D2007  LDRB	R2, [SP, #7]
0x2A28	0xF0420240  ORR	R2, R2, #64
0x2A2C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 541 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode79:
L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode78:
;usb_core.c, 543 :: 		
0x2A30	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x2A34	0x6812    LDR	R2, [R2, #0]
0x2A36	0xF202030C  ADDW	R3, R2, #12
0x2A3A	0x9A01    LDR	R2, [SP, #4]
0x2A3C	0x601A    STR	R2, [R3, #0]
;usb_core.c, 544 :: 		
0x2A3E	0x2032    MOVS	R0, #50
0x2A40	0xF7FFF8C8  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay+0
;usb_core.c, 545 :: 		
0x2A44	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 546 :: 		
L_end_USB_OTG_SetCurrentMode:
0x2A46	0xF8DDE000  LDR	LR, [SP, #0]
0x2A4A	0xB002    ADD	SP, SP, #8
0x2A4C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode
__Lib_USB_32F10x_CL_USB_OTG_CoreInitDev:
;usb_core.c, 1194 :: 		
; pdev start address is: 0 (R0)
0x25E0	0xB088    SUB	SP, SP, #32
0x25E2	0xF8CDE000  STR	LR, [SP, #0]
0x25E6	0x4606    MOV	R6, R0
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
;usb_core.c, 1196 :: 		
; status start address is: 28 (R7)
0x25E8	0x2700    MOVS	R7, #0
;usb_core.c, 1205 :: 		
0x25EA	0x2100    MOVS	R1, #0
0x25EC	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1206 :: 		
0x25EE	0x2100    MOVS	R1, #0
0x25F0	0x9103    STR	R1, [SP, #12]
;usb_core.c, 1207 :: 		
0x25F2	0x2100    MOVS	R1, #0
0x25F4	0x9104    STR	R1, [SP, #16]
;usb_core.c, 1208 :: 		
0x25F6	0x2100    MOVS	R1, #0
0x25F8	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1209 :: 		
0x25FA	0x2100    MOVS	R1, #0
0x25FC	0x9106    STR	R1, [SP, #24]
;usb_core.c, 1212 :: 		
0x25FE	0xF206010C  ADDW	R1, R6, #12
0x2602	0xF5017180  ADD	R1, R1, #256
0x2606	0x680A    LDR	R2, [R1, #0]
0x2608	0x2100    MOVS	R1, #0
0x260A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1214 :: 		
0x260C	0xF206010C  ADDW	R1, R6, #12
0x2610	0x1D0B    ADDS	R3, R1, #4
0x2612	0x6819    LDR	R1, [R3, #0]
0x2614	0x6809    LDR	R1, [R1, #0]
0x2616	0x9103    STR	R1, [SP, #12]
;usb_core.c, 1215 :: 		
0x2618	0x2200    MOVS	R2, #0
0x261A	0xF8BD100C  LDRH	R1, [SP, #12]
0x261E	0xF36221CC  BFI	R1, R2, #11, #2
0x2622	0xF8AD100C  STRH	R1, [SP, #12]
;usb_core.c, 1216 :: 		
0x2626	0x681A    LDR	R2, [R3, #0]
0x2628	0x9903    LDR	R1, [SP, #12]
0x262A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1219 :: 		
0x262C	0xF206010B  ADDW	R1, R6, #11
0x2630	0x7809    LDRB	R1, [R1, #0]
0x2632	0x2901    CMP	R1, #1
0x2634	0xD174    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev80
;usb_core.c, 1223 :: 		
0x2636	0x2103    MOVS	R1, #3
0x2638	0x4630    MOV	R0, R6
0x263A	0xF7FFFAD9  BL	__Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed+0
;usb_core.c, 1226 :: 		
0x263E	0xF206010C  ADDW	R1, R6, #12
0x2642	0x6809    LDR	R1, [R1, #0]
0x2644	0xF2010224  ADDW	R2, R1, #36
0x2648	0x2180    MOVS	R1, #128
0x264A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1229 :: 		
0x264C	0x2240    MOVS	R2, #64
0x264E	0x9904    LDR	R1, [SP, #16]
0x2650	0xF362411F  BFI	R1, R2, #16, #16
0x2654	0x9104    STR	R1, [SP, #16]
;usb_core.c, 1230 :: 		
0x2656	0x2280    MOVS	R2, #128
0x2658	0xF8BD1010  LDRH	R1, [SP, #16]
0x265C	0xF362010F  BFI	R1, R2, #0, #16
0x2660	0xF8AD1010  STRH	R1, [SP, #16]
;usb_core.c, 1231 :: 		
0x2664	0xF206010C  ADDW	R1, R6, #12
0x2668	0x6809    LDR	R1, [R1, #0]
0x266A	0xF2010228  ADDW	R2, R1, #40
0x266E	0x9904    LDR	R1, [SP, #16]
0x2670	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1235 :: 		
0x2672	0xF8BD1010  LDRH	R1, [SP, #16]
0x2676	0xF3C1010F  UBFX	R1, R1, #0, #16
0x267A	0xB28A    UXTH	R2, R1
0x267C	0x9904    LDR	R1, [SP, #16]
0x267E	0xF3C1410F  UBFX	R1, R1, #16, #16
0x2682	0x1851    ADDS	R1, R2, R1
0x2684	0xB28A    UXTH	R2, R1
0x2686	0xF8BD1014  LDRH	R1, [SP, #20]
0x268A	0xF362010F  BFI	R1, R2, #0, #16
0x268E	0xF8AD1014  STRH	R1, [SP, #20]
;usb_core.c, 1236 :: 		
0x2692	0x2280    MOVS	R2, #128
0x2694	0x9905    LDR	R1, [SP, #20]
0x2696	0xF362411F  BFI	R1, R2, #16, #16
0x269A	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1237 :: 		
0x269C	0xF206010C  ADDW	R1, R6, #12
0x26A0	0x6809    LDR	R1, [R1, #0]
0x26A2	0xF5017282  ADD	R2, R1, #260
0x26A6	0x9905    LDR	R1, [SP, #20]
0x26A8	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1241 :: 		
0x26AA	0x9905    LDR	R1, [SP, #20]
0x26AC	0xF3C1410F  UBFX	R1, R1, #16, #16
0x26B0	0x460A    MOV	R2, R1
0x26B2	0xF8BD1014  LDRH	R1, [SP, #20]
0x26B6	0xF3C1010F  UBFX	R1, R1, #0, #16
0x26BA	0x1889    ADDS	R1, R1, R2
0x26BC	0xB28A    UXTH	R2, R1
0x26BE	0xF8BD1014  LDRH	R1, [SP, #20]
0x26C2	0xF362010F  BFI	R1, R2, #0, #16
0x26C6	0xF8AD1014  STRH	R1, [SP, #20]
;usb_core.c, 1242 :: 		
0x26CA	0x2200    MOVS	R2, #0
0x26CC	0x9905    LDR	R1, [SP, #20]
0x26CE	0xF362411F  BFI	R1, R2, #16, #16
0x26D2	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1243 :: 		
0x26D4	0xF206010C  ADDW	R1, R6, #12
0x26D8	0x6809    LDR	R1, [R1, #0]
0x26DA	0xF5017182  ADD	R1, R1, #260
0x26DE	0x1D0A    ADDS	R2, R1, #4
0x26E0	0x9905    LDR	R1, [SP, #20]
0x26E2	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1247 :: 		
0x26E4	0x9905    LDR	R1, [SP, #20]
0x26E6	0xF3C1410F  UBFX	R1, R1, #16, #16
0x26EA	0x460A    MOV	R2, R1
0x26EC	0xF8BD1014  LDRH	R1, [SP, #20]
0x26F0	0xF3C1010F  UBFX	R1, R1, #0, #16
0x26F4	0x1889    ADDS	R1, R1, R2
0x26F6	0xB28A    UXTH	R2, R1
0x26F8	0xF8BD1014  LDRH	R1, [SP, #20]
0x26FC	0xF362010F  BFI	R1, R2, #0, #16
0x2700	0xF8AD1014  STRH	R1, [SP, #20]
;usb_core.c, 1248 :: 		
0x2704	0x2200    MOVS	R2, #0
0x2706	0x9905    LDR	R1, [SP, #20]
0x2708	0xF362411F  BFI	R1, R2, #16, #16
0x270C	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1249 :: 		
0x270E	0xF206010C  ADDW	R1, R6, #12
0x2712	0x6809    LDR	R1, [R1, #0]
0x2714	0xF5017182  ADD	R1, R1, #260
0x2718	0xF2010208  ADDW	R2, R1, #8
0x271C	0x9905    LDR	R1, [SP, #20]
0x271E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1250 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev80:
;usb_core.c, 1306 :: 		
0x2720	0x2110    MOVS	R1, #16
0x2722	0x4630    MOV	R0, R6
0x2724	0xF7FFF92C  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo+0
;usb_core.c, 1307 :: 		
0x2728	0x4630    MOV	R0, R6
0x272A	0xF7FFF963  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo+0
;usb_core.c, 1309 :: 		
0x272E	0xF206010C  ADDW	R1, R6, #12
0x2732	0x1D09    ADDS	R1, R1, #4
0x2734	0x6809    LDR	R1, [R1, #0]
0x2736	0xF2010210  ADDW	R2, R1, #16
0x273A	0x2100    MOVS	R1, #0
0x273C	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1310 :: 		
0x273E	0xF206010C  ADDW	R1, R6, #12
0x2742	0x1D09    ADDS	R1, R1, #4
0x2744	0x6809    LDR	R1, [R1, #0]
0x2746	0xF2010214  ADDW	R2, R1, #20
0x274A	0x2100    MOVS	R1, #0
0x274C	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1311 :: 		
0x274E	0xF206010C  ADDW	R1, R6, #12
0x2752	0x1D09    ADDS	R1, R1, #4
0x2754	0x6809    LDR	R1, [R1, #0]
0x2756	0xF2010218  ADDW	R2, R1, #24
0x275A	0xF04F31FF  MOV	R1, #-1
0x275E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1312 :: 		
0x2760	0xF206010C  ADDW	R1, R6, #12
0x2764	0x1D09    ADDS	R1, R1, #4
0x2766	0x6809    LDR	R1, [R1, #0]
0x2768	0xF201021C  ADDW	R2, R1, #28
0x276C	0x2100    MOVS	R1, #0
0x276E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1314 :: 		
; i start address is: 16 (R4)
0x2770	0x2400    MOVS	R4, #0
; pdev end address is: 24 (R6)
; status end address is: 28 (R7)
; i end address is: 16 (R4)
0x2772	0x4633    MOV	R3, R6
0x2774	0xB2F8    UXTB	R0, R7
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev81:
; i start address is: 16 (R4)
; status start address is: 0 (R0)
; pdev start address is: 12 (R3)
0x2776	0x1C59    ADDS	R1, R3, #1
0x2778	0x7809    LDRB	R1, [R1, #0]
0x277A	0x428C    CMP	R4, R1
0x277C	0xD23F    BCS	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev82
;usb_core.c, 1316 :: 		
0x277E	0xF203010C  ADDW	R1, R3, #12
0x2782	0xF201020C  ADDW	R2, R1, #12
0x2786	0x00A1    LSLS	R1, R4, #2
0x2788	0x1851    ADDS	R1, R2, R1
0x278A	0x6809    LDR	R1, [R1, #0]
0x278C	0x6809    LDR	R1, [R1, #0]
0x278E	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1317 :: 		
0x2790	0xF89D200B  LDRB	R2, [SP, #11]
0x2794	0xF3C211C0  UBFX	R1, R2, #7, #1
0x2798	0xB171    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev84
;usb_core.c, 1319 :: 		
0x279A	0x2100    MOVS	R1, #0
0x279C	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1320 :: 		
0x279E	0xF89D100B  LDRB	R1, [SP, #11]
0x27A2	0xF0410140  ORR	R1, R1, #64
0x27A6	0xF88D100B  STRB	R1, [SP, #11]
;usb_core.c, 1321 :: 		
0x27AA	0xF89D100B  LDRB	R1, [SP, #11]
0x27AE	0xF0410108  ORR	R1, R1, #8
0x27B2	0xF88D100B  STRB	R1, [SP, #11]
;usb_core.c, 1322 :: 		
0x27B6	0xE001    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev85
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev84:
;usb_core.c, 1325 :: 		
0x27B8	0x2100    MOVS	R1, #0
0x27BA	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1326 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev85:
;usb_core.c, 1327 :: 		
0x27BC	0xF203010C  ADDW	R1, R3, #12
0x27C0	0xF201020C  ADDW	R2, R1, #12
0x27C4	0x00A1    LSLS	R1, R4, #2
0x27C6	0x1851    ADDS	R1, R2, R1
0x27C8	0x680A    LDR	R2, [R1, #0]
0x27CA	0x9902    LDR	R1, [SP, #8]
0x27CC	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1328 :: 		
0x27CE	0xF203010C  ADDW	R1, R3, #12
0x27D2	0xF201020C  ADDW	R2, R1, #12
0x27D6	0x00A1    LSLS	R1, R4, #2
0x27D8	0x1851    ADDS	R1, R2, R1
0x27DA	0x6809    LDR	R1, [R1, #0]
0x27DC	0xF2010210  ADDW	R2, R1, #16
0x27E0	0x2100    MOVS	R1, #0
0x27E2	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1329 :: 		
0x27E4	0xF203010C  ADDW	R1, R3, #12
0x27E8	0xF201020C  ADDW	R2, R1, #12
0x27EC	0x00A1    LSLS	R1, R4, #2
0x27EE	0x1851    ADDS	R1, R2, R1
0x27F0	0x6809    LDR	R1, [R1, #0]
0x27F2	0xF2010208  ADDW	R2, R1, #8
0x27F6	0x21FF    MOVS	R1, #255
0x27F8	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1314 :: 		
0x27FA	0x1C64    ADDS	R4, R4, #1
;usb_core.c, 1330 :: 		
; i end address is: 16 (R4)
0x27FC	0xE7BB    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev81
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev82:
;usb_core.c, 1331 :: 		
; i start address is: 4 (R1)
0x27FE	0x2100    MOVS	R1, #0
; status end address is: 0 (R0)
; pdev end address is: 12 (R3)
; i end address is: 4 (R1)
0x2800	0xB2C6    UXTB	R6, R0
0x2802	0x4608    MOV	R0, R1
0x2804	0x461D    MOV	R5, R3
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev86:
; i start address is: 0 (R0)
; pdev start address is: 20 (R5)
; status start address is: 24 (R6)
0x2806	0x1C69    ADDS	R1, R5, #1
0x2808	0x7809    LDRB	R1, [R1, #0]
0x280A	0x4288    CMP	R0, R1
0x280C	0xD23F    BCS	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev87
;usb_core.c, 1334 :: 		
0x280E	0xF205010C  ADDW	R1, R5, #12
0x2812	0xF2010248  ADDW	R2, R1, #72
0x2816	0x0081    LSLS	R1, R0, #2
0x2818	0x1851    ADDS	R1, R2, R1
0x281A	0x6809    LDR	R1, [R1, #0]
0x281C	0x6809    LDR	R1, [R1, #0]
0x281E	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1335 :: 		
0x2820	0xF89D2007  LDRB	R2, [SP, #7]
0x2824	0xF3C211C0  UBFX	R1, R2, #7, #1
0x2828	0xB171    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev89
;usb_core.c, 1337 :: 		
0x282A	0x2100    MOVS	R1, #0
0x282C	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1338 :: 		
0x282E	0xF89D1007  LDRB	R1, [SP, #7]
0x2832	0xF0410140  ORR	R1, R1, #64
0x2836	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1339 :: 		
0x283A	0xF89D1007  LDRB	R1, [SP, #7]
0x283E	0xF0410108  ORR	R1, R1, #8
0x2842	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1340 :: 		
0x2846	0xE001    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev90
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev89:
;usb_core.c, 1343 :: 		
0x2848	0x2100    MOVS	R1, #0
0x284A	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1344 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev90:
;usb_core.c, 1345 :: 		
0x284C	0xF205010C  ADDW	R1, R5, #12
0x2850	0xF2010248  ADDW	R2, R1, #72
0x2854	0x0081    LSLS	R1, R0, #2
0x2856	0x1851    ADDS	R1, R2, R1
0x2858	0x680A    LDR	R2, [R1, #0]
0x285A	0x9901    LDR	R1, [SP, #4]
0x285C	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1346 :: 		
0x285E	0xF205010C  ADDW	R1, R5, #12
0x2862	0xF2010248  ADDW	R2, R1, #72
0x2866	0x0081    LSLS	R1, R0, #2
0x2868	0x1851    ADDS	R1, R2, R1
0x286A	0x6809    LDR	R1, [R1, #0]
0x286C	0xF2010210  ADDW	R2, R1, #16
0x2870	0x2100    MOVS	R1, #0
0x2872	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1347 :: 		
0x2874	0xF205010C  ADDW	R1, R5, #12
0x2878	0xF2010248  ADDW	R2, R1, #72
0x287C	0x0081    LSLS	R1, R0, #2
0x287E	0x1851    ADDS	R1, R2, R1
0x2880	0x6809    LDR	R1, [R1, #0]
0x2882	0xF2010208  ADDW	R2, R1, #8
0x2886	0x21FF    MOVS	R1, #255
0x2888	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1331 :: 		
0x288A	0x1C40    ADDS	R0, R0, #1
;usb_core.c, 1348 :: 		
; i end address is: 0 (R0)
0x288C	0xE7BB    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev86
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev87:
;usb_core.c, 1349 :: 		
0x288E	0x2100    MOVS	R1, #0
0x2890	0x9106    STR	R1, [SP, #24]
;usb_core.c, 1350 :: 		
0x2892	0xF89D1019  LDRB	R1, [SP, #25]
0x2896	0xF0410101  ORR	R1, R1, #1
0x289A	0xF88D1019  STRB	R1, [SP, #25]
;usb_core.c, 1351 :: 		
0x289E	0xF205010C  ADDW	R1, R5, #12
0x28A2	0x1D09    ADDS	R1, R1, #4
0x28A4	0x6809    LDR	R1, [R1, #0]
0x28A6	0xF2010310  ADDW	R3, R1, #16
0x28AA	0x681A    LDR	R2, [R3, #0]
0x28AC	0x9906    LDR	R1, [SP, #24]
0x28AE	0x43C9    MVN	R1, R1
0x28B0	0x400A    ANDS	R2, R1
0x28B2	0x9906    LDR	R1, [SP, #24]
0x28B4	0xEA420101  ORR	R1, R2, R1, LSL #0
0x28B8	0x6019    STR	R1, [R3, #0]
;usb_core.c, 1353 :: 		
0x28BA	0x1CE9    ADDS	R1, R5, #3
0x28BC	0x7809    LDRB	R1, [R1, #0]
0x28BE	0x2901    CMP	R1, #1
0x28C0	0xD127    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev91
;usb_core.c, 1355 :: 		
0x28C2	0x2100    MOVS	R1, #0
0x28C4	0x9107    STR	R1, [SP, #28]
;usb_core.c, 1356 :: 		
0x28C6	0xF89D101C  LDRB	R1, [SP, #28]
0x28CA	0xF0410101  ORR	R1, R1, #1
0x28CE	0xF88D101C  STRB	R1, [SP, #28]
;usb_core.c, 1357 :: 		
0x28D2	0xF89D101C  LDRB	R1, [SP, #28]
0x28D6	0xF0410102  ORR	R1, R1, #2
0x28DA	0xF88D101C  STRB	R1, [SP, #28]
;usb_core.c, 1358 :: 		
0x28DE	0x2240    MOVS	R2, #64
0x28E0	0xF8BD101C  LDRH	R1, [SP, #28]
0x28E4	0xF362018A  BFI	R1, R2, #2, #9
0x28E8	0xF8AD101C  STRH	R1, [SP, #28]
;usb_core.c, 1359 :: 		
0x28EC	0xF89D101E  LDRB	R1, [SP, #30]
0x28F0	0xF0410101  ORR	R1, R1, #1
0x28F4	0xF88D101E  STRB	R1, [SP, #30]
;usb_core.c, 1360 :: 		
0x28F8	0x2240    MOVS	R2, #64
0x28FA	0x9907    LDR	R1, [SP, #28]
0x28FC	0xF3624159  BFI	R1, R2, #17, #9
0x2900	0x9107    STR	R1, [SP, #28]
;usb_core.c, 1361 :: 		
0x2902	0xF205010C  ADDW	R1, R5, #12
0x2906	0x1D09    ADDS	R1, R1, #4
0x2908	0x6809    LDR	R1, [R1, #0]
0x290A	0xF2010230  ADDW	R2, R1, #48
0x290E	0x9907    LDR	R1, [SP, #28]
0x2910	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1362 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev91:
;usb_core.c, 1363 :: 		
0x2912	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x2914	0xF7FFF8A0  BL	__Lib_USB_32F10x_CL_USB_OTG_EnableDevInt+0
;usb_core.c, 1364 :: 		
0x2918	0xB2F0    UXTB	R0, R6
; status end address is: 24 (R6)
;usb_core.c, 1365 :: 		
L_end_USB_OTG_CoreInitDev:
0x291A	0xF8DDE000  LDR	LR, [SP, #0]
0x291E	0xB008    ADD	SP, SP, #32
0x2920	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_CoreInitDev
__Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed:
;usb_core.c, 1178 :: 		
; speed start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1BF0	0xB082    SUB	SP, SP, #8
; speed end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; speed start address is: 4 (R1)
;usb_core.c, 1182 :: 		
0x1BF2	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x1BF6	0x1D14    ADDS	R4, R2, #4
0x1BF8	0x6822    LDR	R2, [R4, #0]
0x1BFA	0x6812    LDR	R2, [R2, #0]
0x1BFC	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1183 :: 		
0x1BFE	0xB2CB    UXTB	R3, R1
; speed end address is: 4 (R1)
0x1C00	0xF89D2004  LDRB	R2, [SP, #4]
0x1C04	0xF3630201  BFI	R2, R3, #0, #2
0x1C08	0xF88D2004  STRB	R2, [SP, #4]
;usb_core.c, 1184 :: 		
0x1C0C	0x6823    LDR	R3, [R4, #0]
0x1C0E	0x9A01    LDR	R2, [SP, #4]
0x1C10	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1185 :: 		
L_end_USB_OTG_InitDevSpeed:
0x1C12	0xB002    ADD	SP, SP, #8
0x1C14	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed
__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo:
;usb_core.c, 464 :: 		
; num start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1980	0xB082    SUB	SP, SP, #8
0x1982	0xF8CDE000  STR	LR, [SP, #0]
0x1986	0x460D    MOV	R5, R1
; num end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; num start address is: 20 (R5)
;usb_core.c, 466 :: 		
; status start address is: 16 (R4)
0x1988	0x2400    MOVS	R4, #0
;usb_core.c, 469 :: 		
; count start address is: 4 (R1)
0x198A	0xF04F0100  MOV	R1, #0
;usb_core.c, 470 :: 		
0x198E	0x2200    MOVS	R2, #0
0x1990	0x9201    STR	R2, [SP, #4]
;usb_core.c, 471 :: 		
0x1992	0xF89D2004  LDRB	R2, [SP, #4]
0x1996	0xF0420220  ORR	R2, R2, #32
0x199A	0xF88D2004  STRB	R2, [SP, #4]
;usb_core.c, 472 :: 		
0x199E	0xB2AB    UXTH	R3, R5
; num end address is: 20 (R5)
0x19A0	0xF8BD2004  LDRH	R2, [SP, #4]
0x19A4	0xF363128A  BFI	R2, R3, #6, #5
0x19A8	0xF8AD2004  STRH	R2, [SP, #4]
;usb_core.c, 473 :: 		
0x19AC	0xF200020C  ADDW	R2, R0, #12
0x19B0	0x6812    LDR	R2, [R2, #0]
0x19B2	0xF2020310  ADDW	R3, R2, #16
0x19B6	0x9A01    LDR	R2, [SP, #4]
0x19B8	0x601A    STR	R2, [R3, #0]
; pdev end address is: 0 (R0)
;usb_core.c, 474 :: 		
0x19BA	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo69
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo553:
;usb_core.c, 482 :: 		
;usb_core.c, 474 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo69:
;usb_core.c, 476 :: 		
; count start address is: 4 (R1)
; status start address is: 16 (R4)
; status end address is: 16 (R4)
; pdev start address is: 0 (R0)
0x19BC	0xF200020C  ADDW	R2, R0, #12
0x19C0	0x6812    LDR	R2, [R2, #0]
0x19C2	0x3210    ADDS	R2, #16
0x19C4	0x6812    LDR	R2, [R2, #0]
0x19C6	0x9201    STR	R2, [SP, #4]
;usb_core.c, 477 :: 		
0x19C8	0x1C4B    ADDS	R3, R1, #1
0x19CA	0x4619    MOV	R1, R3
; count end address is: 4 (R1)
0x19CC	0x4A08    LDR	R2, [PC, #32]
0x19CE	0x4293    CMP	R3, R2
0x19D0	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo72
; status end address is: 16 (R4)
; pdev end address is: 0 (R0)
; count end address is: 4 (R1)
;usb_core.c, 479 :: 		
; status start address is: 16 (R4)
0x19D2	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo70
;usb_core.c, 480 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo72:
;usb_core.c, 482 :: 		
; count start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x19D4	0xF89D3004  LDRB	R3, [SP, #4]
0x19D8	0xF3C31240  UBFX	R2, R3, #5, #1
0x19DC	0x2A00    CMP	R2, #0
0x19DE	0xD1ED    BNE	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo553
; pdev end address is: 0 (R0)
; count end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo70:
;usb_core.c, 484 :: 		
0x19E0	0x2003    MOVS	R0, #3
0x19E2	0xF7FFFAE5  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 485 :: 		
0x19E6	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 486 :: 		
L_end_USB_OTG_FlushTxFifo:
0x19E8	0xF8DDE000  LDR	LR, [SP, #0]
0x19EC	0xB002    ADD	SP, SP, #8
0x19EE	0x4770    BX	LR
0x19F0	0x0D400003  	#200000
; end of __Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo
__Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo:
;usb_core.c, 494 :: 		
; pdev start address is: 0 (R0)
0x19F4	0xB082    SUB	SP, SP, #8
0x19F6	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 496 :: 		
; status start address is: 16 (R4)
0x19FA	0x2400    MOVS	R4, #0
;usb_core.c, 498 :: 		
; count start address is: 12 (R3)
0x19FC	0xF04F0300  MOV	R3, #0
;usb_core.c, 500 :: 		
0x1A00	0x2100    MOVS	R1, #0
0x1A02	0x9101    STR	R1, [SP, #4]
;usb_core.c, 501 :: 		
0x1A04	0xF89D1004  LDRB	R1, [SP, #4]
0x1A08	0xF0410110  ORR	R1, R1, #16
0x1A0C	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 502 :: 		
0x1A10	0xF200010C  ADDW	R1, R0, #12
0x1A14	0x6809    LDR	R1, [R1, #0]
0x1A16	0xF2010210  ADDW	R2, R1, #16
0x1A1A	0x9901    LDR	R1, [SP, #4]
0x1A1C	0x6011    STR	R1, [R2, #0]
; pdev end address is: 0 (R0)
;usb_core.c, 503 :: 		
0x1A1E	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo73
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo554:
;usb_core.c, 511 :: 		
;usb_core.c, 503 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo73:
;usb_core.c, 505 :: 		
; count start address is: 12 (R3)
; status start address is: 16 (R4)
; status end address is: 16 (R4)
; pdev start address is: 0 (R0)
0x1A20	0xF200010C  ADDW	R1, R0, #12
0x1A24	0x6809    LDR	R1, [R1, #0]
0x1A26	0x3110    ADDS	R1, #16
0x1A28	0x6809    LDR	R1, [R1, #0]
0x1A2A	0x9101    STR	R1, [SP, #4]
;usb_core.c, 506 :: 		
0x1A2C	0x1C5A    ADDS	R2, R3, #1
0x1A2E	0x4613    MOV	R3, R2
; count end address is: 12 (R3)
0x1A30	0x4908    LDR	R1, [PC, #32]
0x1A32	0x428A    CMP	R2, R1
0x1A34	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo76
; status end address is: 16 (R4)
; pdev end address is: 0 (R0)
; count end address is: 12 (R3)
;usb_core.c, 508 :: 		
; status start address is: 16 (R4)
0x1A36	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo74
;usb_core.c, 509 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo76:
;usb_core.c, 511 :: 		
; count start address is: 12 (R3)
; pdev start address is: 0 (R0)
0x1A38	0xF89D2004  LDRB	R2, [SP, #4]
0x1A3C	0xF3C21100  UBFX	R1, R2, #4, #1
0x1A40	0x2900    CMP	R1, #0
0x1A42	0xD1ED    BNE	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo554
; pdev end address is: 0 (R0)
; count end address is: 12 (R3)
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo74:
;usb_core.c, 513 :: 		
0x1A44	0x2003    MOVS	R0, #3
0x1A46	0xF7FFFAB3  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 514 :: 		
0x1A4A	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 515 :: 		
L_end_USB_OTG_FlushRxFifo:
0x1A4C	0xF8DDE000  LDR	LR, [SP, #0]
0x1A50	0xB002    ADD	SP, SP, #8
0x1A52	0x4770    BX	LR
0x1A54	0x0D400003  	#200000
; end of __Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo
__Lib_USB_32F10x_CL_USB_OTG_EnableDevInt:
;usb_core.c, 1373 :: 		
; pdev start address is: 0 (R0)
0x1A58	0xB082    SUB	SP, SP, #8
0x1A5A	0xF8CDE000  STR	LR, [SP, #0]
0x1A5E	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_core.c, 1375 :: 		
; status start address is: 16 (R4)
0x1A60	0x2400    MOVS	R4, #0
;usb_core.c, 1378 :: 		
0x1A62	0x2100    MOVS	R1, #0
0x1A64	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1381 :: 		
0x1A66	0xF203010C  ADDW	R1, R3, #12
0x1A6A	0x6809    LDR	R1, [R1, #0]
0x1A6C	0xF2010218  ADDW	R2, R1, #24
0x1A70	0x2100    MOVS	R1, #0
0x1A72	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1383 :: 		
0x1A74	0xF203010C  ADDW	R1, R3, #12
0x1A78	0x6809    LDR	R1, [R1, #0]
0x1A7A	0xF2010214  ADDW	R2, R1, #20
0x1A7E	0xF06F4180  MVN	R1, #1073741824
0x1A82	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1385 :: 		
0x1A84	0x4618    MOV	R0, R3
0x1A86	0xF7FFF903  BL	__Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt+0
;usb_core.c, 1387 :: 		
0x1A8A	0x1CD9    ADDS	R1, R3, #3
0x1A8C	0x7809    LDRB	R1, [R1, #0]
0x1A8E	0xB929    CBNZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_EnableDevInt92
;usb_core.c, 1389 :: 		
0x1A90	0xF89D1004  LDRB	R1, [SP, #4]
0x1A94	0xF0410110  ORR	R1, R1, #16
0x1A98	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 1390 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EnableDevInt92:
;usb_core.c, 1393 :: 		
0x1A9C	0xF89D1005  LDRB	R1, [SP, #5]
0x1AA0	0xF0410108  ORR	R1, R1, #8
0x1AA4	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 1394 :: 		
0x1AA8	0xF89D1005  LDRB	R1, [SP, #5]
0x1AAC	0xF0410110  ORR	R1, R1, #16
0x1AB0	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 1395 :: 		
0x1AB4	0xF89D1005  LDRB	R1, [SP, #5]
0x1AB8	0xF0410120  ORR	R1, R1, #32
0x1ABC	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 1396 :: 		
0x1AC0	0xF89D1006  LDRB	R1, [SP, #6]
0x1AC4	0xF0410104  ORR	R1, R1, #4
0x1AC8	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1397 :: 		
0x1ACC	0xF89D1006  LDRB	R1, [SP, #6]
0x1AD0	0xF0410108  ORR	R1, R1, #8
0x1AD4	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1398 :: 		
0x1AD8	0xF89D1004  LDRB	R1, [SP, #4]
0x1ADC	0xF0410108  ORR	R1, R1, #8
0x1AE0	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 1400 :: 		
0x1AE4	0xF89D1006  LDRB	R1, [SP, #6]
0x1AE8	0xF0410110  ORR	R1, R1, #16
0x1AEC	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1401 :: 		
0x1AF0	0xF89D1006  LDRB	R1, [SP, #6]
0x1AF4	0xF0410120  ORR	R1, R1, #32
0x1AF8	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1403 :: 		
0x1AFC	0xF89D1007  LDRB	R1, [SP, #7]
0x1B00	0xF0410140  ORR	R1, R1, #64
0x1B04	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1404 :: 		
0x1B08	0xF89D1004  LDRB	R1, [SP, #4]
0x1B0C	0xF0410104  ORR	R1, R1, #4
0x1B10	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 1406 :: 		
0x1B14	0xF203010C  ADDW	R1, R3, #12
; pdev end address is: 12 (R3)
0x1B18	0x6809    LDR	R1, [R1, #0]
0x1B1A	0xF2010318  ADDW	R3, R1, #24
0x1B1E	0x681A    LDR	R2, [R3, #0]
0x1B20	0x9901    LDR	R1, [SP, #4]
0x1B22	0x43C9    MVN	R1, R1
0x1B24	0x400A    ANDS	R2, R1
0x1B26	0x9901    LDR	R1, [SP, #4]
0x1B28	0xEA420101  ORR	R1, R2, R1, LSL #0
0x1B2C	0x6019    STR	R1, [R3, #0]
;usb_core.c, 1407 :: 		
0x1B2E	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 1408 :: 		
L_end_USB_OTG_EnableDevInt:
0x1B30	0xF8DDE000  LDR	LR, [SP, #0]
0x1B34	0xB002    ADD	SP, SP, #8
0x1B36	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EnableDevInt
__Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt:
;usb_core.c, 95 :: 		
; pdev start address is: 0 (R0)
0x0C90	0xB082    SUB	SP, SP, #8
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 99 :: 		
0x0C92	0x2100    MOVS	R1, #0
0x0C94	0x9101    STR	R1, [SP, #4]
;usb_core.c, 102 :: 		
0x0C96	0xF200010C  ADDW	R1, R0, #12
0x0C9A	0x6809    LDR	R1, [R1, #0]
0x0C9C	0x1D0A    ADDS	R2, R1, #4
0x0C9E	0xF04F31FF  MOV	R1, #-1
0x0CA2	0x6011    STR	R1, [R2, #0]
;usb_core.c, 105 :: 		
0x0CA4	0xF200010C  ADDW	R1, R0, #12
0x0CA8	0x6809    LDR	R1, [R1, #0]
0x0CAA	0xF2010214  ADDW	R2, R1, #20
0x0CAE	0xF06F4180  MVN	R1, #1073741824
0x0CB2	0x6011    STR	R1, [R2, #0]
;usb_core.c, 107 :: 		
0x0CB4	0xF89D1007  LDRB	R1, [SP, #7]
0x0CB8	0xF0410180  ORR	R1, R1, #128
0x0CBC	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 108 :: 		
0x0CC0	0xF89D1005  LDRB	R1, [SP, #5]
0x0CC4	0xF0410108  ORR	R1, R1, #8
0x0CC8	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 115 :: 		
0x0CCC	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x0CD0	0x6809    LDR	R1, [R1, #0]
0x0CD2	0xF2010218  ADDW	R2, R1, #24
0x0CD6	0x9901    LDR	R1, [SP, #4]
0x0CD8	0x6011    STR	R1, [R2, #0]
;usb_core.c, 116 :: 		
L_end_USB_OTG_EnableCommonInt:
0x0CDA	0xB002    ADD	SP, SP, #8
0x0CDC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt
__Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt:
;usb_core.c, 429 :: 		
; pdev start address is: 0 (R0)
0x2924	0xB082    SUB	SP, SP, #8
0x2926	0x4602    MOV	R2, R0
; pdev end address is: 0 (R0)
; pdev start address is: 8 (R2)
;usb_core.c, 431 :: 		
; status start address is: 0 (R0)
0x2928	0x2000    MOVS	R0, #0
;usb_core.c, 434 :: 		
0x292A	0x2100    MOVS	R1, #0
0x292C	0x9101    STR	R1, [SP, #4]
;usb_core.c, 435 :: 		
0x292E	0xF89D1004  LDRB	R1, [SP, #4]
0x2932	0xF0410101  ORR	R1, R1, #1
0x2936	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 436 :: 		
0x293A	0xF202010C  ADDW	R1, R2, #12
; pdev end address is: 8 (R2)
0x293E	0x6809    LDR	R1, [R1, #0]
0x2940	0xF2010308  ADDW	R3, R1, #8
0x2944	0x6819    LDR	R1, [R3, #0]
0x2946	0xF00132FF  AND	R2, R1, #-1
0x294A	0x9901    LDR	R1, [SP, #4]
0x294C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2950	0x6019    STR	R1, [R3, #0]
;usb_core.c, 437 :: 		
; status end address is: 0 (R0)
;usb_core.c, 438 :: 		
L_end_USB_OTG_EnableGlobalInt:
0x2952	0xB002    ADD	SP, SP, #8
0x2954	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt
__Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt:
;usb_bsp.c, 105 :: 		
0x4D4C	0xB081    SUB	SP, SP, #4
;usb_bsp.c, 107 :: 		
L_end_USB_OTG_BSP_EnableInterrupt:
0x4D4E	0xB001    ADD	SP, SP, #4
0x4D50	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt
_USB_Polling_Proc:
;__Lib_USB_32F10x_CL.c, 230 :: 		
0x5D2C	0xB083    SUB	SP, SP, #12
0x5D2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 232 :: 		
;__Lib_USB_32F10x_CL.c, 234 :: 		
0x5D32	0x4842    LDR	R0, [PC, #264]
0x5D34	0xF7FEFFFA  BL	__Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode+0
0x5D38	0x2800    CMP	R0, #0
0x5D3A	0xF000807A  BEQ	L_USB_Polling_Proc506
;__Lib_USB_32F10x_CL.c, 236 :: 		
0x5D3E	0x483F    LDR	R0, [PC, #252]
0x5D40	0xF7FFF8BE  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr+0
0x5D44	0x9002    STR	R0, [SP, #8]
;__Lib_USB_32F10x_CL.c, 237 :: 		
0x5D46	0x9802    LDR	R0, [SP, #8]
0x5D48	0xB900    CBNZ	R0, L_USB_Polling_Proc507
;__Lib_USB_32F10x_CL.c, 239 :: 		
0x5D4A	0xE072    B	L_end_USB_Polling_Proc
;__Lib_USB_32F10x_CL.c, 240 :: 		
L_USB_Polling_Proc507:
;__Lib_USB_32F10x_CL.c, 242 :: 		
0x5D4C	0xF89D100A  LDRB	R1, [SP, #10]
0x5D50	0xF3C100C0  UBFX	R0, R1, #3, #1
0x5D54	0xB110    CBZ	R0, L_USB_Polling_Proc508
;__Lib_USB_32F10x_CL.c, 244 :: 		
0x5D56	0x4839    LDR	R0, [PC, #228]
0x5D58	0xF7FEFFFC  BL	__Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR+0
;__Lib_USB_32F10x_CL.c, 245 :: 		
L_USB_Polling_Proc508:
;__Lib_USB_32F10x_CL.c, 247 :: 		
0x5D5C	0xF89D100A  LDRB	R1, [SP, #10]
0x5D60	0xF3C10080  UBFX	R0, R1, #2, #1
0x5D64	0xB110    CBZ	R0, L_USB_Polling_Proc509
;__Lib_USB_32F10x_CL.c, 249 :: 		
0x5D66	0x4835    LDR	R0, [PC, #212]
0x5D68	0xF7FFF8BA  BL	__Lib_USB_32F10x_CL_DCD_HandleInEP_ISR+0
;__Lib_USB_32F10x_CL.c, 250 :: 		
L_USB_Polling_Proc509:
;__Lib_USB_32F10x_CL.c, 252 :: 		
0x5D6C	0xF89D1008  LDRB	R1, [SP, #8]
0x5D70	0xF3C10040  UBFX	R0, R1, #1, #1
0x5D74	0xB168    CBZ	R0, L_USB_Polling_Proc510
;__Lib_USB_32F10x_CL.c, 257 :: 		
0x5D76	0x2000    MOVS	R0, #0
0x5D78	0x9001    STR	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 258 :: 		
0x5D7A	0xF89D0004  LDRB	R0, [SP, #4]
0x5D7E	0xF0400002  ORR	R0, R0, #2
0x5D82	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 259 :: 		
0x5D86	0x482E    LDR	R0, [PC, #184]
0x5D88	0x6800    LDR	R0, [R0, #0]
0x5D8A	0xF2000114  ADDW	R1, R0, #20
0x5D8E	0x9801    LDR	R0, [SP, #4]
0x5D90	0x6008    STR	R0, [R1, #0]
;__Lib_USB_32F10x_CL.c, 260 :: 		
L_USB_Polling_Proc510:
;__Lib_USB_32F10x_CL.c, 262 :: 		
0x5D92	0xF89D100B  LDRB	R1, [SP, #11]
0x5D96	0xF3C110C0  UBFX	R0, R1, #7, #1
0x5D9A	0xB110    CBZ	R0, L_USB_Polling_Proc511
;__Lib_USB_32F10x_CL.c, 264 :: 		
0x5D9C	0x4827    LDR	R0, [PC, #156]
0x5D9E	0xF7FFFAA3  BL	__Lib_USB_32F10x_CL_DCD_HandleResume_ISR+0
;__Lib_USB_32F10x_CL.c, 265 :: 		
L_USB_Polling_Proc511:
;__Lib_USB_32F10x_CL.c, 267 :: 		
0x5DA2	0xF89D1009  LDRB	R1, [SP, #9]
0x5DA6	0xF3C100C0  UBFX	R0, R1, #3, #1
0x5DAA	0xB110    CBZ	R0, L_USB_Polling_Proc512
;__Lib_USB_32F10x_CL.c, 269 :: 		
0x5DAC	0x4823    LDR	R0, [PC, #140]
0x5DAE	0xF7FFF989  BL	__Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR+0
;__Lib_USB_32F10x_CL.c, 270 :: 		
L_USB_Polling_Proc512:
;__Lib_USB_32F10x_CL.c, 271 :: 		
0x5DB2	0xF89D1008  LDRB	R1, [SP, #8]
0x5DB6	0xF3C100C0  UBFX	R0, R1, #3, #1
0x5DBA	0xB110    CBZ	R0, L_USB_Polling_Proc513
;__Lib_USB_32F10x_CL.c, 273 :: 		
0x5DBC	0x481F    LDR	R0, [PC, #124]
0x5DBE	0xF7FFF9EF  BL	__Lib_USB_32F10x_CL_DCD_HandleSof_ISR+0
;__Lib_USB_32F10x_CL.c, 275 :: 		
L_USB_Polling_Proc513:
;__Lib_USB_32F10x_CL.c, 277 :: 		
0x5DC2	0xF89D1008  LDRB	R1, [SP, #8]
0x5DC6	0xF3C11000  UBFX	R0, R1, #4, #1
0x5DCA	0xB110    CBZ	R0, L_USB_Polling_Proc514
;__Lib_USB_32F10x_CL.c, 279 :: 		
0x5DCC	0x481B    LDR	R0, [PC, #108]
0x5DCE	0xF7FEFEAF  BL	__Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR+0
;__Lib_USB_32F10x_CL.c, 281 :: 		
L_USB_Polling_Proc514:
;__Lib_USB_32F10x_CL.c, 283 :: 		
0x5DD2	0xF89D1009  LDRB	R1, [SP, #9]
0x5DD6	0xF3C11000  UBFX	R0, R1, #4, #1
0x5DDA	0xB110    CBZ	R0, L_USB_Polling_Proc515
;__Lib_USB_32F10x_CL.c, 285 :: 		
0x5DDC	0x4817    LDR	R0, [PC, #92]
0x5DDE	0xF7FEFD99  BL	__Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR+0
;__Lib_USB_32F10x_CL.c, 287 :: 		
L_USB_Polling_Proc515:
;__Lib_USB_32F10x_CL.c, 288 :: 		
0x5DE2	0xF89D1009  LDRB	R1, [SP, #9]
0x5DE6	0xF3C11040  UBFX	R0, R1, #5, #1
0x5DEA	0xB110    CBZ	R0, L_USB_Polling_Proc516
;__Lib_USB_32F10x_CL.c, 290 :: 		
0x5DEC	0x4813    LDR	R0, [PC, #76]
0x5DEE	0xF7FEFE55  BL	__Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR+0
;__Lib_USB_32F10x_CL.c, 291 :: 		
L_USB_Polling_Proc516:
;__Lib_USB_32F10x_CL.c, 293 :: 		
0x5DF2	0xF89D100A  LDRB	R1, [SP, #10]
0x5DF6	0xF3C11000  UBFX	R0, R1, #4, #1
0x5DFA	0xB110    CBZ	R0, L_USB_Polling_Proc517
;__Lib_USB_32F10x_CL.c, 295 :: 		
0x5DFC	0x480F    LDR	R0, [PC, #60]
0x5DFE	0xF7FEFF75  BL	__Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR+0
;__Lib_USB_32F10x_CL.c, 296 :: 		
L_USB_Polling_Proc517:
;__Lib_USB_32F10x_CL.c, 298 :: 		
0x5E02	0xF89D100A  LDRB	R1, [SP, #10]
0x5E06	0xF3C11040  UBFX	R0, R1, #5, #1
0x5E0A	0xB110    CBZ	R0, L_USB_Polling_Proc518
;__Lib_USB_32F10x_CL.c, 300 :: 		
0x5E0C	0x480B    LDR	R0, [PC, #44]
0x5E0E	0xF7FEFF29  BL	__Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR+0
;__Lib_USB_32F10x_CL.c, 301 :: 		
L_USB_Polling_Proc518:
;__Lib_USB_32F10x_CL.c, 303 :: 		
0x5E12	0xF89D100B  LDRB	R1, [SP, #11]
0x5E16	0xF3C11080  UBFX	R0, R1, #6, #1
0x5E1A	0xB110    CBZ	R0, L_USB_Polling_Proc519
;__Lib_USB_32F10x_CL.c, 305 :: 		
0x5E1C	0x4807    LDR	R0, [PC, #28]
0x5E1E	0xF7FEFF41  BL	__Lib_USB_32F10x_CL_DCD_SessionRequest_ISR+0
;__Lib_USB_32F10x_CL.c, 306 :: 		
L_USB_Polling_Proc519:
;__Lib_USB_32F10x_CL.c, 308 :: 		
0x5E22	0xF89D1008  LDRB	R1, [SP, #8]
0x5E26	0xF3C10080  UBFX	R0, R1, #2, #1
0x5E2A	0xB110    CBZ	R0, L_USB_Polling_Proc520
;__Lib_USB_32F10x_CL.c, 310 :: 		
0x5E2C	0x4803    LDR	R0, [PC, #12]
0x5E2E	0xF7FFFBB1  BL	__Lib_USB_32F10x_CL_DCD_OTG_ISR+0
;__Lib_USB_32F10x_CL.c, 311 :: 		
L_USB_Polling_Proc520:
;__Lib_USB_32F10x_CL.c, 313 :: 		
L_USB_Polling_Proc506:
;__Lib_USB_32F10x_CL.c, 314 :: 		
;__Lib_USB_32F10x_CL.c, 315 :: 		
L_end_USB_Polling_Proc:
0x5E32	0xF8DDE000  LDR	LR, [SP, #0]
0x5E36	0xB003    ADD	SP, SP, #12
0x5E38	0x4770    BX	LR
0x5E3A	0xBF00    NOP
0x5E3C	0x02802000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x5E40	0x028C2000  	__Lib_USB_32F10x_CL_USB_OTG_dev+12
; end of _USB_Polling_Proc
__Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode:
;usb_core.c, 565 :: 		
; pdev start address is: 0 (R0)
0x4D2C	0xB081    SUB	SP, SP, #4
0x4D2E	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 567 :: 		
; pdev end address is: 0 (R0)
0x4D32	0xF7FEF811  BL	__Lib_USB_32F10x_CL_USB_OTG_GetMode+0
0x4D36	0x2801    CMP	R0, #1
0x4D38	0xF2400100  MOVW	R1, #0
0x4D3C	0xD000    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode680
0x4D3E	0x2101    MOVS	R1, #1
L___Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode680:
0x4D40	0xB2C8    UXTB	R0, R1
;usb_core.c, 568 :: 		
L_end_USB_OTG_IsDeviceMode:
0x4D42	0xF8DDE000  LDR	LR, [SP, #0]
0x4D46	0xB001    ADD	SP, SP, #4
0x4D48	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode
__Lib_USB_32F10x_CL_USB_OTG_GetMode:
;usb_core.c, 554 :: 		
; pdev start address is: 0 (R0)
0x2D58	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 556 :: 		
0x2D5A	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x2D5E	0x6809    LDR	R1, [R1, #0]
0x2D60	0x3114    ADDS	R1, #20
0x2D62	0x6809    LDR	R1, [R1, #0]
0x2D64	0xF0010101  AND	R1, R1, #1
0x2D68	0x4608    MOV	R0, R1
;usb_core.c, 557 :: 		
L_end_USB_OTG_GetMode:
0x2D6A	0xB001    ADD	SP, SP, #4
0x2D6C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_GetMode
__Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr:
;usb_core.c, 587 :: 		
; pdev start address is: 0 (R0)
0x4EC0	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 589 :: 		
;usb_core.c, 590 :: 		
0x4EC2	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x4EC6	0x680A    LDR	R2, [R1, #0]
0x4EC8	0xF2020114  ADDW	R1, R2, #20
0x4ECC	0x6809    LDR	R1, [R1, #0]
; v start address is: 0 (R0)
0x4ECE	0x4608    MOV	R0, R1
;usb_core.c, 591 :: 		
0x4ED0	0xF2020118  ADDW	R1, R2, #24
0x4ED4	0x6809    LDR	R1, [R1, #0]
0x4ED6	0xEA000101  AND	R1, R0, R1, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 592 :: 		
0x4EDA	0x4608    MOV	R0, R1
;usb_core.c, 593 :: 		
L_end_USB_OTG_ReadCoreItr:
0x4EDC	0xB001    ADD	SP, SP, #4
0x4EDE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr
__Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR:
;usb_dcd_int.c, 492 :: 		
; pdev start address is: 0 (R0)
0x4D54	0xB087    SUB	SP, SP, #28
0x4D56	0xF8CDE000  STR	LR, [SP, #0]
0x4D5A	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_dcd_int.c, 497 :: 		
; epnum start address is: 24 (R6)
0x4D5C	0xF04F0600  MOV	R6, #0
;usb_dcd_int.c, 499 :: 		
0x4D60	0x2100    MOVS	R1, #0
0x4D62	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 502 :: 		
0x4D64	0x4618    MOV	R0, R3
0x4D66	0xF7FDFA15  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr+0
; ep_intr start address is: 16 (R4)
0x4D6A	0x4604    MOV	R4, R0
; pdev end address is: 12 (R3)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x4D6C	0x461D    MOV	R5, R3
;usb_dcd_int.c, 504 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR284:
; ep_intr start address is: 16 (R4)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
; pdev start address is: 20 (R5)
; pdev end address is: 20 (R5)
0x4D6E	0x2C00    CMP	R4, #0
0x4D70	0xF000809F  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR285
; pdev end address is: 20 (R5)
;usb_dcd_int.c, 506 :: 		
; pdev start address is: 20 (R5)
0x4D74	0xF0040101  AND	R1, R4, #1
0x4D78	0x2900    CMP	R1, #0
0x4D7A	0xF0008097  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR286
;usb_dcd_int.c, 509 :: 		
0x4D7E	0x9401    STR	R4, [SP, #4]
0x4D80	0xB2F1    UXTB	R1, R6
0x4D82	0x4628    MOV	R0, R5
0x4D84	0xF7FDFA78  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr+0
0x4D88	0x9C01    LDR	R4, [SP, #4]
0x4D8A	0x9005    STR	R0, [SP, #20]
;usb_dcd_int.c, 512 :: 		
0x4D8C	0xF89D2014  LDRB	R2, [SP, #20]
0x4D90	0xF3C20100  UBFX	R1, R2, #0, #1
0x4D94	0x2900    CMP	R1, #0
0x4D96	0xD04D    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR287
;usb_dcd_int.c, 515 :: 		
0x4D98	0x2100    MOVS	R1, #0
0x4D9A	0x9105    STR	R1, [SP, #20]
0x4D9C	0xF89D1014  LDRB	R1, [SP, #20]
0x4DA0	0xF0410101  ORR	R1, R1, #1
0x4DA4	0xF88D1014  STRB	R1, [SP, #20]
0x4DA8	0xF205010C  ADDW	R1, R5, #12
0x4DAC	0xF2010248  ADDW	R2, R1, #72
0x4DB0	0x00B1    LSLS	R1, R6, #2
0x4DB2	0x1851    ADDS	R1, R2, R1
0x4DB4	0x6809    LDR	R1, [R1, #0]
0x4DB6	0xF2010208  ADDW	R2, R1, #8
0x4DBA	0x9905    LDR	R1, [SP, #20]
0x4DBC	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 516 :: 		
0x4DBE	0x1CE9    ADDS	R1, R5, #3
0x4DC0	0x7809    LDRB	R1, [R1, #0]
0x4DC2	0x2901    CMP	R1, #1
0x4DC4	0xD119    BNE	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR288
;usb_dcd_int.c, 518 :: 		
0x4DC6	0xF205010C  ADDW	R1, R5, #12
0x4DCA	0xF2010248  ADDW	R2, R1, #72
0x4DCE	0x00B1    LSLS	R1, R6, #2
0x4DD0	0x1851    ADDS	R1, R2, R1
0x4DD2	0x6809    LDR	R1, [R1, #0]
0x4DD4	0x3110    ADDS	R1, #16
0x4DD6	0x6809    LDR	R1, [R1, #0]
0x4DD8	0x9106    STR	R1, [SP, #24]
;usb_dcd_int.c, 521 :: 		
0x4DDA	0xF5057188  ADD	R1, R5, #272
0x4DDE	0xF5017219  ADD	R2, R1, #612
0x4DE2	0x2128    MOVS	R1, #40
0x4DE4	0x4371    MULS	R1, R6, R1
0x4DE6	0x1851    ADDS	R1, R2, R1
0x4DE8	0xF2010318  ADDW	R3, R1, #24
0x4DEC	0x3108    ADDS	R1, #8
0x4DEE	0x680A    LDR	R2, [R1, #0]
0x4DF0	0x9906    LDR	R1, [SP, #24]
0x4DF2	0xF3C10112  UBFX	R1, R1, #0, #19
0x4DF6	0x1A51    SUB	R1, R2, R1
0x4DF8	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 522 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR288:
;usb_dcd_int.c, 525 :: 		
0x4DFA	0x4930    LDR	R1, [PC, #192]
0x4DFC	0x6809    LDR	R1, [R1, #0]
0x4DFE	0x6809    LDR	R1, [R1, #0]
0x4E00	0x9501    STR	R5, [SP, #4]
0x4E02	0x9602    STR	R6, [SP, #8]
0x4E04	0x9403    STR	R4, [SP, #12]
0x4E06	0x9104    STR	R1, [SP, #16]
0x4E08	0xB2F1    UXTB	R1, R6
0x4E0A	0x4628    MOV	R0, R5
0x4E0C	0xF8DDC010  LDR	R12, [SP, #16]
0x4E10	0x47E0    BLX	R12
0x4E12	0x9C03    LDR	R4, [SP, #12]
0x4E14	0x9E02    LDR	R6, [SP, #8]
0x4E16	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 527 :: 		
0x4E18	0x1CE9    ADDS	R1, R5, #3
0x4E1A	0x7809    LDRB	R1, [R1, #0]
0x4E1C	0x2901    CMP	R1, #1
0x4E1E	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR289
;usb_dcd_int.c, 529 :: 		
0x4E20	0xB946    CBNZ	R6, L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR607
0x4E22	0xF5057188  ADD	R1, R5, #272
0x4E26	0x1C49    ADDS	R1, R1, #1
0x4E28	0x7809    LDRB	R1, [R1, #0]
0x4E2A	0x2905    CMP	R1, #5
0x4E2C	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR606
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR605:
;usb_dcd_int.c, 532 :: 		
0x4E2E	0x4628    MOV	R0, R5
0x4E30	0xF7FCF848  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usb_dcd_int.c, 529 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR607:
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR606:
;usb_dcd_int.c, 534 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR289:
;usb_dcd_int.c, 535 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR287:
;usb_dcd_int.c, 537 :: 		
0x4E34	0xF89D2014  LDRB	R2, [SP, #20]
0x4E38	0xF3C20140  UBFX	R1, R2, #1, #1
0x4E3C	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR293
;usb_dcd_int.c, 540 :: 		
0x4E3E	0x2100    MOVS	R1, #0
0x4E40	0x9105    STR	R1, [SP, #20]
0x4E42	0xF89D1014  LDRB	R1, [SP, #20]
0x4E46	0xF0410102  ORR	R1, R1, #2
0x4E4A	0xF88D1014  STRB	R1, [SP, #20]
0x4E4E	0xF205010C  ADDW	R1, R5, #12
0x4E52	0xF2010248  ADDW	R2, R1, #72
0x4E56	0x00B1    LSLS	R1, R6, #2
0x4E58	0x1851    ADDS	R1, R2, R1
0x4E5A	0x6809    LDR	R1, [R1, #0]
0x4E5C	0xF2010208  ADDW	R2, R1, #8
0x4E60	0x9905    LDR	R1, [SP, #20]
0x4E62	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 541 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR293:
;usb_dcd_int.c, 543 :: 		
0x4E64	0xF89D2014  LDRB	R2, [SP, #20]
0x4E68	0xF3C201C0  UBFX	R1, R2, #3, #1
0x4E6C	0xB1F1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR294
;usb_dcd_int.c, 548 :: 		
0x4E6E	0x4913    LDR	R1, [PC, #76]
0x4E70	0x6809    LDR	R1, [R1, #0]
0x4E72	0x3108    ADDS	R1, #8
0x4E74	0x6809    LDR	R1, [R1, #0]
0x4E76	0x9501    STR	R5, [SP, #4]
0x4E78	0x9602    STR	R6, [SP, #8]
0x4E7A	0x9403    STR	R4, [SP, #12]
0x4E7C	0x4628    MOV	R0, R5
0x4E7E	0x4788    BLX	R1
0x4E80	0x9C03    LDR	R4, [SP, #12]
0x4E82	0x9E02    LDR	R6, [SP, #8]
0x4E84	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 549 :: 		
0x4E86	0x2100    MOVS	R1, #0
0x4E88	0x9105    STR	R1, [SP, #20]
0x4E8A	0xF89D1014  LDRB	R1, [SP, #20]
0x4E8E	0xF0410108  ORR	R1, R1, #8
0x4E92	0xF88D1014  STRB	R1, [SP, #20]
0x4E96	0xF205010C  ADDW	R1, R5, #12
0x4E9A	0xF2010248  ADDW	R2, R1, #72
0x4E9E	0x00B1    LSLS	R1, R6, #2
0x4EA0	0x1851    ADDS	R1, R2, R1
0x4EA2	0x6809    LDR	R1, [R1, #0]
0x4EA4	0xF2010208  ADDW	R2, R1, #8
0x4EA8	0x9905    LDR	R1, [SP, #20]
0x4EAA	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 550 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR294:
;usb_dcd_int.c, 551 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR286:
;usb_dcd_int.c, 552 :: 		
0x4EAC	0x1C76    ADDS	R6, R6, #1
;usb_dcd_int.c, 553 :: 		
0x4EAE	0x0864    LSRS	R4, R4, #1
;usb_dcd_int.c, 554 :: 		
; pdev end address is: 20 (R5)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x4EB0	0xE75D    B	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR284
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR285:
;usb_dcd_int.c, 555 :: 		
0x4EB2	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 556 :: 		
L_end_DCD_HandleOutEP_ISR:
0x4EB4	0xF8DDE000  LDR	LR, [SP, #0]
0x4EB8	0xB007    ADD	SP, SP, #28
0x4EBA	0x4770    BX	LR
0x4EBC	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR
__Lib_USB_32F10x_CL_USBD_DataOutStage:
;usbd_core.c, 212 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2FAC	0xB082    SUB	SP, SP, #8
0x2FAE	0xF8CDE000  STR	LR, [SP, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usbd_core.c, 216 :: 		
0x2FB2	0x2900    CMP	R1, #0
0x2FB4	0xD157    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage219
; epnum end address is: 4 (R1)
;usbd_core.c, 218 :: 		
0x2FB6	0xF5007388  ADD	R3, R0, #272
0x2FBA	0xF5037219  ADD	R2, R3, #612
; ep start address is: 48 (R12)
0x2FBE	0x4694    MOV	R12, R2
;usbd_core.c, 219 :: 		
0x2FC0	0x1C5A    ADDS	R2, R3, #1
0x2FC2	0x7812    LDRB	R2, [R2, #0]
0x2FC4	0x2A03    CMP	R2, #3
0x2FC6	0xD14D    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage220
;usbd_core.c, 221 :: 		
0x2FC8	0xF10C021C  ADD	R2, R12, #28
0x2FCC	0x6813    LDR	R3, [R2, #0]
0x2FCE	0xF10C0208  ADD	R2, R12, #8
0x2FD2	0x6812    LDR	R2, [R2, #0]
0x2FD4	0x4293    CMP	R3, R2
0x2FD6	0xD92B    BLS	L___Lib_USB_32F10x_CL_USBD_DataOutStage221
;usbd_core.c, 223 :: 		
0x2FD8	0xF10C041C  ADD	R4, R12, #28
0x2FDC	0xF10C0208  ADD	R2, R12, #8
0x2FE0	0x6813    LDR	R3, [R2, #0]
0x2FE2	0x6822    LDR	R2, [R4, #0]
0x2FE4	0x1AD2    SUB	R2, R2, R3
0x2FE6	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 225 :: 		
0x2FE8	0x1CC2    ADDS	R2, R0, #3
0x2FEA	0x7812    LDRB	R2, [R2, #0]
0x2FEC	0x2A01    CMP	R2, #1
0x2FEE	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage222
;usbd_core.c, 228 :: 		
0x2FF0	0xF10C040C  ADD	R4, R12, #12
0x2FF4	0xF10C0208  ADD	R2, R12, #8
0x2FF8	0x6813    LDR	R3, [R2, #0]
0x2FFA	0x6822    LDR	R2, [R4, #0]
0x2FFC	0x18D2    ADDS	R2, R2, R3
0x2FFE	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 229 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage222:
;usbd_core.c, 232 :: 		
0x3000	0xF10C021C  ADD	R2, R12, #28
0x3004	0x6813    LDR	R3, [R2, #0]
0x3006	0xF10C0208  ADD	R2, R12, #8
0x300A	0x6812    LDR	R2, [R2, #0]
0x300C	0x4293    CMP	R3, R2
0x300E	0xD203    BCS	L___Lib_USB_32F10x_CL_USBD_DataOutStage223
0x3010	0xF10C021C  ADD	R2, R12, #28
0x3014	0x6811    LDR	R1, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 start address is: 4 (R1)
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 end address is: 4 (R1)
0x3016	0xE002    B	L___Lib_USB_32F10x_CL_USBD_DataOutStage224
L___Lib_USB_32F10x_CL_USBD_DataOutStage223:
0x3018	0xF10C0208  ADD	R2, R12, #8
0x301C	0x6811    LDR	R1, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 start address is: 4 (R1)
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_DataOutStage224:
;usbd_core.c, 231 :: 		
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 start address is: 4 (R1)
0x301E	0xF10C020C  ADD	R2, R12, #12
; ep end address is: 48 (R12)
0x3022	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 232 :: 		
;usbd_core.c, 231 :: 		
0x3024	0x9201    STR	R2, [SP, #4]
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 end address is: 4 (R1)
;usbd_core.c, 230 :: 		
;usbd_core.c, 232 :: 		
0x3026	0xB28A    UXTH	R2, R1
;usbd_core.c, 230 :: 		
;usbd_core.c, 231 :: 		
0x3028	0x9901    LDR	R1, [SP, #4]
; pdev end address is: 0 (R0)
;usbd_core.c, 232 :: 		
0x302A	0xF7FEFA5F  BL	__Lib_USB_32F10x_CL_USBD_CtlContinueRx+0
;usbd_core.c, 233 :: 		
0x302E	0xE019    B	L___Lib_USB_32F10x_CL_USBD_DataOutStage225
L___Lib_USB_32F10x_CL_USBD_DataOutStage221:
;usbd_core.c, 236 :: 		
; pdev start address is: 0 (R0)
0x3030	0xF5007288  ADD	R2, R0, #272
0x3034	0xF20242D4  ADDW	R2, R2, #1236
0x3038	0x6812    LDR	R2, [R2, #0]
0x303A	0x3210    ADDS	R2, #16
0x303C	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 237 :: 		
0x303E	0xB17A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataOutStage592
0x3040	0xF5007288  ADD	R2, R0, #272
0x3044	0x1C92    ADDS	R2, R2, #2
0x3046	0x7812    LDRB	R2, [R2, #0]
0x3048	0x2A03    CMP	R2, #3
0x304A	0xD109    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage591
L___Lib_USB_32F10x_CL_USBD_DataOutStage590:
;usbd_core.c, 239 :: 		
0x304C	0xF5007288  ADD	R2, R0, #272
0x3050	0xF20242D4  ADDW	R2, R2, #1236
0x3054	0x6812    LDR	R2, [R2, #0]
0x3056	0x3210    ADDS	R2, #16
0x3058	0x6812    LDR	R2, [R2, #0]
0x305A	0x9001    STR	R0, [SP, #4]
0x305C	0x4790    BLX	R2
0x305E	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 237 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage592:
L___Lib_USB_32F10x_CL_USBD_DataOutStage591:
;usbd_core.c, 241 :: 		
; pdev end address is: 0 (R0)
0x3060	0xF7FEFA7A  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_core.c, 242 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage225:
;usbd_core.c, 243 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage220:
;usbd_core.c, 244 :: 		
0x3064	0xE015    B	L___Lib_USB_32F10x_CL_USBD_DataOutStage229
L___Lib_USB_32F10x_CL_USBD_DataOutStage219:
;usbd_core.c, 245 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x3066	0xF5007288  ADD	R2, R0, #272
0x306A	0xF20242D4  ADDW	R2, R2, #1236
0x306E	0x6812    LDR	R2, [R2, #0]
0x3070	0x3218    ADDS	R2, #24
0x3072	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 246 :: 		
0x3074	0xB16A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataOutStage594
0x3076	0xF5007288  ADD	R2, R0, #272
0x307A	0x1C92    ADDS	R2, R2, #2
0x307C	0x7812    LDRB	R2, [R2, #0]
0x307E	0x2A03    CMP	R2, #3
0x3080	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage593
L___Lib_USB_32F10x_CL_USBD_DataOutStage589:
;usbd_core.c, 248 :: 		
0x3082	0xF5007288  ADD	R2, R0, #272
0x3086	0xF20242D4  ADDW	R2, R2, #1236
0x308A	0x6812    LDR	R2, [R2, #0]
0x308C	0x3218    ADDS	R2, #24
0x308E	0x6812    LDR	R2, [R2, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x3090	0x4790    BLX	R2
;usbd_core.c, 246 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage594:
L___Lib_USB_32F10x_CL_USBD_DataOutStage593:
;usbd_core.c, 249 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage229:
;usbd_core.c, 250 :: 		
0x3092	0x2000    MOVS	R0, #0
;usbd_core.c, 251 :: 		
L_end_USBD_DataOutStage:
0x3094	0xF8DDE000  LDR	LR, [SP, #0]
0x3098	0xB002    ADD	SP, SP, #8
0x309A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DataOutStage
__Lib_USB_32F10x_CL_USBD_HID_Init:
;usbd_hid_core.c, 303 :: 		
; pdev start address is: 0 (R0)
0x1C18	0xB081    SUB	SP, SP, #4
0x1C1A	0xF8CDE000  STR	LR, [SP, #0]
0x1C1E	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_hid_core.c, 306 :: 		
0x1C20	0x4A0C    LDR	R2, [PC, #48]
0x1C22	0x6812    LDR	R2, [R2, #0]
0x1C24	0x2340    MOVS	R3, #64
0x1C26	0x2101    MOVS	R1, #1
0x1C28	0x4658    MOV	R0, R11
0x1C2A	0xF7FFF911  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_hid_core.c, 312 :: 		
0x1C2E	0x4A0A    LDR	R2, [PC, #40]
0x1C30	0x8812    LDRH	R2, [R2, #0]
;usbd_hid_core.c, 313 :: 		
0x1C32	0x2303    MOVS	R3, #3
;usbd_hid_core.c, 312 :: 		
;usbd_hid_core.c, 311 :: 		
0x1C34	0x2181    MOVS	R1, #129
;usbd_hid_core.c, 310 :: 		
0x1C36	0x4658    MOV	R0, R11
;usbd_hid_core.c, 313 :: 		
0x1C38	0xF7FFF892  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_hid_core.c, 318 :: 		
0x1C3C	0x4A06    LDR	R2, [PC, #24]
0x1C3E	0x8812    LDRH	R2, [R2, #0]
;usbd_hid_core.c, 319 :: 		
0x1C40	0x2303    MOVS	R3, #3
;usbd_hid_core.c, 318 :: 		
;usbd_hid_core.c, 317 :: 		
0x1C42	0x2101    MOVS	R1, #1
;usbd_hid_core.c, 316 :: 		
0x1C44	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
;usbd_hid_core.c, 319 :: 		
0x1C46	0xF7FFF88B  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_hid_core.c, 321 :: 		
0x1C4A	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 322 :: 		
L_end_USBD_HID_Init:
0x1C4C	0xF8DDE000  LDR	LR, [SP, #0]
0x1C50	0xB001    ADD	SP, SP, #4
0x1C52	0x4770    BX	LR
0x1C54	0x00382000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
0x1C58	0x00402000  	__Lib_USB_32F10x_CL_wMaxPacketSize+0
; end of __Lib_USB_32F10x_CL_USBD_HID_Init
__Lib_USB_32F10x_CL_DCD_EP_PrepareRx:
;usb_dcd.c, 224 :: 		
; buf_len start address is: 12 (R3)
; pbuf start address is: 8 (R2)
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0E50	0xB081    SUB	SP, SP, #4
0x0E52	0xF8CDE000  STR	LR, [SP, #0]
0x0E56	0x4681    MOV	R9, R0
; buf_len end address is: 12 (R3)
; pbuf end address is: 8 (R2)
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 36 (R9)
; ep_addr start address is: 4 (R1)
; pbuf start address is: 8 (R2)
; buf_len start address is: 12 (R3)
;usb_dcd.c, 228 :: 		
0x0E58	0xF5097488  ADD	R4, R9, #272
0x0E5C	0xF5047619  ADD	R6, R4, #612
0x0E60	0xF001057F  AND	R5, R1, #127
0x0E64	0xB2ED    UXTB	R5, R5
0x0E66	0x2428    MOVS	R4, #40
0x0E68	0x436C    MULS	R4, R5, R4
0x0E6A	0x1934    ADDS	R4, R6, R4
; ep start address is: 40 (R10)
0x0E6C	0x46A2    MOV	R10, R4
;usb_dcd.c, 231 :: 		
0x0E6E	0x340C    ADDS	R4, #12
0x0E70	0x6022    STR	R2, [R4, #0]
;usb_dcd.c, 232 :: 		
0x0E72	0xF10A0414  ADD	R4, R10, #20
0x0E76	0x6023    STR	R3, [R4, #0]
; buf_len end address is: 12 (R3)
;usb_dcd.c, 233 :: 		
0x0E78	0xF10A0518  ADD	R5, R10, #24
0x0E7C	0x2400    MOVS	R4, #0
0x0E7E	0x602C    STR	R4, [R5, #0]
;usb_dcd.c, 234 :: 		
0x0E80	0xF10A0501  ADD	R5, R10, #1
0x0E84	0x2400    MOVS	R4, #0
0x0E86	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 235 :: 		
0x0E88	0xF001047F  AND	R4, R1, #127
; ep_addr end address is: 4 (R1)
0x0E8C	0xF88A4000  STRB	R4, [R10, #0]
;usb_dcd.c, 237 :: 		
0x0E90	0xF1090403  ADD	R4, R9, #3
0x0E94	0x7824    LDRB	R4, [R4, #0]
0x0E96	0x2C01    CMP	R4, #1
0x0E98	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx198
;usb_dcd.c, 239 :: 		
0x0E9A	0xF10A0410  ADD	R4, R10, #16
0x0E9E	0x6022    STR	R2, [R4, #0]
; pbuf end address is: 8 (R2)
;usb_dcd.c, 240 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx198:
;usb_dcd.c, 242 :: 		
0x0EA0	0xF89A4000  LDRB	R4, [R10, #0]
0x0EA4	0xB924    CBNZ	R4, L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx199
;usb_dcd.c, 244 :: 		
0x0EA6	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x0EA8	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x0EAA	0xF7FFFB83  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer+0
;usb_dcd.c, 245 :: 		
0x0EAE	0xE003    B	L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx200
L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx199:
;usb_dcd.c, 248 :: 		
; ep start address is: 40 (R10)
; pdev start address is: 36 (R9)
0x0EB0	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x0EB2	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x0EB4	0xF7FFFA24  BL	__Lib_USB_32F10x_CL_USB_OTG_EPStartXfer+0
;usb_dcd.c, 249 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx200:
;usb_dcd.c, 250 :: 		
0x0EB8	0x2000    MOVS	R0, #0
;usb_dcd.c, 251 :: 		
L_end_DCD_EP_PrepareRx:
0x0EBA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EBE	0xB001    ADD	SP, SP, #4
0x0EC0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_PrepareRx
__Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer:
;usb_core.c, 1708 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x05B4	0xB084    SUB	SP, SP, #16
0x05B6	0x460C    MOV	R4, R1
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; ep start address is: 16 (R4)
;usb_core.c, 1710 :: 		
; status start address is: 4 (R1)
0x05B8	0x2100    MOVS	R1, #0
;usb_core.c, 1714 :: 		
; fifoemptymsk start address is: 20 (R5)
0x05BA	0xF04F0500  MOV	R5, #0
;usb_core.c, 1716 :: 		
0x05BE	0x2200    MOVS	R2, #0
0x05C0	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1717 :: 		
0x05C2	0x2200    MOVS	R2, #0
0x05C4	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1719 :: 		
0x05C6	0x1C62    ADDS	R2, R4, #1
0x05C8	0x7812    LDRB	R2, [R2, #0]
0x05CA	0x2A01    CMP	R2, #1
0x05CC	0xF0408082  BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer129
;usb_core.c, 1721 :: 		
0x05D0	0xF200020C  ADDW	R2, R0, #12
0x05D4	0x320C    ADDS	R2, #12
0x05D6	0x6813    LDR	R3, [R2, #0]
; in_regs start address is: 24 (R6)
0x05D8	0x461E    MOV	R6, R3
;usb_core.c, 1722 :: 		
0x05DA	0x681A    LDR	R2, [R3, #0]
0x05DC	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1723 :: 		
0x05DE	0xF2030210  ADDW	R2, R3, #16
0x05E2	0x6812    LDR	R2, [R2, #0]
0x05E4	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1725 :: 		
0x05E6	0xF2040214  ADDW	R2, R4, #20
0x05EA	0x6812    LDR	R2, [R2, #0]
0x05EC	0xB962    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer130
;usb_core.c, 1727 :: 		
0x05EE	0x2300    MOVS	R3, #0
0x05F0	0xF89D2008  LDRB	R2, [SP, #8]
0x05F4	0xF3630206  BFI	R2, R3, #0, #7
0x05F8	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1728 :: 		
0x05FC	0x2301    MOVS	R3, #1
0x05FE	0x9A02    LDR	R2, [SP, #8]
0x0600	0xF36342D4  BFI	R2, R3, #19, #2
0x0604	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1730 :: 		
0x0606	0xE027    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer131
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer130:
;usb_core.c, 1733 :: 		
0x0608	0xF2040214  ADDW	R2, R4, #20
0x060C	0x6813    LDR	R3, [R2, #0]
0x060E	0xF2040208  ADDW	R2, R4, #8
0x0612	0x6812    LDR	R2, [R2, #0]
0x0614	0x4293    CMP	R3, R2
0x0616	0xD910    BLS	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer132
;usb_core.c, 1735 :: 		
0x0618	0xF2040314  ADDW	R3, R4, #20
0x061C	0xF2040208  ADDW	R2, R4, #8
0x0620	0x6812    LDR	R2, [R2, #0]
0x0622	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1736 :: 		
0x0624	0xF2040208  ADDW	R2, R4, #8
0x0628	0x6812    LDR	R2, [R2, #0]
0x062A	0xB2D3    UXTB	R3, R2
0x062C	0xF89D2008  LDRB	R2, [SP, #8]
0x0630	0xF3630206  BFI	R2, R3, #0, #7
0x0634	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1737 :: 		
0x0638	0xE009    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer133
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer132:
;usb_core.c, 1740 :: 		
0x063A	0xF2040214  ADDW	R2, R4, #20
0x063E	0x6812    LDR	R2, [R2, #0]
0x0640	0xB2D3    UXTB	R3, R2
0x0642	0xF89D2008  LDRB	R2, [SP, #8]
0x0646	0xF3630206  BFI	R2, R3, #0, #7
0x064A	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1741 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer133:
;usb_core.c, 1742 :: 		
0x064E	0x2301    MOVS	R3, #1
0x0650	0x9A02    LDR	R2, [SP, #8]
0x0652	0xF36342D4  BFI	R2, R3, #19, #2
0x0656	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1743 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer131:
;usb_core.c, 1744 :: 		
0x0658	0xF2060310  ADDW	R3, R6, #16
0x065C	0x9A02    LDR	R2, [SP, #8]
0x065E	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1746 :: 		
0x0660	0x1CC2    ADDS	R2, R0, #3
0x0662	0x7812    LDRB	R2, [R2, #0]
0x0664	0x2A01    CMP	R2, #1
0x0666	0xD10D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer134
;usb_core.c, 1748 :: 		
0x0668	0xF200020C  ADDW	R2, R0, #12
0x066C	0xF202030C  ADDW	R3, R2, #12
0x0670	0x7822    LDRB	R2, [R4, #0]
0x0672	0x0092    LSLS	R2, R2, #2
0x0674	0x189A    ADDS	R2, R3, R2
0x0676	0x6812    LDR	R2, [R2, #0]
0x0678	0xF2020314  ADDW	R3, R2, #20
0x067C	0xF2040210  ADDW	R2, R4, #16
0x0680	0x6812    LDR	R2, [R2, #0]
0x0682	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1749 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer134:
;usb_core.c, 1752 :: 		
0x0684	0xF89D2007  LDRB	R2, [SP, #7]
0x0688	0xF0420204  ORR	R2, R2, #4
0x068C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1753 :: 		
0x0690	0xF89D2007  LDRB	R2, [SP, #7]
0x0694	0xF0420280  ORR	R2, R2, #128
0x0698	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1754 :: 		
0x069C	0x9A01    LDR	R2, [SP, #4]
0x069E	0x6032    STR	R2, [R6, #0]
; in_regs end address is: 24 (R6)
;usb_core.c, 1758 :: 		
0x06A0	0x1CC2    ADDS	R2, R0, #3
0x06A2	0x7812    LDRB	R2, [R2, #0]
0x06A4	0xB9AA    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer135
;usb_core.c, 1761 :: 		
0x06A6	0xF2040214  ADDW	R2, R4, #20
0x06AA	0x6812    LDR	R2, [R2, #0]
0x06AC	0x2A00    CMP	R2, #0
0x06AE	0xD910    BLS	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer136
;usb_core.c, 1764 :: 		
0x06B0	0x7823    LDRB	R3, [R4, #0]
; ep end address is: 16 (R4)
0x06B2	0x2201    MOVS	R2, #1
0x06B4	0x409A    LSLS	R2, R3
0x06B6	0xB292    UXTH	R2, R2
0x06B8	0xEA450402  ORR	R4, R5, R2, LSL #0
; fifoemptymsk end address is: 20 (R5)
;usb_core.c, 1765 :: 		
0x06BC	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x06C0	0x1D12    ADDS	R2, R2, #4
0x06C2	0x6812    LDR	R2, [R2, #0]
0x06C4	0xF2020334  ADDW	R3, R2, #52
0x06C8	0x681A    LDR	R2, [R3, #0]
0x06CA	0xF00232FF  AND	R2, R2, #-1
0x06CE	0x4322    ORRS	R2, R4
0x06D0	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1767 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer136:
;usb_core.c, 1768 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer135:
;usb_core.c, 1769 :: 		
0x06D2	0xE06D    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer137
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer129:
;usb_core.c, 1773 :: 		
; ep start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x06D4	0xF200020C  ADDW	R2, R0, #12
0x06D8	0xF2020348  ADDW	R3, R2, #72
0x06DC	0x7822    LDRB	R2, [R4, #0]
0x06DE	0x0092    LSLS	R2, R2, #2
0x06E0	0x189A    ADDS	R2, R3, R2
0x06E2	0x6812    LDR	R2, [R2, #0]
0x06E4	0x6812    LDR	R2, [R2, #0]
0x06E6	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1774 :: 		
0x06E8	0x7822    LDRB	R2, [R4, #0]
0x06EA	0x0092    LSLS	R2, R2, #2
0x06EC	0x189A    ADDS	R2, R3, R2
0x06EE	0x6812    LDR	R2, [R2, #0]
0x06F0	0x3210    ADDS	R2, #16
0x06F2	0x6812    LDR	R2, [R2, #0]
0x06F4	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1778 :: 		
0x06F6	0xF2040214  ADDW	R2, R4, #20
0x06FA	0x6812    LDR	R2, [R2, #0]
0x06FC	0xB97A    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer138
;usb_core.c, 1780 :: 		
0x06FE	0xF2040208  ADDW	R2, R4, #8
0x0702	0x6812    LDR	R2, [R2, #0]
0x0704	0xB2D3    UXTB	R3, R2
0x0706	0xF89D2008  LDRB	R2, [SP, #8]
0x070A	0xF3630206  BFI	R2, R3, #0, #7
0x070E	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1781 :: 		
0x0712	0x2301    MOVS	R3, #1
0x0714	0x9A02    LDR	R2, [SP, #8]
0x0716	0xF36342D4  BFI	R2, R3, #19, #2
0x071A	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1782 :: 		
0x071C	0xE014    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer139
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer138:
;usb_core.c, 1785 :: 		
0x071E	0xF2040314  ADDW	R3, R4, #20
0x0722	0xF2040208  ADDW	R2, R4, #8
0x0726	0x6812    LDR	R2, [R2, #0]
0x0728	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1786 :: 		
0x072A	0xF2040208  ADDW	R2, R4, #8
0x072E	0x6812    LDR	R2, [R2, #0]
0x0730	0xB2D3    UXTB	R3, R2
0x0732	0xF89D2008  LDRB	R2, [SP, #8]
0x0736	0xF3630206  BFI	R2, R3, #0, #7
0x073A	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1787 :: 		
0x073E	0x2301    MOVS	R3, #1
0x0740	0x9A02    LDR	R2, [SP, #8]
0x0742	0xF36342D4  BFI	R2, R3, #19, #2
0x0746	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1788 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer139:
;usb_core.c, 1789 :: 		
0x0748	0xF200020C  ADDW	R2, R0, #12
0x074C	0xF2020348  ADDW	R3, R2, #72
0x0750	0x7822    LDRB	R2, [R4, #0]
0x0752	0x0092    LSLS	R2, R2, #2
0x0754	0x189A    ADDS	R2, R3, R2
0x0756	0x6812    LDR	R2, [R2, #0]
0x0758	0xF2020310  ADDW	R3, R2, #16
0x075C	0x9A02    LDR	R2, [SP, #8]
0x075E	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1790 :: 		
0x0760	0x1CC2    ADDS	R2, R0, #3
0x0762	0x7812    LDRB	R2, [R2, #0]
0x0764	0x2A01    CMP	R2, #1
0x0766	0xD10D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer140
;usb_core.c, 1792 :: 		
0x0768	0xF200020C  ADDW	R2, R0, #12
0x076C	0xF2020348  ADDW	R3, R2, #72
0x0770	0x7822    LDRB	R2, [R4, #0]
0x0772	0x0092    LSLS	R2, R2, #2
0x0774	0x189A    ADDS	R2, R3, R2
0x0776	0x6812    LDR	R2, [R2, #0]
0x0778	0xF2020314  ADDW	R3, R2, #20
0x077C	0xF2040210  ADDW	R2, R4, #16
0x0780	0x6812    LDR	R2, [R2, #0]
0x0782	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1793 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer140:
;usb_core.c, 1795 :: 		
0x0784	0xF89D2007  LDRB	R2, [SP, #7]
0x0788	0xF0420204  ORR	R2, R2, #4
0x078C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1796 :: 		
0x0790	0xF89D2007  LDRB	R2, [SP, #7]
0x0794	0xF0420280  ORR	R2, R2, #128
0x0798	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1797 :: 		
0x079C	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x07A0	0xF2020348  ADDW	R3, R2, #72
0x07A4	0x7822    LDRB	R2, [R4, #0]
; ep end address is: 16 (R4)
0x07A6	0x0092    LSLS	R2, R2, #2
0x07A8	0x189A    ADDS	R2, R3, R2
0x07AA	0x6813    LDR	R3, [R2, #0]
0x07AC	0x9A01    LDR	R2, [SP, #4]
0x07AE	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1799 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer137:
;usb_core.c, 1800 :: 		
0x07B0	0xB2C8    UXTB	R0, R1
; status end address is: 4 (R1)
;usb_core.c, 1801 :: 		
L_end_USB_OTG_EP0StartXfer:
0x07B2	0xB004    ADD	SP, SP, #16
0x07B4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer
__Lib_USB_32F10x_CL_USB_OTG_EPStartXfer:
;usb_core.c, 1576 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0300	0xB084    SUB	SP, SP, #16
0x0302	0xF8CDE000  STR	LR, [SP, #0]
0x0306	0x4606    MOV	R6, R0
0x0308	0x460F    MOV	R7, R1
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
; ep start address is: 28 (R7)
;usb_core.c, 1578 :: 		
; status start address is: 32 (R8)
0x030A	0xF2400800  MOVW	R8, #0
;usb_core.c, 1582 :: 		
;usb_core.c, 1584 :: 		
0x030E	0x2200    MOVS	R2, #0
0x0310	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1585 :: 		
0x0312	0x2200    MOVS	R2, #0
0x0314	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1587 :: 		
0x0316	0x1C7A    ADDS	R2, R7, #1
0x0318	0x7812    LDRB	R2, [R2, #0]
0x031A	0x2A01    CMP	R2, #1
0x031C	0xF04080BE  BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer110
;usb_core.c, 1589 :: 		
0x0320	0xF206020C  ADDW	R2, R6, #12
0x0324	0xF202030C  ADDW	R3, R2, #12
0x0328	0x783A    LDRB	R2, [R7, #0]
0x032A	0x0092    LSLS	R2, R2, #2
0x032C	0x189A    ADDS	R2, R3, R2
0x032E	0x6812    LDR	R2, [R2, #0]
0x0330	0x6812    LDR	R2, [R2, #0]
0x0332	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1590 :: 		
0x0334	0x783A    LDRB	R2, [R7, #0]
0x0336	0x0092    LSLS	R2, R2, #2
0x0338	0x189A    ADDS	R2, R3, R2
0x033A	0x6812    LDR	R2, [R2, #0]
0x033C	0x3210    ADDS	R2, #16
0x033E	0x6812    LDR	R2, [R2, #0]
0x0340	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1592 :: 		
0x0342	0xF2070214  ADDW	R2, R7, #20
0x0346	0x6812    LDR	R2, [R2, #0]
0x0348	0xB952    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer111
;usb_core.c, 1594 :: 		
0x034A	0x2300    MOVS	R3, #0
0x034C	0x9A02    LDR	R2, [SP, #8]
0x034E	0xF3630212  BFI	R2, R3, #0, #19
0x0352	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1595 :: 		
0x0354	0x2301    MOVS	R3, #1
0x0356	0x9A02    LDR	R2, [SP, #8]
0x0358	0xF36342DC  BFI	R2, R3, #19, #10
0x035C	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1596 :: 		
0x035E	0xE01D    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer112
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer111:
;usb_core.c, 1604 :: 		
0x0360	0xF2070414  ADDW	R4, R7, #20
0x0364	0x6822    LDR	R2, [R4, #0]
0x0366	0x4613    MOV	R3, R2
0x0368	0x9A02    LDR	R2, [SP, #8]
0x036A	0xF3630212  BFI	R2, R3, #0, #19
0x036E	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1605 :: 		
0x0370	0x6822    LDR	R2, [R4, #0]
0x0372	0x1E54    SUBS	R4, R2, #1
0x0374	0xF2070208  ADDW	R2, R7, #8
0x0378	0x6813    LDR	R3, [R2, #0]
0x037A	0x18E2    ADDS	R2, R4, R3
0x037C	0xFBB2F2F3  UDIV	R2, R2, R3
0x0380	0x4613    MOV	R3, R2
0x0382	0x9A02    LDR	R2, [SP, #8]
0x0384	0xF36342DC  BFI	R2, R3, #19, #10
0x0388	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1607 :: 		
0x038A	0x1CFA    ADDS	R2, R7, #3
0x038C	0x7812    LDRB	R2, [R2, #0]
0x038E	0x2A01    CMP	R2, #1
0x0390	0xD104    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer113
;usb_core.c, 1609 :: 		
0x0392	0x2301    MOVS	R3, #1
0x0394	0x9A02    LDR	R2, [SP, #8]
0x0396	0xF363725E  BFI	R2, R3, #29, #2
0x039A	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1610 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer113:
;usb_core.c, 1611 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer112:
;usb_core.c, 1612 :: 		
0x039C	0xF206020C  ADDW	R2, R6, #12
0x03A0	0xF202030C  ADDW	R3, R2, #12
0x03A4	0x783A    LDRB	R2, [R7, #0]
0x03A6	0x0092    LSLS	R2, R2, #2
0x03A8	0x189A    ADDS	R2, R3, R2
0x03AA	0x6812    LDR	R2, [R2, #0]
0x03AC	0xF2020310  ADDW	R3, R2, #16
0x03B0	0x9A02    LDR	R2, [SP, #8]
0x03B2	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1614 :: 		
0x03B4	0x1CF2    ADDS	R2, R6, #3
0x03B6	0x7812    LDRB	R2, [R2, #0]
0x03B8	0x2A01    CMP	R2, #1
0x03BA	0xD10E    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer114
;usb_core.c, 1616 :: 		
0x03BC	0xF206020C  ADDW	R2, R6, #12
0x03C0	0xF202030C  ADDW	R3, R2, #12
0x03C4	0x783A    LDRB	R2, [R7, #0]
0x03C6	0x0092    LSLS	R2, R2, #2
0x03C8	0x189A    ADDS	R2, R3, R2
0x03CA	0x6812    LDR	R2, [R2, #0]
0x03CC	0xF2020314  ADDW	R3, R2, #20
0x03D0	0xF2070210  ADDW	R2, R7, #16
0x03D4	0x6812    LDR	R2, [R2, #0]
0x03D6	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1617 :: 		
0x03D8	0xE018    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer115
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer114:
;usb_core.c, 1620 :: 		
0x03DA	0x1CFA    ADDS	R2, R7, #3
0x03DC	0x7812    LDRB	R2, [R2, #0]
0x03DE	0x2A01    CMP	R2, #1
0x03E0	0xD014    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer116
;usb_core.c, 1623 :: 		
0x03E2	0xF2070214  ADDW	R2, R7, #20
0x03E6	0x6812    LDR	R2, [R2, #0]
0x03E8	0x2A00    CMP	R2, #0
0x03EA	0xD90F    BLS	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer117
;usb_core.c, 1625 :: 		
0x03EC	0x783B    LDRB	R3, [R7, #0]
0x03EE	0x2201    MOVS	R2, #1
0x03F0	0x409A    LSLS	R2, R3
0x03F2	0xB292    UXTH	R2, R2
; fifoemptymsk start address is: 0 (R0)
0x03F4	0xB290    UXTH	R0, R2
;usb_core.c, 1626 :: 		
0x03F6	0xF206020C  ADDW	R2, R6, #12
0x03FA	0x1D12    ADDS	R2, R2, #4
0x03FC	0x6812    LDR	R2, [R2, #0]
0x03FE	0xF2020334  ADDW	R3, R2, #52
0x0402	0x681A    LDR	R2, [R3, #0]
0x0404	0xF00232FF  AND	R2, R2, #-1
0x0408	0x4302    ORRS	R2, R0
; fifoemptymsk end address is: 0 (R0)
0x040A	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1627 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer117:
;usb_core.c, 1628 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer116:
;usb_core.c, 1629 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer115:
;usb_core.c, 1632 :: 		
0x040C	0x1CFA    ADDS	R2, R7, #3
0x040E	0x7812    LDRB	R2, [R2, #0]
0x0410	0x2A01    CMP	R2, #1
0x0412	0xD119    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer118
;usb_core.c, 1634 :: 		
0x0414	0xF206020C  ADDW	R2, R6, #12
0x0418	0x1D12    ADDS	R2, R2, #4
0x041A	0x6812    LDR	R2, [R2, #0]
0x041C	0x3208    ADDS	R2, #8
0x041E	0x6812    LDR	R2, [R2, #0]
0x0420	0x9203    STR	R2, [SP, #12]
;usb_core.c, 1636 :: 		
0x0422	0x9A03    LDR	R2, [SP, #12]
0x0424	0xF3C2220D  UBFX	R2, R2, #8, #14
0x0428	0xF0020201  AND	R2, R2, #1
0x042C	0xB932    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer119
;usb_core.c, 1638 :: 		
0x042E	0xF89D2007  LDRB	R2, [SP, #7]
0x0432	0xF0420220  ORR	R2, R2, #32
0x0436	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1639 :: 		
0x043A	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer120
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer119:
;usb_core.c, 1642 :: 		
0x043C	0xF89D2007  LDRB	R2, [SP, #7]
0x0440	0xF0420210  ORR	R2, R2, #16
0x0444	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1643 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer120:
;usb_core.c, 1644 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer118:
;usb_core.c, 1647 :: 		
0x0448	0xF89D2007  LDRB	R2, [SP, #7]
0x044C	0xF0420204  ORR	R2, R2, #4
0x0450	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1648 :: 		
0x0454	0xF89D2007  LDRB	R2, [SP, #7]
0x0458	0xF0420280  ORR	R2, R2, #128
0x045C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1649 :: 		
0x0460	0xF206020C  ADDW	R2, R6, #12
0x0464	0xF202030C  ADDW	R3, R2, #12
0x0468	0x783A    LDRB	R2, [R7, #0]
0x046A	0x0092    LSLS	R2, R2, #2
0x046C	0x189A    ADDS	R2, R3, R2
0x046E	0x6813    LDR	R3, [R2, #0]
0x0470	0x9A01    LDR	R2, [SP, #4]
0x0472	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1651 :: 		
0x0474	0x1CFA    ADDS	R2, R7, #3
0x0476	0x7812    LDRB	R2, [R2, #0]
0x0478	0x2A01    CMP	R2, #1
0x047A	0xD10E    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer121
;usb_core.c, 1653 :: 		
0x047C	0xF2070214  ADDW	R2, R7, #20
0x0480	0x6812    LDR	R2, [R2, #0]
0x0482	0xB294    UXTH	R4, R2
0x0484	0x783A    LDRB	R2, [R7, #0]
0x0486	0xB2D3    UXTB	R3, R2
0x0488	0xF207020C  ADDW	R2, R7, #12
; ep end address is: 28 (R7)
0x048C	0x6812    LDR	R2, [R2, #0]
0x048E	0x4611    MOV	R1, R2
0x0490	0xB2DA    UXTB	R2, R3
0x0492	0xB2A3    UXTH	R3, R4
0x0494	0x4630    MOV	R0, R6
; pdev end address is: 24 (R6)
0x0496	0xF7FFFE97  BL	__Lib_USB_32F10x_CL_USB_OTG_WritePacket+0
;usb_core.c, 1654 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer121:
;usb_core.c, 1655 :: 		
0x049A	0xE084    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer122
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer110:
;usb_core.c, 1659 :: 		
; ep start address is: 28 (R7)
; pdev start address is: 24 (R6)
0x049C	0xF206020C  ADDW	R2, R6, #12
0x04A0	0xF2020348  ADDW	R3, R2, #72
0x04A4	0x783A    LDRB	R2, [R7, #0]
0x04A6	0x0092    LSLS	R2, R2, #2
0x04A8	0x189A    ADDS	R2, R3, R2
0x04AA	0x6812    LDR	R2, [R2, #0]
0x04AC	0x6812    LDR	R2, [R2, #0]
0x04AE	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1660 :: 		
0x04B0	0x783A    LDRB	R2, [R7, #0]
0x04B2	0x0092    LSLS	R2, R2, #2
0x04B4	0x189A    ADDS	R2, R3, R2
0x04B6	0x6812    LDR	R2, [R2, #0]
0x04B8	0x3210    ADDS	R2, #16
0x04BA	0x6812    LDR	R2, [R2, #0]
0x04BC	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1665 :: 		
0x04BE	0xF2070214  ADDW	R2, R7, #20
0x04C2	0x6812    LDR	R2, [R2, #0]
0x04C4	0xB96A    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer123
;usb_core.c, 1667 :: 		
0x04C6	0xF2070208  ADDW	R2, R7, #8
0x04CA	0x6812    LDR	R2, [R2, #0]
0x04CC	0x4613    MOV	R3, R2
0x04CE	0x9A02    LDR	R2, [SP, #8]
0x04D0	0xF3630212  BFI	R2, R3, #0, #19
0x04D4	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1668 :: 		
0x04D6	0x2301    MOVS	R3, #1
0x04D8	0x9A02    LDR	R2, [SP, #8]
0x04DA	0xF36342DC  BFI	R2, R3, #19, #10
0x04DE	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1669 :: 		
0x04E0	0xE019    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer124
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer123:
;usb_core.c, 1672 :: 		
0x04E2	0xF2070214  ADDW	R2, R7, #20
0x04E6	0x6815    LDR	R5, [R2, #0]
0x04E8	0xF2070408  ADDW	R4, R7, #8
0x04EC	0x6823    LDR	R3, [R4, #0]
0x04EE	0x1E5A    SUBS	R2, R3, #1
0x04F0	0x18AA    ADDS	R2, R5, R2
0x04F2	0xFBB2F2F3  UDIV	R2, R2, R3
0x04F6	0x4613    MOV	R3, R2
0x04F8	0x9A02    LDR	R2, [SP, #8]
0x04FA	0xF36342DC  BFI	R2, R3, #19, #10
0x04FE	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1673 :: 		
0x0500	0x9A02    LDR	R2, [SP, #8]
0x0502	0xF3C242C9  UBFX	R2, R2, #19, #10
0x0506	0x4613    MOV	R3, R2
0x0508	0x6822    LDR	R2, [R4, #0]
0x050A	0x435A    MULS	R2, R3, R2
0x050C	0x4613    MOV	R3, R2
0x050E	0x9A02    LDR	R2, [SP, #8]
0x0510	0xF3630212  BFI	R2, R3, #0, #19
0x0514	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1674 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer124:
;usb_core.c, 1675 :: 		
0x0516	0xF206020C  ADDW	R2, R6, #12
0x051A	0xF2020348  ADDW	R3, R2, #72
0x051E	0x783A    LDRB	R2, [R7, #0]
0x0520	0x0092    LSLS	R2, R2, #2
0x0522	0x189A    ADDS	R2, R3, R2
0x0524	0x6812    LDR	R2, [R2, #0]
0x0526	0xF2020310  ADDW	R3, R2, #16
0x052A	0x9A02    LDR	R2, [SP, #8]
0x052C	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1677 :: 		
0x052E	0x1CF2    ADDS	R2, R6, #3
0x0530	0x7812    LDRB	R2, [R2, #0]
0x0532	0x2A01    CMP	R2, #1
0x0534	0xD10D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer125
;usb_core.c, 1679 :: 		
0x0536	0xF206020C  ADDW	R2, R6, #12
0x053A	0xF2020348  ADDW	R3, R2, #72
0x053E	0x783A    LDRB	R2, [R7, #0]
0x0540	0x0092    LSLS	R2, R2, #2
0x0542	0x189A    ADDS	R2, R3, R2
0x0544	0x6812    LDR	R2, [R2, #0]
0x0546	0xF2020314  ADDW	R3, R2, #20
0x054A	0xF2070210  ADDW	R2, R7, #16
0x054E	0x6812    LDR	R2, [R2, #0]
0x0550	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1680 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer125:
;usb_core.c, 1682 :: 		
0x0552	0x1CFA    ADDS	R2, R7, #3
0x0554	0x7812    LDRB	R2, [R2, #0]
0x0556	0x2A01    CMP	R2, #1
0x0558	0xD10F    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer126
;usb_core.c, 1684 :: 		
0x055A	0x1D7A    ADDS	R2, R7, #5
0x055C	0x7812    LDRB	R2, [R2, #0]
0x055E	0xB132    CBZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer127
;usb_core.c, 1686 :: 		
0x0560	0xF89D2007  LDRB	R2, [SP, #7]
0x0564	0xF0420220  ORR	R2, R2, #32
0x0568	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1687 :: 		
0x056C	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer128
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer127:
;usb_core.c, 1690 :: 		
0x056E	0xF89D2007  LDRB	R2, [SP, #7]
0x0572	0xF0420210  ORR	R2, R2, #16
0x0576	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1691 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer128:
;usb_core.c, 1692 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer126:
;usb_core.c, 1694 :: 		
0x057A	0xF89D2007  LDRB	R2, [SP, #7]
0x057E	0xF0420204  ORR	R2, R2, #4
0x0582	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1695 :: 		
0x0586	0xF89D2007  LDRB	R2, [SP, #7]
0x058A	0xF0420280  ORR	R2, R2, #128
0x058E	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1696 :: 		
0x0592	0xF206020C  ADDW	R2, R6, #12
; pdev end address is: 24 (R6)
0x0596	0xF2020348  ADDW	R3, R2, #72
0x059A	0x783A    LDRB	R2, [R7, #0]
; ep end address is: 28 (R7)
0x059C	0x0092    LSLS	R2, R2, #2
0x059E	0x189A    ADDS	R2, R3, R2
0x05A0	0x6813    LDR	R3, [R2, #0]
0x05A2	0x9A01    LDR	R2, [SP, #4]
0x05A4	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1697 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer122:
;usb_core.c, 1698 :: 		
0x05A6	0xFA5FF088  UXTB	R0, R8
; status end address is: 32 (R8)
;usb_core.c, 1699 :: 		
L_end_USB_OTG_EPStartXfer:
0x05AA	0xF8DDE000  LDR	LR, [SP, #0]
0x05AE	0xB004    ADD	SP, SP, #16
0x05B0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPStartXfer
__Lib_USB_32F10x_CL_USB_OTG_WritePacket:
;usb_core.c, 171 :: 		
; len start address is: 12 (R3)
; ch_ep_num start address is: 8 (R2)
; src start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x01C8	0xB081    SUB	SP, SP, #4
0x01CA	0xF8AD3000  STRH	R3, [SP, #0]
0x01CE	0x4605    MOV	R5, R0
0x01D0	0xB2D3    UXTB	R3, R2
0x01D2	0xF8BD2000  LDRH	R2, [SP, #0]
; len end address is: 12 (R3)
; ch_ep_num end address is: 8 (R2)
; src end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; src start address is: 4 (R1)
; ch_ep_num start address is: 12 (R3)
; len start address is: 8 (R2)
;usb_core.c, 173 :: 		
; status start address is: 0 (R0)
0x01D6	0x2000    MOVS	R0, #0
;usb_core.c, 174 :: 		
0x01D8	0x1CEC    ADDS	R4, R5, #3
0x01DA	0x7824    LDRB	R4, [R4, #0]
0x01DC	0xB9B4    CBNZ	R4, L___Lib_USB_32F10x_CL_USB_OTG_WritePacket551
;usb_core.c, 176 :: 		
;usb_core.c, 179 :: 		
0x01DE	0x1CD2    ADDS	R2, R2, #3
; len end address is: 8 (R2)
0x01E0	0x0892    LSRS	R2, R2, #2
; count32b start address is: 8 (R2)
0x01E2	0xB292    UXTH	R2, R2
;usb_core.c, 180 :: 		
0x01E4	0xF205040C  ADDW	R4, R5, #12
; pdev end address is: 20 (R5)
0x01E8	0xF20405C4  ADDW	R5, R4, #196
0x01EC	0x009C    LSLS	R4, R3, #2
; ch_ep_num end address is: 12 (R3)
0x01EE	0x192C    ADDS	R4, R5, R4
0x01F0	0x6824    LDR	R4, [R4, #0]
; fifo start address is: 12 (R3)
0x01F2	0x4623    MOV	R3, R4
;usb_core.c, 181 :: 		
; i start address is: 20 (R5)
0x01F4	0x2500    MOVS	R5, #0
; src end address is: 4 (R1)
; fifo end address is: 12 (R3)
; count32b end address is: 8 (R2)
; i end address is: 20 (R5)
; status end address is: 0 (R0)
0x01F6	0x9300    STR	R3, [SP, #0]
0x01F8	0x460B    MOV	R3, R1
0x01FA	0x9900    LDR	R1, [SP, #0]
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket45:
; i start address is: 20 (R5)
; fifo start address is: 4 (R1)
; fifo start address is: 4 (R1)
; fifo end address is: 4 (R1)
; count32b start address is: 8 (R2)
; status start address is: 0 (R0)
; src start address is: 12 (R3)
0x01FC	0x4295    CMP	R5, R2
0x01FE	0xD204    BCS	L___Lib_USB_32F10x_CL_USB_OTG_WritePacket46
; fifo end address is: 4 (R1)
;usb_core.c, 183 :: 		
; fifo start address is: 4 (R1)
0x0200	0x681C    LDR	R4, [R3, #0]
0x0202	0x600C    STR	R4, [R1, #0]
;usb_core.c, 181 :: 		
0x0204	0x1C6D    ADDS	R5, R5, #1
0x0206	0x1D1B    ADDS	R3, R3, #4
;usb_core.c, 184 :: 		
; fifo end address is: 4 (R1)
; count32b end address is: 8 (R2)
; i end address is: 20 (R5)
; src end address is: 12 (R3)
0x0208	0xE7F8    B	L___Lib_USB_32F10x_CL_USB_OTG_WritePacket45
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket46:
;usb_core.c, 185 :: 		
0x020A	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_WritePacket44
; status end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket551:
;usb_core.c, 174 :: 		
;usb_core.c, 185 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket44:
;usb_core.c, 186 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;usb_core.c, 187 :: 		
L_end_USB_OTG_WritePacket:
0x020C	0xB001    ADD	SP, SP, #4
0x020E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_WritePacket
__Lib_USB_32F10x_CL_DCD_EP_Open:
;usb_dcd.c, 158 :: 		
; ep_type start address is: 12 (R3)
; ep_mps start address is: 8 (R2)
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0D60	0xB081    SUB	SP, SP, #4
0x0D62	0xF8CDE000  STR	LR, [SP, #0]
0x0D66	0x4607    MOV	R7, R0
; ep_type end address is: 12 (R3)
; ep_mps end address is: 8 (R2)
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
; ep_addr start address is: 4 (R1)
; ep_mps start address is: 8 (R2)
; ep_type start address is: 12 (R3)
;usb_dcd.c, 162 :: 		
0x0D68	0xF0010480  AND	R4, R1, #128
0x0D6C	0xB2E4    UXTB	R4, R4
0x0D6E	0x2C80    CMP	R4, #128
0x0D70	0xD10A    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Open192
;usb_dcd.c, 164 :: 		
0x0D72	0xF5077488  ADD	R4, R7, #272
0x0D76	0xF204060C  ADDW	R6, R4, #12
0x0D7A	0xF001057F  AND	R5, R1, #127
0x0D7E	0xB2ED    UXTB	R5, R5
0x0D80	0x2428    MOVS	R4, #40
0x0D82	0x436C    MULS	R4, R5, R4
0x0D84	0x1936    ADDS	R6, R6, R4
; ep start address is: 24 (R6)
;usb_dcd.c, 165 :: 		
; ep end address is: 24 (R6)
0x0D86	0xE009    B	L___Lib_USB_32F10x_CL_DCD_EP_Open193
L___Lib_USB_32F10x_CL_DCD_EP_Open192:
;usb_dcd.c, 168 :: 		
0x0D88	0xF5077488  ADD	R4, R7, #272
0x0D8C	0xF5047619  ADD	R6, R4, #612
0x0D90	0xF001057F  AND	R5, R1, #127
0x0D94	0xB2ED    UXTB	R5, R5
0x0D96	0x2428    MOVS	R4, #40
0x0D98	0x436C    MULS	R4, R5, R4
0x0D9A	0x1936    ADDS	R6, R6, R4
; ep start address is: 24 (R6)
; ep end address is: 24 (R6)
;usb_dcd.c, 169 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Open193:
;usb_dcd.c, 170 :: 		
; ep start address is: 24 (R6)
0x0D9C	0xF001047F  AND	R4, R1, #127
0x0DA0	0x7034    STRB	R4, [R6, #0]
;usb_dcd.c, 172 :: 		
0x0DA2	0x1C75    ADDS	R5, R6, #1
0x0DA4	0xF0010480  AND	R4, R1, #128
0x0DA8	0xB2E4    UXTB	R4, R4
; ep_addr end address is: 4 (R1)
0x0DAA	0x2C00    CMP	R4, #0
0x0DAC	0xF2400400  MOVW	R4, #0
0x0DB0	0xD000    BEQ	L___Lib_USB_32F10x_CL_DCD_EP_Open707
0x0DB2	0x2401    MOVS	R4, #1
L___Lib_USB_32F10x_CL_DCD_EP_Open707:
0x0DB4	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 173 :: 		
0x0DB6	0xF2060408  ADDW	R4, R6, #8
0x0DBA	0x6022    STR	R2, [R4, #0]
; ep_mps end address is: 8 (R2)
;usb_dcd.c, 174 :: 		
0x0DBC	0x1CF4    ADDS	R4, R6, #3
0x0DBE	0x7023    STRB	R3, [R4, #0]
;usb_dcd.c, 175 :: 		
0x0DC0	0x1C74    ADDS	R4, R6, #1
0x0DC2	0x7824    LDRB	R4, [R4, #0]
0x0DC4	0xB114    CBZ	R4, L___Lib_USB_32F10x_CL_DCD_EP_Open194
;usb_dcd.c, 178 :: 		
0x0DC6	0x1DB5    ADDS	R5, R6, #6
0x0DC8	0x7834    LDRB	R4, [R6, #0]
0x0DCA	0x802C    STRH	R4, [R5, #0]
;usb_dcd.c, 179 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Open194:
;usb_dcd.c, 181 :: 		
0x0DCC	0x2B02    CMP	R3, #2
0x0DCE	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Open195
; ep_type end address is: 12 (R3)
;usb_dcd.c, 183 :: 		
0x0DD0	0x1D35    ADDS	R5, R6, #4
0x0DD2	0x2400    MOVS	R4, #0
0x0DD4	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 184 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Open195:
;usb_dcd.c, 185 :: 		
0x0DD6	0x4631    MOV	R1, R6
; ep end address is: 24 (R6)
0x0DD8	0x4638    MOV	R0, R7
; pdev end address is: 28 (R7)
0x0DDA	0xF7FFFD35  BL	__Lib_USB_32F10x_CL_USB_OTG_EPActivate+0
;usb_dcd.c, 186 :: 		
0x0DDE	0x2000    MOVS	R0, #0
;usb_dcd.c, 187 :: 		
L_end_DCD_EP_Open:
0x0DE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE4	0xB001    ADD	SP, SP, #4
0x0DE6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Open
__Lib_USB_32F10x_CL_USB_OTG_EPActivate:
;usb_core.c, 1483 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0848	0xB083    SUB	SP, SP, #12
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; ep start address is: 4 (R1)
;usb_core.c, 1485 :: 		
; status start address is: 20 (R5)
0x084A	0x2500    MOVS	R5, #0
;usb_core.c, 1491 :: 		
0x084C	0x2200    MOVS	R2, #0
0x084E	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1492 :: 		
0x0850	0x2200    MOVS	R2, #0
0x0852	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1494 :: 		
0x0854	0x1C4A    ADDS	R2, R1, #1
0x0856	0x7812    LDRB	R2, [R2, #0]
0x0858	0x2A01    CMP	R2, #1
0x085A	0xD111    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPActivate105
;usb_core.c, 1496 :: 		
0x085C	0xF200020C  ADDW	R2, R0, #12
0x0860	0xF202040C  ADDW	R4, R2, #12
0x0864	0x780B    LDRB	R3, [R1, #0]
0x0866	0x009A    LSLS	R2, R3, #2
0x0868	0x18A2    ADDS	R2, R4, R2
0x086A	0x6814    LDR	R4, [R2, #0]
; addr start address is: 16 (R4)
;usb_core.c, 1497 :: 		
0x086C	0x2201    MOVS	R2, #1
0x086E	0x409A    LSLS	R2, R3
0x0870	0xB293    UXTH	R3, R2
0x0872	0xF8BD2008  LDRH	R2, [SP, #8]
0x0876	0xF363020F  BFI	R2, R3, #0, #16
0x087A	0xF8AD2008  STRH	R2, [SP, #8]
;usb_core.c, 1498 :: 		
; addr end address is: 16 (R4)
0x087E	0xE00F    B	L___Lib_USB_32F10x_CL_USB_OTG_EPActivate106
L___Lib_USB_32F10x_CL_USB_OTG_EPActivate105:
;usb_core.c, 1501 :: 		
0x0880	0xF200020C  ADDW	R2, R0, #12
0x0884	0xF2020448  ADDW	R4, R2, #72
0x0888	0x780B    LDRB	R3, [R1, #0]
0x088A	0x009A    LSLS	R2, R3, #2
0x088C	0x18A2    ADDS	R2, R4, R2
0x088E	0x6814    LDR	R4, [R2, #0]
; addr start address is: 16 (R4)
;usb_core.c, 1502 :: 		
0x0890	0x2201    MOVS	R2, #1
0x0892	0x409A    LSLS	R2, R3
0x0894	0xB292    UXTH	R2, R2
0x0896	0xB293    UXTH	R3, R2
0x0898	0x9A02    LDR	R2, [SP, #8]
0x089A	0xF363421F  BFI	R2, R3, #16, #16
0x089E	0x9202    STR	R2, [SP, #8]
; addr end address is: 16 (R4)
;usb_core.c, 1503 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPActivate106:
;usb_core.c, 1506 :: 		
; addr start address is: 16 (R4)
0x08A0	0x6822    LDR	R2, [R4, #0]
0x08A2	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1507 :: 		
0x08A4	0xF89D3005  LDRB	R3, [SP, #5]
0x08A8	0xF3C312C0  UBFX	R2, R3, #7, #1
0x08AC	0xBB2A    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPActivate107
;usb_core.c, 1509 :: 		
0x08AE	0xF2010208  ADDW	R2, R1, #8
0x08B2	0x6812    LDR	R2, [R2, #0]
0x08B4	0xB293    UXTH	R3, R2
0x08B6	0xF8BD2004  LDRH	R2, [SP, #4]
0x08BA	0xF363020A  BFI	R2, R3, #0, #11
0x08BE	0xF8AD2004  STRH	R2, [SP, #4]
;usb_core.c, 1510 :: 		
0x08C2	0x1CCA    ADDS	R2, R1, #3
0x08C4	0x7812    LDRB	R2, [R2, #0]
0x08C6	0xB2D3    UXTB	R3, R2
0x08C8	0x9A01    LDR	R2, [SP, #4]
0x08CA	0xF3634293  BFI	R2, R3, #18, #2
0x08CE	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1511 :: 		
0x08D0	0x1D8A    ADDS	R2, R1, #6
; ep end address is: 4 (R1)
0x08D2	0x8812    LDRH	R2, [R2, #0]
0x08D4	0xB293    UXTH	R3, R2
0x08D6	0x9A01    LDR	R2, [SP, #4]
0x08D8	0xF3635299  BFI	R2, R3, #22, #4
0x08DC	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1512 :: 		
0x08DE	0xF89D2007  LDRB	R2, [SP, #7]
0x08E2	0xF0420210  ORR	R2, R2, #16
0x08E6	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1513 :: 		
0x08EA	0xF89D2005  LDRB	R2, [SP, #5]
0x08EE	0xF0420280  ORR	R2, R2, #128
0x08F2	0xF88D2005  STRB	R2, [SP, #5]
;usb_core.c, 1514 :: 		
0x08F6	0x9A01    LDR	R2, [SP, #4]
0x08F8	0x6022    STR	R2, [R4, #0]
; addr end address is: 16 (R4)
;usb_core.c, 1515 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPActivate107:
;usb_core.c, 1524 :: 		
0x08FA	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x08FE	0x1D12    ADDS	R2, R2, #4
0x0900	0x6812    LDR	R2, [R2, #0]
0x0902	0xF202041C  ADDW	R4, R2, #28
0x0906	0x6822    LDR	R2, [R4, #0]
0x0908	0xF00233FF  AND	R3, R2, #-1
0x090C	0x9A02    LDR	R2, [SP, #8]
0x090E	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0912	0x6022    STR	R2, [R4, #0]
;usb_core.c, 1525 :: 		
0x0914	0xB2E8    UXTB	R0, R5
; status end address is: 20 (R5)
;usb_core.c, 1526 :: 		
L_end_USB_OTG_EPActivate:
0x0916	0xB003    ADD	SP, SP, #12
0x0918	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPActivate
__Lib_USB_32F10x_CL_USBD_HID_DeInit:
;usbd_hid_core.c, 332 :: 		
; pdev start address is: 0 (R0)
0x1CB0	0xB081    SUB	SP, SP, #4
0x1CB2	0xF8CDE000  STR	LR, [SP, #0]
0x1CB6	0x4680    MOV	R8, R0
; pdev end address is: 0 (R0)
; pdev start address is: 32 (R8)
;usbd_hid_core.c, 335 :: 		
0x1CB8	0x2181    MOVS	R1, #129
0x1CBA	0x4640    MOV	R0, R8
0x1CBC	0xF7FFF81C  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_hid_core.c, 336 :: 		
0x1CC0	0x2101    MOVS	R1, #1
0x1CC2	0x4640    MOV	R0, R8
; pdev end address is: 32 (R8)
0x1CC4	0xF7FFF818  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_hid_core.c, 339 :: 		
0x1CC8	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 340 :: 		
L_end_USBD_HID_DeInit:
0x1CCA	0xF8DDE000  LDR	LR, [SP, #0]
0x1CCE	0xB001    ADD	SP, SP, #4
0x1CD0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_HID_DeInit
__Lib_USB_32F10x_CL_DCD_EP_Close:
;usb_dcd.c, 194 :: 		
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0CF8	0xB081    SUB	SP, SP, #4
0x0CFA	0xF8CDE000  STR	LR, [SP, #0]
0x0CFE	0x4606    MOV	R6, R0
0x0D00	0xB2CF    UXTB	R7, R1
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
; ep_addr start address is: 28 (R7)
;usb_dcd.c, 198 :: 		
0x0D02	0xF0070280  AND	R2, R7, #128
0x0D06	0xB2D2    UXTB	R2, R2
0x0D08	0x2A80    CMP	R2, #128
0x0D0A	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Close196
;usb_dcd.c, 200 :: 		
0x0D0C	0xF5067088  ADD	R0, R6, #272
0x0D10	0x300C    ADDS	R0, #12
0x0D12	0xF007037F  AND	R3, R7, #127
0x0D16	0xB2DB    UXTB	R3, R3
0x0D18	0x2228    MOVS	R2, #40
0x0D1A	0x435A    MULS	R2, R3, R2
0x0D1C	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
;usb_dcd.c, 201 :: 		
; ep end address is: 0 (R0)
0x0D1E	0xE009    B	L___Lib_USB_32F10x_CL_DCD_EP_Close197
L___Lib_USB_32F10x_CL_DCD_EP_Close196:
;usb_dcd.c, 204 :: 		
0x0D20	0xF5067088  ADD	R0, R6, #272
0x0D24	0xF5007019  ADD	R0, R0, #612
0x0D28	0xF007037F  AND	R3, R7, #127
0x0D2C	0xB2DB    UXTB	R3, R3
0x0D2E	0x2228    MOVS	R2, #40
0x0D30	0x435A    MULS	R2, R3, R2
0x0D32	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;usb_dcd.c, 205 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Close197:
;usb_dcd.c, 206 :: 		
; ep start address is: 0 (R0)
0x0D34	0xF007027F  AND	R2, R7, #127
0x0D38	0x7002    STRB	R2, [R0, #0]
;usb_dcd.c, 207 :: 		
0x0D3A	0x1C43    ADDS	R3, R0, #1
0x0D3C	0xF0070280  AND	R2, R7, #128
0x0D40	0xB2D2    UXTB	R2, R2
; ep_addr end address is: 28 (R7)
0x0D42	0x2A00    CMP	R2, #0
0x0D44	0xF2400200  MOVW	R2, #0
0x0D48	0xD000    BEQ	L___Lib_USB_32F10x_CL_DCD_EP_Close709
0x0D4A	0x2201    MOVS	R2, #1
L___Lib_USB_32F10x_CL_DCD_EP_Close709:
0x0D4C	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 208 :: 		
0x0D4E	0x4601    MOV	R1, R0
; ep end address is: 0 (R0)
0x0D50	0x4630    MOV	R0, R6
; pdev end address is: 24 (R6)
0x0D52	0xF7FFFD31  BL	__Lib_USB_32F10x_CL_USB_OTG_EPDeactivate+0
;usb_dcd.c, 209 :: 		
0x0D56	0x2000    MOVS	R0, #0
;usb_dcd.c, 210 :: 		
L_end_DCD_EP_Close:
0x0D58	0xF8DDE000  LDR	LR, [SP, #0]
0x0D5C	0xB001    ADD	SP, SP, #4
0x0D5E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Close
__Lib_USB_32F10x_CL_USB_OTG_EPDeactivate:
;usb_core.c, 1534 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x07B8	0xB083    SUB	SP, SP, #12
0x07BA	0x460D    MOV	R5, R1
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; ep start address is: 20 (R5)
;usb_core.c, 1536 :: 		
; status start address is: 4 (R1)
0x07BC	0x2100    MOVS	R1, #0
;usb_core.c, 1541 :: 		
0x07BE	0x2200    MOVS	R2, #0
0x07C0	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1542 :: 		
0x07C2	0x2200    MOVS	R2, #0
0x07C4	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1544 :: 		
0x07C6	0x1C6A    ADDS	R2, R5, #1
0x07C8	0x7812    LDRB	R2, [R2, #0]
0x07CA	0x2A01    CMP	R2, #1
0x07CC	0xD112    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate108
;usb_core.c, 1546 :: 		
0x07CE	0xF200020C  ADDW	R2, R0, #12
0x07D2	0xF202040C  ADDW	R4, R2, #12
0x07D6	0x782B    LDRB	R3, [R5, #0]
; ep end address is: 20 (R5)
0x07D8	0x009A    LSLS	R2, R3, #2
0x07DA	0x18A2    ADDS	R2, R4, R2
0x07DC	0x6814    LDR	R4, [R2, #0]
; addr start address is: 16 (R4)
;usb_core.c, 1547 :: 		
0x07DE	0x2201    MOVS	R2, #1
0x07E0	0x409A    LSLS	R2, R3
0x07E2	0xB293    UXTH	R3, R2
0x07E4	0xF8BD2008  LDRH	R2, [SP, #8]
0x07E8	0xF363020F  BFI	R2, R3, #0, #16
0x07EC	0xF8AD2008  STRH	R2, [SP, #8]
;usb_core.c, 1548 :: 		
0x07F0	0x4623    MOV	R3, R4
; addr end address is: 16 (R4)
0x07F2	0xE011    B	L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate109
L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate108:
;usb_core.c, 1551 :: 		
; ep start address is: 20 (R5)
0x07F4	0xF200020C  ADDW	R2, R0, #12
0x07F8	0xF2020448  ADDW	R4, R2, #72
0x07FC	0x782B    LDRB	R3, [R5, #0]
; ep end address is: 20 (R5)
0x07FE	0x009A    LSLS	R2, R3, #2
0x0800	0x18A2    ADDS	R2, R4, R2
0x0802	0x6812    LDR	R2, [R2, #0]
; addr start address is: 16 (R4)
0x0804	0x4614    MOV	R4, R2
;usb_core.c, 1552 :: 		
0x0806	0x2201    MOVS	R2, #1
0x0808	0x409A    LSLS	R2, R3
0x080A	0xB292    UXTH	R2, R2
0x080C	0xB293    UXTH	R3, R2
0x080E	0x9A02    LDR	R2, [SP, #8]
0x0810	0xF363421F  BFI	R2, R3, #16, #16
0x0814	0x9202    STR	R2, [SP, #8]
; addr end address is: 16 (R4)
0x0816	0x4623    MOV	R3, R4
;usb_core.c, 1553 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate109:
;usb_core.c, 1554 :: 		
; addr start address is: 12 (R3)
0x0818	0xF89D2005  LDRB	R2, [SP, #5]
0x081C	0xF36F12C7  BFC	R2, #7, #1
0x0820	0xF88D2005  STRB	R2, [SP, #5]
;usb_core.c, 1555 :: 		
0x0824	0x9A01    LDR	R2, [SP, #4]
0x0826	0x601A    STR	R2, [R3, #0]
; addr end address is: 12 (R3)
;usb_core.c, 1565 :: 		
0x0828	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x082C	0x1D12    ADDS	R2, R2, #4
0x082E	0x6812    LDR	R2, [R2, #0]
0x0830	0xF202041C  ADDW	R4, R2, #28
0x0834	0x6823    LDR	R3, [R4, #0]
0x0836	0x9A02    LDR	R2, [SP, #8]
0x0838	0x43D2    MVN	R2, R2
0x083A	0xEA030202  AND	R2, R3, R2, LSL #0
0x083E	0x6022    STR	R2, [R4, #0]
;usb_core.c, 1566 :: 		
0x0840	0xB2C8    UXTB	R0, R1
; status end address is: 4 (R1)
;usb_core.c, 1567 :: 		
L_end_USB_OTG_EPDeactivate:
0x0842	0xB003    ADD	SP, SP, #12
0x0844	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPDeactivate
__Lib_USB_32F10x_CL_USBD_HID_DataIn:
;usbd_hid_core.c, 472 :: 		
; pdev start address is: 0 (R0)
0x1D18	0xB081    SUB	SP, SP, #4
0x1D1A	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_hid_core.c, 477 :: 		
0x1D1E	0x2181    MOVS	R1, #129
; pdev end address is: 0 (R0)
0x1D20	0xF7FFFAAC  BL	__Lib_USB_32F10x_CL_DCD_EP_Flush+0
;usbd_hid_core.c, 478 :: 		
0x1D24	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 479 :: 		
L_end_USBD_HID_DataIn:
0x1D26	0xF8DDE000  LDR	LR, [SP, #0]
0x1D2A	0xB001    ADD	SP, SP, #4
0x1D2C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_HID_DataIn
__Lib_USB_32F10x_CL_DCD_EP_Flush:
;usb_dcd.c, 350 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x127C	0xB081    SUB	SP, SP, #4
0x127E	0xF8CDE000  STR	LR, [SP, #0]
0x1282	0x4605    MOV	R5, R0
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; epnum start address is: 4 (R1)
;usb_dcd.c, 353 :: 		
0x1284	0xF0010280  AND	R2, R1, #128
0x1288	0xB2D2    UXTB	R2, R2
0x128A	0x2A80    CMP	R2, #128
0x128C	0xD107    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Flush207
;usb_dcd.c, 355 :: 		
0x128E	0xF001027F  AND	R2, R1, #127
0x1292	0xB2D2    UXTB	R2, R2
; epnum end address is: 4 (R1)
0x1294	0xB2D1    UXTB	R1, R2
0x1296	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x1298	0xF000FB72  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo+0
;usb_dcd.c, 356 :: 		
0x129C	0xE002    B	L___Lib_USB_32F10x_CL_DCD_EP_Flush208
L___Lib_USB_32F10x_CL_DCD_EP_Flush207:
;usb_dcd.c, 359 :: 		
; pdev start address is: 20 (R5)
0x129E	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x12A0	0xF000FBA8  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo+0
;usb_dcd.c, 360 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Flush208:
;usb_dcd.c, 362 :: 		
0x12A4	0x2000    MOVS	R0, #0
;usb_dcd.c, 363 :: 		
L_end_DCD_EP_Flush:
0x12A6	0xF8DDE000  LDR	LR, [SP, #0]
0x12AA	0xB001    ADD	SP, SP, #4
0x12AC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Flush
__Lib_USB_32F10x_CL_USBD_GEN_Init:
;usbd_gen_core.c, 64 :: 		
; pdev start address is: 0 (R0)
0x1CD4	0xB081    SUB	SP, SP, #4
0x1CD6	0xF8CDE000  STR	LR, [SP, #0]
0x1CDA	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_gen_core.c, 67 :: 		
0x1CDC	0x4A0C    LDR	R2, [PC, #48]
0x1CDE	0x6812    LDR	R2, [R2, #0]
0x1CE0	0x2340    MOVS	R3, #64
0x1CE2	0x2101    MOVS	R1, #1
0x1CE4	0x4658    MOV	R0, R11
0x1CE6	0xF7FFF8B3  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_gen_core.c, 73 :: 		
0x1CEA	0x4A0A    LDR	R2, [PC, #40]
0x1CEC	0x8812    LDRH	R2, [R2, #0]
;usbd_gen_core.c, 74 :: 		
0x1CEE	0x2303    MOVS	R3, _USB_TRANSFER_TYPE
;usbd_gen_core.c, 73 :: 		
;usbd_gen_core.c, 72 :: 		
0x1CF0	0x2181    MOVS	R1, #129
;usbd_gen_core.c, 71 :: 		
0x1CF2	0x4658    MOV	R0, R11
;usbd_gen_core.c, 74 :: 		
0x1CF4	0xF7FFF834  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_gen_core.c, 79 :: 		
0x1CF8	0x4A06    LDR	R2, [PC, #24]
0x1CFA	0x8812    LDRH	R2, [R2, #0]
;usbd_gen_core.c, 80 :: 		
0x1CFC	0x2303    MOVS	R3, _USB_TRANSFER_TYPE
;usbd_gen_core.c, 79 :: 		
;usbd_gen_core.c, 78 :: 		
0x1CFE	0x2101    MOVS	R1, #1
;usbd_gen_core.c, 77 :: 		
0x1D00	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
;usbd_gen_core.c, 80 :: 		
0x1D02	0xF7FFF82D  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_gen_core.c, 82 :: 		
0x1D06	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 83 :: 		
L_end_USBD_GEN_Init:
0x1D08	0xF8DDE000  LDR	LR, [SP, #0]
0x1D0C	0xB001    ADD	SP, SP, #4
0x1D0E	0x4770    BX	LR
0x1D10	0x00382000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
0x1D14	0x00402000  	__Lib_USB_32F10x_CL_wMaxPacketSize+0
; end of __Lib_USB_32F10x_CL_USBD_GEN_Init
__Lib_USB_32F10x_CL_USBD_GEN_DeInit:
;usbd_gen_core.c, 93 :: 		
; pdev start address is: 0 (R0)
0x195C	0xB081    SUB	SP, SP, #4
0x195E	0xF8CDE000  STR	LR, [SP, #0]
0x1962	0x4680    MOV	R8, R0
; pdev end address is: 0 (R0)
; pdev start address is: 32 (R8)
;usbd_gen_core.c, 96 :: 		
0x1964	0x2181    MOVS	R1, #129
0x1966	0x4640    MOV	R0, R8
0x1968	0xF7FFF9C6  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_gen_core.c, 97 :: 		
0x196C	0x2101    MOVS	R1, #1
0x196E	0x4640    MOV	R0, R8
; pdev end address is: 32 (R8)
0x1970	0xF7FFF9C2  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_gen_core.c, 100 :: 		
0x1974	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 101 :: 		
L_end_USBD_GEN_DeInit:
0x1976	0xF8DDE000  LDR	LR, [SP, #0]
0x197A	0xB001    ADD	SP, SP, #4
0x197C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_GEN_DeInit
__Lib_USB_32F10x_CL_USBD_GEN_DataIn:
;usbd_gen_core.c, 216 :: 		
; pdev start address is: 0 (R0)
0x150C	0xB081    SUB	SP, SP, #4
0x150E	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_gen_core.c, 221 :: 		
0x1512	0x2181    MOVS	R1, #129
; pdev end address is: 0 (R0)
0x1514	0xF7FFFEB2  BL	__Lib_USB_32F10x_CL_DCD_EP_Flush+0
;usbd_gen_core.c, 222 :: 		
0x1518	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 223 :: 		
L_end_USBD_GEN_DataIn:
0x151A	0xF8DDE000  LDR	LR, [SP, #0]
0x151E	0xB001    ADD	SP, SP, #4
0x1520	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_GEN_DataIn
__Lib_USB_32F10x_CL_USBD_CtlContinueRx:
;usbd_ioreq.c, 167 :: 		
; len start address is: 8 (R2)
; pbuf start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x14EC	0xB081    SUB	SP, SP, #4
0x14EE	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; pbuf end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; pbuf start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_ioreq.c, 169 :: 		
; ret start address is: 44 (R11)
0x14F2	0xF2400B00  MOVW	R11, #0
;usbd_ioreq.c, 174 :: 		
0x14F6	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
;usbd_ioreq.c, 173 :: 		
0x14F8	0x460A    MOV	R2, R1
; pbuf end address is: 4 (R1)
;usbd_ioreq.c, 172 :: 		
0x14FA	0x2100    MOVS	R1, #0
;usbd_ioreq.c, 171 :: 		
; pdev end address is: 0 (R0)
;usbd_ioreq.c, 174 :: 		
0x14FC	0xF7FFFCA8  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_ioreq.c, 175 :: 		
0x1500	0xFA5FF08B  UXTB	R0, R11
; ret end address is: 44 (R11)
;usbd_ioreq.c, 176 :: 		
L_end_USBD_CtlContinueRx:
0x1504	0xF8DDE000  LDR	LR, [SP, #0]
0x1508	0xB001    ADD	SP, SP, #4
0x150A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlContinueRx
__Lib_USB_32F10x_CL_USBD_CtlSendStatus:
;usbd_ioreq.c, 183 :: 		
; pdev start address is: 0 (R0)
0x1558	0xB081    SUB	SP, SP, #4
0x155A	0xF8CDE000  STR	LR, [SP, #0]
0x155E	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_ioreq.c, 185 :: 		
; ret start address is: 48 (R12)
0x1560	0xF2400C00  MOVW	R12, #0
;usbd_ioreq.c, 186 :: 		
0x1564	0xF50B7188  ADD	R1, R11, #272
0x1568	0x1C4A    ADDS	R2, R1, #1
0x156A	0x2104    MOVS	R1, #4
0x156C	0x7011    STRB	R1, [R2, #0]
;usbd_ioreq.c, 190 :: 		
0x156E	0x2300    MOVS	R3, #0
;usbd_ioreq.c, 189 :: 		
0x1570	0x2200    MOVS	R2, #0
;usbd_ioreq.c, 188 :: 		
0x1572	0x2100    MOVS	R1, #0
;usbd_ioreq.c, 187 :: 		
0x1574	0x4658    MOV	R0, R11
;usbd_ioreq.c, 190 :: 		
0x1576	0xF7FFFCE7  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_ioreq.c, 192 :: 		
0x157A	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
0x157C	0xF7FFFCA2  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usbd_ioreq.c, 194 :: 		
0x1580	0xFA5FF08C  UXTB	R0, R12
; ret end address is: 48 (R12)
;usbd_ioreq.c, 195 :: 		
L_end_USBD_CtlSendStatus:
0x1584	0xF8DDE000  LDR	LR, [SP, #0]
0x1588	0xB001    ADD	SP, SP, #4
0x158A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlSendStatus
__Lib_USB_32F10x_CL_DCD_EP_Tx:
;usb_dcd.c, 264 :: 		
; buf_len start address is: 12 (R3)
; pbuf start address is: 8 (R2)
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0F48	0xB081    SUB	SP, SP, #4
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
0x0F4E	0x4681    MOV	R9, R0
; buf_len end address is: 12 (R3)
; pbuf end address is: 8 (R2)
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 36 (R9)
; ep_addr start address is: 4 (R1)
; pbuf start address is: 8 (R2)
; buf_len start address is: 12 (R3)
;usb_dcd.c, 268 :: 		
0x0F50	0xF5097488  ADD	R4, R9, #272
0x0F54	0xF204060C  ADDW	R6, R4, #12
0x0F58	0xF001057F  AND	R5, R1, #127
0x0F5C	0xB2ED    UXTB	R5, R5
0x0F5E	0x2428    MOVS	R4, #40
0x0F60	0x436C    MULS	R4, R5, R4
0x0F62	0x1934    ADDS	R4, R6, R4
; ep start address is: 40 (R10)
0x0F64	0x46A2    MOV	R10, R4
;usb_dcd.c, 271 :: 		
0x0F66	0x1C65    ADDS	R5, R4, #1
0x0F68	0x2401    MOVS	R4, #1
0x0F6A	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 272 :: 		
0x0F6C	0xF001047F  AND	R4, R1, #127
; ep_addr end address is: 4 (R1)
0x0F70	0xF88A4000  STRB	R4, [R10, #0]
;usb_dcd.c, 273 :: 		
0x0F74	0xF10A040C  ADD	R4, R10, #12
0x0F78	0x6022    STR	R2, [R4, #0]
;usb_dcd.c, 274 :: 		
0x0F7A	0xF10A0410  ADD	R4, R10, #16
0x0F7E	0x6022    STR	R2, [R4, #0]
; pbuf end address is: 8 (R2)
;usb_dcd.c, 275 :: 		
0x0F80	0xF10A0518  ADD	R5, R10, #24
0x0F84	0x2400    MOVS	R4, #0
0x0F86	0x602C    STR	R4, [R5, #0]
;usb_dcd.c, 276 :: 		
0x0F88	0xF10A0414  ADD	R4, R10, #20
0x0F8C	0x6023    STR	R3, [R4, #0]
; buf_len end address is: 12 (R3)
;usb_dcd.c, 278 :: 		
0x0F8E	0xF89A4000  LDRB	R4, [R10, #0]
0x0F92	0xB924    CBNZ	R4, L___Lib_USB_32F10x_CL_DCD_EP_Tx201
;usb_dcd.c, 280 :: 		
0x0F94	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x0F96	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x0F98	0xF7FFFB0C  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer+0
;usb_dcd.c, 281 :: 		
0x0F9C	0xE003    B	L___Lib_USB_32F10x_CL_DCD_EP_Tx202
L___Lib_USB_32F10x_CL_DCD_EP_Tx201:
;usb_dcd.c, 284 :: 		
; ep start address is: 40 (R10)
; pdev start address is: 36 (R9)
0x0F9E	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x0FA0	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x0FA2	0xF7FFF9AD  BL	__Lib_USB_32F10x_CL_USB_OTG_EPStartXfer+0
;usb_dcd.c, 285 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Tx202:
;usb_dcd.c, 286 :: 		
0x0FA6	0x2000    MOVS	R0, #0
;usb_dcd.c, 287 :: 		
L_end_DCD_EP_Tx:
0x0FA8	0xF8DDE000  LDR	LR, [SP, #0]
0x0FAC	0xB001    ADD	SP, SP, #4
0x0FAE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Tx
__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart:
;usb_core.c, 1920 :: 		
; pdev start address is: 0 (R0)
0x0EC4	0xB084    SUB	SP, SP, #16
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1923 :: 		
0x0EC6	0x2100    MOVS	R1, #0
0x0EC8	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1924 :: 		
0x0ECA	0x2203    MOVS	R2, #3
0x0ECC	0x9902    LDR	R1, [SP, #8]
0x0ECE	0xF362719F  BFI	R1, R2, #30, #2
0x0ED2	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1925 :: 		
0x0ED4	0x2201    MOVS	R2, #1
0x0ED6	0x9902    LDR	R1, [SP, #8]
0x0ED8	0xF36241D4  BFI	R1, R2, #19, #2
0x0EDC	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1926 :: 		
0x0EDE	0x2218    MOVS	R2, #24
0x0EE0	0xF89D1008  LDRB	R1, [SP, #8]
0x0EE4	0xF3620106  BFI	R1, R2, #0, #7
0x0EE8	0xF88D1008  STRB	R1, [SP, #8]
;usb_core.c, 1927 :: 		
0x0EEC	0xF200010C  ADDW	R1, R0, #12
0x0EF0	0x3148    ADDS	R1, #72
0x0EF2	0x6809    LDR	R1, [R1, #0]
0x0EF4	0xF2010210  ADDW	R2, R1, #16
0x0EF8	0x9902    LDR	R1, [SP, #8]
0x0EFA	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1929 :: 		
0x0EFC	0x1CC1    ADDS	R1, R0, #3
0x0EFE	0x7809    LDRB	R1, [R1, #0]
0x0F00	0x2901    CMP	R1, #1
0x0F02	0xD11F    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart149
;usb_core.c, 1932 :: 		
0x0F04	0x2100    MOVS	R1, #0
0x0F06	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1933 :: 		
0x0F08	0xF200010C  ADDW	R1, R0, #12
0x0F0C	0x3148    ADDS	R1, #72
0x0F0E	0x6809    LDR	R1, [R1, #0]
0x0F10	0xF2010214  ADDW	R2, R1, #20
0x0F14	0xF5007188  ADD	R1, R0, #272
0x0F18	0xF20141BC  ADDW	R1, R1, #1212
0x0F1C	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1937 :: 		
0x0F1E	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x0F22	0xF2010248  ADDW	R2, R1, #72
0x0F26	0x6811    LDR	R1, [R2, #0]
0x0F28	0x6809    LDR	R1, [R1, #0]
0x0F2A	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1938 :: 		
0x0F2C	0xF89D1007  LDRB	R1, [SP, #7]
0x0F30	0xF0410180  ORR	R1, R1, #128
0x0F34	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1939 :: 		
0x0F38	0xF04F2180  MOV	R1, #-2147450880
0x0F3C	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1940 :: 		
0x0F3E	0x6812    LDR	R2, [R2, #0]
0x0F40	0x9901    LDR	R1, [SP, #4]
0x0F42	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1941 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart149:
;usb_core.c, 1942 :: 		
L_end_USB_OTG_EP0_OutStart:
0x0F44	0xB004    ADD	SP, SP, #16
0x0F46	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart
__Lib_USB_32F10x_CL_USBD_DataInStage:
;usbd_core.c, 260 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2DD0	0xB082    SUB	SP, SP, #8
0x2DD2	0xF8CDE000  STR	LR, [SP, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usbd_core.c, 264 :: 		
0x2DD6	0x2900    CMP	R1, #0
0x2DD8	0xF0408086  BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage233
; epnum end address is: 4 (R1)
;usbd_core.c, 266 :: 		
0x2DDC	0xF5007388  ADD	R3, R0, #272
0x2DE0	0xF203020C  ADDW	R2, R3, #12
; ep start address is: 48 (R12)
0x2DE4	0x4694    MOV	R12, R2
;usbd_core.c, 267 :: 		
0x2DE6	0x1C5A    ADDS	R2, R3, #1
0x2DE8	0x7812    LDRB	R2, [R2, #0]
0x2DEA	0x2A02    CMP	R2, #2
0x2DEC	0xF040806C  BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage234
;usbd_core.c, 269 :: 		
0x2DF0	0xF10C021C  ADD	R2, R12, #28
0x2DF4	0x6813    LDR	R3, [R2, #0]
0x2DF6	0xF10C0208  ADD	R2, R12, #8
0x2DFA	0x6812    LDR	R2, [R2, #0]
0x2DFC	0x4293    CMP	R3, R2
0x2DFE	0xD921    BLS	L___Lib_USB_32F10x_CL_USBD_DataInStage235
;usbd_core.c, 271 :: 		
0x2E00	0xF10C041C  ADD	R4, R12, #28
0x2E04	0xF10C0208  ADD	R2, R12, #8
0x2E08	0x6813    LDR	R3, [R2, #0]
0x2E0A	0x6822    LDR	R2, [R4, #0]
0x2E0C	0x1AD2    SUB	R2, R2, R3
0x2E0E	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 272 :: 		
0x2E10	0x1CC2    ADDS	R2, R0, #3
0x2E12	0x7812    LDRB	R2, [R2, #0]
0x2E14	0x2A01    CMP	R2, #1
0x2E16	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage236
;usbd_core.c, 275 :: 		
0x2E18	0xF10C040C  ADD	R4, R12, #12
0x2E1C	0xF10C0208  ADD	R2, R12, #8
0x2E20	0x6813    LDR	R3, [R2, #0]
0x2E22	0x6822    LDR	R2, [R4, #0]
0x2E24	0x18D2    ADDS	R2, R2, R3
0x2E26	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 276 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage236:
;usbd_core.c, 279 :: 		
0x2E28	0xF10C021C  ADD	R2, R12, #28
0x2E2C	0x6812    LDR	R2, [R2, #0]
0x2E2E	0xB293    UXTH	R3, R2
;usbd_core.c, 278 :: 		
0x2E30	0xF10C020C  ADD	R2, R12, #12
; ep end address is: 48 (R12)
0x2E34	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 279 :: 		
0x2E36	0x9001    STR	R0, [SP, #4]
;usbd_core.c, 278 :: 		
0x2E38	0x4611    MOV	R1, R2
;usbd_core.c, 279 :: 		
0x2E3A	0xB29A    UXTH	R2, R3
;usbd_core.c, 277 :: 		
;usbd_core.c, 279 :: 		
0x2E3C	0xF7FEFD7E  BL	__Lib_USB_32F10x_CL_USBD_CtlContinueSendData+0
0x2E40	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 280 :: 		
0x2E42	0xE041    B	L___Lib_USB_32F10x_CL_USBD_DataInStage237
L___Lib_USB_32F10x_CL_USBD_DataInStage235:
;usbd_core.c, 283 :: 		
; ep start address is: 48 (R12)
0x2E44	0xF10C0220  ADD	R2, R12, #32
0x2E48	0x6814    LDR	R4, [R2, #0]
0x2E4A	0xF10C0208  ADD	R2, R12, #8
0x2E4E	0x6813    LDR	R3, [R2, #0]
0x2E50	0xFBB4F2F3  UDIV	R2, R4, R3
0x2E54	0xFB034212  MLS	R2, R3, R2, R4
;usbd_core.c, 284 :: 		
0x2E58	0xB9D2    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_DataInStage600
0x2E5A	0xF10C0220  ADD	R2, R12, #32
0x2E5E	0x6813    LDR	R3, [R2, #0]
0x2E60	0xF10C0208  ADD	R2, R12, #8
0x2E64	0x6812    LDR	R2, [R2, #0]
0x2E66	0x4293    CMP	R3, R2
0x2E68	0xD312    BCC	L___Lib_USB_32F10x_CL_USBD_DataInStage599
;usbd_core.c, 285 :: 		
0x2E6A	0xF10C0220  ADD	R2, R12, #32
0x2E6E	0x6813    LDR	R3, [R2, #0]
0x2E70	0xF10C0224  ADD	R2, R12, #36
0x2E74	0x6812    LDR	R2, [R2, #0]
0x2E76	0x4293    CMP	R3, R2
0x2E78	0xD20A    BCS	L___Lib_USB_32F10x_CL_USBD_DataInStage598
L___Lib_USB_32F10x_CL_USBD_DataInStage597:
;usbd_core.c, 288 :: 		
0x2E7A	0x9001    STR	R0, [SP, #4]
0x2E7C	0x2200    MOVS	R2, #0
0x2E7E	0x2100    MOVS	R1, #0
0x2E80	0xF7FEFD5C  BL	__Lib_USB_32F10x_CL_USBD_CtlContinueSendData+0
0x2E84	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 289 :: 		
0x2E86	0xF10C0324  ADD	R3, R12, #36
; ep end address is: 48 (R12)
0x2E8A	0x2200    MOVS	R2, #0
0x2E8C	0x601A    STR	R2, [R3, #0]
;usbd_core.c, 290 :: 		
0x2E8E	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_DataInStage241
;usbd_core.c, 284 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage600:
L___Lib_USB_32F10x_CL_USBD_DataInStage599:
;usbd_core.c, 285 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage598:
;usbd_core.c, 293 :: 		
0x2E90	0xF5007288  ADD	R2, R0, #272
0x2E94	0xF20242D4  ADDW	R2, R2, #1236
0x2E98	0x6812    LDR	R2, [R2, #0]
0x2E9A	0x320C    ADDS	R2, #12
0x2E9C	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 294 :: 		
0x2E9E	0xB17A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataInStage602
0x2EA0	0xF5007288  ADD	R2, R0, #272
0x2EA4	0x1C92    ADDS	R2, R2, #2
0x2EA6	0x7812    LDRB	R2, [R2, #0]
0x2EA8	0x2A03    CMP	R2, #3
0x2EAA	0xD109    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage601
L___Lib_USB_32F10x_CL_USBD_DataInStage596:
;usbd_core.c, 296 :: 		
0x2EAC	0xF5007288  ADD	R2, R0, #272
0x2EB0	0xF20242D4  ADDW	R2, R2, #1236
0x2EB4	0x6812    LDR	R2, [R2, #0]
0x2EB6	0x320C    ADDS	R2, #12
0x2EB8	0x6812    LDR	R2, [R2, #0]
0x2EBA	0x9001    STR	R0, [SP, #4]
0x2EBC	0x4790    BLX	R2
0x2EBE	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 294 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage602:
L___Lib_USB_32F10x_CL_USBD_DataInStage601:
;usbd_core.c, 298 :: 		
0x2EC0	0x9001    STR	R0, [SP, #4]
0x2EC2	0xF7FEFD21  BL	__Lib_USB_32F10x_CL_USBD_CtlReceiveStatus+0
0x2EC6	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 299 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage241:
;usbd_core.c, 300 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage237:
;usbd_core.c, 301 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage234:
;usbd_core.c, 302 :: 		
0x2EC8	0xF5007288  ADD	R2, R0, #272
0x2ECC	0x1D92    ADDS	R2, R2, #6
0x2ECE	0x7812    LDRB	R2, [R2, #0]
0x2ED0	0x2A01    CMP	R2, #1
0x2ED2	0xD108    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage245
;usbd_core.c, 304 :: 		
0x2ED4	0x9001    STR	R0, [SP, #4]
0x2ED6	0xF7FEFBA1  BL	__Lib_USB_32F10x_CL_USBD_RunTestMode+0
0x2EDA	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 305 :: 		
0x2EDC	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x2EE0	0x1D93    ADDS	R3, R2, #6
0x2EE2	0x2200    MOVS	R2, #0
0x2EE4	0x701A    STRB	R2, [R3, #0]
;usbd_core.c, 306 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage245:
;usbd_core.c, 307 :: 		
0x2EE6	0xE015    B	L___Lib_USB_32F10x_CL_USBD_DataInStage246
L___Lib_USB_32F10x_CL_USBD_DataInStage233:
;usbd_core.c, 308 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2EE8	0xF5007288  ADD	R2, R0, #272
0x2EEC	0xF20242D4  ADDW	R2, R2, #1236
0x2EF0	0x6812    LDR	R2, [R2, #0]
0x2EF2	0x3214    ADDS	R2, #20
0x2EF4	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 309 :: 		
0x2EF6	0xB16A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataInStage604
0x2EF8	0xF5007288  ADD	R2, R0, #272
0x2EFC	0x1C92    ADDS	R2, R2, #2
0x2EFE	0x7812    LDRB	R2, [R2, #0]
0x2F00	0x2A03    CMP	R2, #3
0x2F02	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage603
L___Lib_USB_32F10x_CL_USBD_DataInStage595:
;usbd_core.c, 311 :: 		
0x2F04	0xF5007288  ADD	R2, R0, #272
0x2F08	0xF20242D4  ADDW	R2, R2, #1236
0x2F0C	0x6812    LDR	R2, [R2, #0]
0x2F0E	0x3214    ADDS	R2, #20
0x2F10	0x6812    LDR	R2, [R2, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2F12	0x4790    BLX	R2
;usbd_core.c, 309 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage604:
L___Lib_USB_32F10x_CL_USBD_DataInStage603:
;usbd_core.c, 312 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage246:
;usbd_core.c, 313 :: 		
0x2F14	0x2000    MOVS	R0, #0
;usbd_core.c, 314 :: 		
L_end_USBD_DataInStage:
0x2F16	0xF8DDE000  LDR	LR, [SP, #0]
0x2F1A	0xB002    ADD	SP, SP, #8
0x2F1C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DataInStage
__Lib_USB_32F10x_CL_USBD_CtlContinueSendData:
;usbd_ioreq.c, 120 :: 		
; len start address is: 8 (R2)
; pbuf start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x193C	0xB081    SUB	SP, SP, #4
0x193E	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; pbuf end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; pbuf start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_ioreq.c, 122 :: 		
; ret start address is: 44 (R11)
0x1942	0xF2400B00  MOVW	R11, #0
;usbd_ioreq.c, 124 :: 		
0x1946	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
0x1948	0x460A    MOV	R2, R1
; pbuf end address is: 4 (R1)
0x194A	0x2100    MOVS	R1, #0
; pdev end address is: 0 (R0)
0x194C	0xF7FFFAFC  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_ioreq.c, 127 :: 		
0x1950	0xFA5FF08B  UXTB	R0, R11
; ret end address is: 44 (R11)
;usbd_ioreq.c, 128 :: 		
L_end_USBD_CtlContinueSendData:
0x1954	0xF8DDE000  LDR	LR, [SP, #0]
0x1958	0xB001    ADD	SP, SP, #4
0x195A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlContinueSendData
__Lib_USB_32F10x_CL_USBD_CtlReceiveStatus:
;usbd_ioreq.c, 203 :: 		
; pdev start address is: 0 (R0)
0x1908	0xB081    SUB	SP, SP, #4
0x190A	0xF8CDE000  STR	LR, [SP, #0]
0x190E	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_ioreq.c, 205 :: 		
; ret start address is: 48 (R12)
0x1910	0xF2400C00  MOVW	R12, #0
;usbd_ioreq.c, 206 :: 		
0x1914	0xF50B7188  ADD	R1, R11, #272
0x1918	0x1C4A    ADDS	R2, R1, #1
0x191A	0x2105    MOVS	R1, #5
0x191C	0x7011    STRB	R1, [R2, #0]
;usbd_ioreq.c, 210 :: 		
0x191E	0x2300    MOVS	R3, #0
;usbd_ioreq.c, 209 :: 		
0x1920	0x2200    MOVS	R2, #0
;usbd_ioreq.c, 208 :: 		
0x1922	0x2100    MOVS	R1, #0
;usbd_ioreq.c, 207 :: 		
0x1924	0x4658    MOV	R0, R11
;usbd_ioreq.c, 210 :: 		
0x1926	0xF7FFFA93  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_ioreq.c, 212 :: 		
0x192A	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
0x192C	0xF7FFFACA  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usbd_ioreq.c, 214 :: 		
0x1930	0xFA5FF08C  UXTB	R0, R12
; ret end address is: 48 (R12)
;usbd_ioreq.c, 215 :: 		
L_end_USBD_CtlReceiveStatus:
0x1934	0xF8DDE000  LDR	LR, [SP, #0]
0x1938	0xB001    ADD	SP, SP, #4
0x193A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlReceiveStatus
__Lib_USB_32F10x_CL_USBD_RunTestMode:
;usbd_core.c, 325 :: 		
; pdev start address is: 0 (R0)
0x161C	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 327 :: 		
0x161E	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x1622	0x1D09    ADDS	R1, R1, #4
0x1624	0x6809    LDR	R1, [R1, #0]
0x1626	0x1D0A    ADDS	R2, R1, #4
0x1628	0x4902    LDR	R1, [PC, #8]
0x162A	0x6809    LDR	R1, [R1, #0]
0x162C	0x6011    STR	R1, [R2, #0]
;usbd_core.c, 328 :: 		
0x162E	0x2000    MOVS	R0, #0
;usbd_core.c, 329 :: 		
L_end_USBD_RunTestMode:
0x1630	0xB001    ADD	SP, SP, #4
0x1632	0x4770    BX	LR
0x1634	0x08742000  	__Lib_USB_32F10x_CL_SET_TEST_MODE+0
; end of __Lib_USB_32F10x_CL_USBD_RunTestMode
__Lib_USB_32F10x_CL_USBD_SetupStage:
;usbd_core.c, 178 :: 		
; pdev start address is: 0 (R0)
0x2D70	0xB085    SUB	SP, SP, #20
0x2D72	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 182 :: 		
0x2D76	0xA902    ADD	R1, SP, #8
0x2D78	0x9001    STR	R0, [SP, #4]
0x2D7A	0xF7FEFC07  BL	__Lib_USB_32F10x_CL_USBD_ParseSetupRequest+0
0x2D7E	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 184 :: 		
0x2D80	0xF89D1008  LDRB	R1, [SP, #8]
0x2D84	0xF001011F  AND	R1, R1, #31
0x2D88	0xF88D1010  STRB	R1, [SP, #16]
0x2D8C	0xE012    B	L___Lib_USB_32F10x_CL_USBD_SetupStage213
;usbd_core.c, 186 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage215:
;usbd_core.c, 187 :: 		
0x2D8E	0xA902    ADD	R1, SP, #8
; pdev end address is: 0 (R0)
0x2D90	0xF7FEFC8C  BL	__Lib_USB_32F10x_CL_USBD_StdDevReq+0
;usbd_core.c, 188 :: 		
0x2D94	0xE017    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 190 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage216:
;usbd_core.c, 191 :: 		
; pdev start address is: 0 (R0)
0x2D96	0xA902    ADD	R1, SP, #8
; pdev end address is: 0 (R0)
0x2D98	0xF7FEFC4E  BL	__Lib_USB_32F10x_CL_USBD_StdItfReq+0
;usbd_core.c, 192 :: 		
0x2D9C	0xE013    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 194 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage217:
;usbd_core.c, 195 :: 		
; pdev start address is: 0 (R0)
0x2D9E	0xA902    ADD	R1, SP, #8
; pdev end address is: 0 (R0)
0x2DA0	0xF7FEFCDC  BL	__Lib_USB_32F10x_CL_USBD_StdEPReq+0
;usbd_core.c, 196 :: 		
0x2DA4	0xE00F    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 198 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage218:
;usbd_core.c, 199 :: 		
; pdev start address is: 0 (R0)
0x2DA6	0xF89D1008  LDRB	R1, [SP, #8]
0x2DAA	0xF0010180  AND	R1, R1, #128
; pdev end address is: 0 (R0)
0x2DAE	0xF7FDFA2F  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_core.c, 200 :: 		
0x2DB2	0xE008    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 201 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage213:
; pdev start address is: 0 (R0)
0x2DB4	0xF89D1010  LDRB	R1, [SP, #16]
0x2DB8	0x2900    CMP	R1, #0
0x2DBA	0xD0E8    BEQ	L___Lib_USB_32F10x_CL_USBD_SetupStage215
0x2DBC	0x2901    CMP	R1, #1
0x2DBE	0xD0EA    BEQ	L___Lib_USB_32F10x_CL_USBD_SetupStage216
0x2DC0	0x2902    CMP	R1, #2
0x2DC2	0xD0EC    BEQ	L___Lib_USB_32F10x_CL_USBD_SetupStage217
0x2DC4	0xE7EF    B	L___Lib_USB_32F10x_CL_USBD_SetupStage218
; pdev end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USBD_SetupStage214:
;usbd_core.c, 202 :: 		
0x2DC6	0x2000    MOVS	R0, #0
;usbd_core.c, 203 :: 		
L_end_USBD_SetupStage:
0x2DC8	0xF8DDE000  LDR	LR, [SP, #0]
0x2DCC	0xB005    ADD	SP, SP, #20
0x2DCE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SetupStage
__Lib_USB_32F10x_CL_USBD_ParseSetupRequest:
;usbd_req.c, 790 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x158C	0xB081    SUB	SP, SP, #4
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 792 :: 		
0x158E	0xF5007288  ADD	R2, R0, #272
0x1592	0xF20242BC  ADDW	R2, R2, #1212
0x1596	0x7812    LDRB	R2, [R2, #0]
0x1598	0x700A    STRB	R2, [R1, #0]
;usbd_req.c, 793 :: 		
0x159A	0x1C4B    ADDS	R3, R1, #1
0x159C	0xF5007288  ADD	R2, R0, #272
0x15A0	0xF20242BC  ADDW	R2, R2, #1212
0x15A4	0x1C52    ADDS	R2, R2, #1
0x15A6	0x7812    LDRB	R2, [R2, #0]
0x15A8	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 794 :: 		
0x15AA	0x1C8D    ADDS	R5, R1, #2
0x15AC	0xF5007288  ADD	R2, R0, #272
0x15B0	0xF20242BC  ADDW	R2, R2, #1212
0x15B4	0x1C94    ADDS	R4, R2, #2
0x15B6	0x7822    LDRB	R2, [R4, #0]
0x15B8	0xB2D3    UXTB	R3, R2
0x15BA	0x1C62    ADDS	R2, R4, #1
0x15BC	0x7812    LDRB	R2, [R2, #0]
0x15BE	0x0212    LSLS	R2, R2, #8
0x15C0	0xB292    UXTH	R2, R2
0x15C2	0x189A    ADDS	R2, R3, R2
0x15C4	0x802A    STRH	R2, [R5, #0]
;usbd_req.c, 795 :: 		
0x15C6	0x1D0D    ADDS	R5, R1, #4
0x15C8	0xF5007288  ADD	R2, R0, #272
0x15CC	0xF20242BC  ADDW	R2, R2, #1212
0x15D0	0x1D14    ADDS	R4, R2, #4
0x15D2	0x7822    LDRB	R2, [R4, #0]
0x15D4	0xB2D3    UXTB	R3, R2
0x15D6	0x1C62    ADDS	R2, R4, #1
0x15D8	0x7812    LDRB	R2, [R2, #0]
0x15DA	0x0212    LSLS	R2, R2, #8
0x15DC	0xB292    UXTH	R2, R2
0x15DE	0x189A    ADDS	R2, R3, R2
0x15E0	0x802A    STRH	R2, [R5, #0]
;usbd_req.c, 796 :: 		
0x15E2	0x1D8D    ADDS	R5, R1, #6
0x15E4	0xF5007288  ADD	R2, R0, #272
0x15E8	0xF20242BC  ADDW	R2, R2, #1212
0x15EC	0x1D94    ADDS	R4, R2, #6
0x15EE	0x7822    LDRB	R2, [R4, #0]
0x15F0	0xB2D3    UXTB	R3, R2
0x15F2	0x1C62    ADDS	R2, R4, #1
0x15F4	0x7812    LDRB	R2, [R2, #0]
0x15F6	0x0212    LSLS	R2, R2, #8
0x15F8	0xB292    UXTH	R2, R2
0x15FA	0x189A    ADDS	R2, R3, R2
0x15FC	0x802A    STRH	R2, [R5, #0]
;usbd_req.c, 798 :: 		
0x15FE	0xF5007288  ADD	R2, R0, #272
0x1602	0x320C    ADDS	R2, #12
0x1604	0xF2020324  ADDW	R3, R2, #36
0x1608	0x1D8A    ADDS	R2, R1, #6
; req end address is: 4 (R1)
0x160A	0x8812    LDRH	R2, [R2, #0]
0x160C	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 799 :: 		
0x160E	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x1612	0x1C53    ADDS	R3, R2, #1
0x1614	0x2201    MOVS	R2, #1
0x1616	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 800 :: 		
L_end_USBD_ParseSetupRequest:
0x1618	0xB001    ADD	SP, SP, #4
0x161A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_ParseSetupRequest
__Lib_USB_32F10x_CL_USBD_StdDevReq:
;usbd_req.c, 148 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x16AC	0xB084    SUB	SP, SP, #16
0x16AE	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 150 :: 		
0x16B2	0x2200    MOVS	R2, #0
0x16B4	0xF88D2004  STRB	R2, [SP, #4]
;usbd_req.c, 152 :: 		
0x16B8	0x1C4A    ADDS	R2, R1, #1
0x16BA	0x9203    STR	R2, [SP, #12]
0x16BC	0xE017    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq348
;usbd_req.c, 154 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq350:
;usbd_req.c, 156 :: 		
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16BE	0xF7FFFE71  BL	__Lib_USB_32F10x_CL_USBD_GetDescriptor+0
;usbd_req.c, 157 :: 		
0x16C2	0xE02B    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 159 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq351:
;usbd_req.c, 160 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16C4	0xF7FFFD98  BL	__Lib_USB_32F10x_CL_USBD_SetAddress+0
;usbd_req.c, 161 :: 		
0x16C8	0xE028    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 163 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq352:
;usbd_req.c, 164 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16CA	0xF7FFFDF1  BL	__Lib_USB_32F10x_CL_USBD_SetConfig+0
;usbd_req.c, 165 :: 		
0x16CE	0xE025    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 167 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq353:
;usbd_req.c, 168 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16D0	0xF7FFFD5C  BL	__Lib_USB_32F10x_CL_USBD_GetConfig+0
;usbd_req.c, 169 :: 		
0x16D4	0xE022    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 171 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq354:
;usbd_req.c, 172 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16D6	0xF7FFFC81  BL	__Lib_USB_32F10x_CL_USBD_GetStatus+0
;usbd_req.c, 173 :: 		
0x16DA	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 176 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq355:
;usbd_req.c, 177 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16DC	0xF7FFFCAC  BL	__Lib_USB_32F10x_CL_USBD_SetFeature+0
;usbd_req.c, 178 :: 		
0x16E0	0xE01C    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 180 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq356:
;usbd_req.c, 181 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16E2	0xF7FFFD25  BL	__Lib_USB_32F10x_CL_USBD_ClrFeature+0
;usbd_req.c, 182 :: 		
0x16E6	0xE019    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 184 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq357:
;usbd_req.c, 185 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x16E8	0xF7FEFDDE  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 186 :: 		
0x16EC	0xE016    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 187 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq348:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x16EE	0x9B03    LDR	R3, [SP, #12]
0x16F0	0x781A    LDRB	R2, [R3, #0]
0x16F2	0x2A06    CMP	R2, #6
0x16F4	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq350
0x16F6	0x781A    LDRB	R2, [R3, #0]
0x16F8	0x2A05    CMP	R2, #5
0x16FA	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq351
0x16FC	0x781A    LDRB	R2, [R3, #0]
0x16FE	0x2A09    CMP	R2, #9
0x1700	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq352
0x1702	0x781A    LDRB	R2, [R3, #0]
0x1704	0x2A08    CMP	R2, #8
0x1706	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq353
0x1708	0x781A    LDRB	R2, [R3, #0]
0x170A	0x2A00    CMP	R2, #0
0x170C	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq354
0x170E	0x781A    LDRB	R2, [R3, #0]
0x1710	0x2A03    CMP	R2, #3
0x1712	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq355
0x1714	0x781A    LDRB	R2, [R3, #0]
0x1716	0x2A01    CMP	R2, #1
0x1718	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq356
0x171A	0xE7E5    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq357
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_StdDevReq349:
;usbd_req.c, 189 :: 		
0x171C	0xF89D0004  LDRB	R0, [SP, #4]
;usbd_req.c, 190 :: 		
L_end_USBD_StdDevReq:
0x1720	0xF8DDE000  LDR	LR, [SP, #0]
0x1724	0xB004    ADD	SP, SP, #16
0x1726	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_StdDevReq
__Lib_USB_32F10x_CL_USBD_GetDescriptor:
;usbd_req.c, 367 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x13A4	0xB085    SUB	SP, SP, #20
0x13A6	0xF8CDE000  STR	LR, [SP, #0]
0x13AA	0x460D    MOV	R5, R1
0x13AC	0x4601    MOV	R1, R0
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 4 (R1)
; req start address is: 20 (R5)
;usbd_req.c, 373 :: 		
0x13AE	0x1CAA    ADDS	R2, R5, #2
0x13B0	0x8812    LDRH	R2, [R2, #0]
0x13B2	0x0A12    LSRS	R2, R2, #8
0x13B4	0xF8AD2010  STRH	R2, [SP, #16]
0x13B8	0xE05D    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor412
;usbd_req.c, 375 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor414:
;usbd_req.c, 376 :: 		
0x13BA	0xF5017288  ADD	R2, R1, #272
0x13BE	0xF20242DC  ADDW	R2, R2, #1244
0x13C2	0x6812    LDR	R2, [R2, #0]
0x13C4	0x6814    LDR	R4, [R2, #0]
0x13C6	0xAB03    ADD	R3, SP, #12
0x13C8	0x1C8A    ADDS	R2, R1, #2
0x13CA	0x7812    LDRB	R2, [R2, #0]
0x13CC	0x9501    STR	R5, [SP, #4]
0x13CE	0x9102    STR	R1, [SP, #8]
0x13D0	0x4619    MOV	R1, R3
0x13D2	0xB2D0    UXTB	R0, R2
0x13D4	0x47A0    BLX	R4
0x13D6	0x9902    LDR	R1, [SP, #8]
0x13D8	0x9D01    LDR	R5, [SP, #4]
; pbuf start address is: 0 (R0)
;usbd_req.c, 377 :: 		
0x13DA	0x1DAA    ADDS	R2, R5, #6
0x13DC	0x8812    LDRH	R2, [R2, #0]
0x13DE	0x2A40    CMP	R2, #64
0x13E0	0xD006    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor561
0x13E2	0xF5017288  ADD	R2, R1, #272
0x13E6	0x1C92    ADDS	R2, R2, #2
0x13E8	0x7812    LDRB	R2, [R2, #0]
0x13EA	0x2A01    CMP	R2, #1
0x13EC	0xD000    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor560
0x13EE	0xE002    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor417
L___Lib_USB_32F10x_CL_USBD_GetDescriptor561:
L___Lib_USB_32F10x_CL_USBD_GetDescriptor560:
;usbd_req.c, 379 :: 		
0x13F0	0x2208    MOVS	R2, #8
0x13F2	0xF8AD200C  STRH	R2, [SP, #12]
;usbd_req.c, 380 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor417:
;usbd_req.c, 381 :: 		
; pbuf end address is: 0 (R0)
0x13F6	0xE04B    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor413
;usbd_req.c, 383 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor418:
;usbd_req.c, 384 :: 		
0x13F8	0xF5017288  ADD	R2, R1, #272
0x13FC	0xF20242D4  ADDW	R2, R2, #1236
0x1400	0x6812    LDR	R2, [R2, #0]
0x1402	0x3228    ADDS	R2, #40
0x1404	0x6814    LDR	R4, [R2, #0]
0x1406	0xAB03    ADD	R3, SP, #12
0x1408	0x1C8A    ADDS	R2, R1, #2
0x140A	0x7812    LDRB	R2, [R2, #0]
0x140C	0x9501    STR	R5, [SP, #4]
0x140E	0x9102    STR	R1, [SP, #8]
0x1410	0x4619    MOV	R1, R3
0x1412	0xB2D0    UXTB	R0, R2
0x1414	0x47A0    BLX	R4
0x1416	0x9902    LDR	R1, [SP, #8]
0x1418	0x9D01    LDR	R5, [SP, #4]
; pbuf start address is: 12 (R3)
0x141A	0x4603    MOV	R3, R0
;usbd_req.c, 393 :: 		
0x141C	0xF5017288  ADD	R2, R1, #272
0x1420	0xF502629C  ADD	R2, R2, #1248
0x1424	0x6010    STR	R0, [R2, #0]
;usbd_req.c, 394 :: 		
0x1426	0x4618    MOV	R0, R3
; pbuf end address is: 12 (R3)
0x1428	0xE032    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor413
;usbd_req.c, 396 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor419:
;usbd_req.c, 397 :: 		
0x142A	0x1CAA    ADDS	R2, R5, #2
0x142C	0x8814    LDRH	R4, [R2, #0]
; dscIndx start address is: 0 (R0)
0x142E	0xB2E0    UXTB	R0, R4
;usbd_req.c, 398 :: 		
0x1430	0x4A26    LDR	R2, [PC, #152]
0x1432	0x7813    LDRB	R3, [R2, #0]
0x1434	0xB2E2    UXTB	R2, R4
0x1436	0x429A    CMP	R2, R3
0x1438	0xD808    BHI	L___Lib_USB_32F10x_CL_USBD_GetDescriptor420
;usbd_req.c, 399 :: 		
0x143A	0x0083    LSLS	R3, R0, #2
; dscIndx end address is: 0 (R0)
0x143C	0x4A24    LDR	R2, [PC, #144]
0x143E	0x18D2    ADDS	R2, R2, R3
0x1440	0x6812    LDR	R2, [R2, #0]
; pbuf start address is: 0 (R0)
0x1442	0x4610    MOV	R0, R2
;usbd_req.c, 400 :: 		
0x1444	0x7812    LDRB	R2, [R2, #0]
0x1446	0xF8AD200C  STRH	R2, [SP, #12]
;usbd_req.c, 401 :: 		
0x144A	0xE004    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor421
; pbuf end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USBD_GetDescriptor420:
;usbd_req.c, 402 :: 		
0x144C	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x144E	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x1450	0xF7FEFF2A  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 403 :: 		
0x1454	0xE036    B	L_end_USBD_GetDescriptor
;usbd_req.c, 404 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor421:
;usbd_req.c, 405 :: 		
; pbuf start address is: 0 (R0)
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
; pbuf end address is: 0 (R0)
0x1456	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor413
;usbd_req.c, 443 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor422:
;usbd_req.c, 464 :: 		
0x1458	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x145A	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x145C	0xF7FEFF24  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 465 :: 		
0x1460	0xE030    B	L_end_USBD_GetDescriptor
;usbd_req.c, 468 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor423:
;usbd_req.c, 483 :: 		
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
0x1462	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x1464	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x1466	0xF7FEFF1F  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 484 :: 		
0x146A	0xE02B    B	L_end_USBD_GetDescriptor
;usbd_req.c, 488 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor424:
;usbd_req.c, 489 :: 		
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
0x146C	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x146E	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x1470	0xF7FEFF1A  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 490 :: 		
0x1474	0xE026    B	L_end_USBD_GetDescriptor
;usbd_req.c, 491 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor412:
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
0x1476	0xF8BD2010  LDRH	R2, [SP, #16]
0x147A	0x2A01    CMP	R2, #1
0x147C	0xD09D    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor414
0x147E	0x2A02    CMP	R2, #2
0x1480	0xD0BA    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor418
0x1482	0x2A03    CMP	R2, #3
0x1484	0xD0D1    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor419
0x1486	0x2A06    CMP	R2, #6
0x1488	0xD0E6    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor422
0x148A	0x2A07    CMP	R2, #7
0x148C	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor423
0x148E	0xE7ED    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor424
L___Lib_USB_32F10x_CL_USBD_GetDescriptor413:
;usbd_req.c, 493 :: 		
; pbuf start address is: 0 (R0)
0x1490	0xF8BD200C  LDRH	R2, [SP, #12]
0x1494	0xB1B2    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_GetDescriptor563
0x1496	0x1DAA    ADDS	R2, R5, #6
0x1498	0x8812    LDRH	R2, [R2, #0]
0x149A	0xB19A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_GetDescriptor562
L___Lib_USB_32F10x_CL_USBD_GetDescriptor558:
;usbd_req.c, 496 :: 		
0x149C	0x1DAA    ADDS	R2, R5, #6
0x149E	0x8813    LDRH	R3, [R2, #0]
0x14A0	0xF8BD200C  LDRH	R2, [SP, #12]
0x14A4	0x429A    CMP	R2, R3
0x14A6	0xD202    BCS	L___Lib_USB_32F10x_CL_USBD_GetDescriptor428
; req end address is: 20 (R5)
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 start address is: 8 (R2)
0x14A8	0xF8BD200C  LDRH	R2, [SP, #12]
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 end address is: 8 (R2)
0x14AC	0xE003    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor429
L___Lib_USB_32F10x_CL_USBD_GetDescriptor428:
; req start address is: 20 (R5)
0x14AE	0x1DAA    ADDS	R2, R5, #6
; req end address is: 20 (R5)
0x14B0	0x8812    LDRH	R2, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 start address is: 12 (R3)
0x14B2	0xB293    UXTH	R3, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 end address is: 12 (R3)
0x14B4	0xB29A    UXTH	R2, R3
L___Lib_USB_32F10x_CL_USBD_GetDescriptor429:
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 start address is: 8 (R2)
0x14B6	0xF8AD200C  STRH	R2, [SP, #12]
;usbd_req.c, 500 :: 		
;usbd_req.c, 498 :: 		
0x14BA	0x9101    STR	R1, [SP, #4]
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 end address is: 8 (R2)
;usbd_req.c, 500 :: 		
;usbd_req.c, 499 :: 		
0x14BC	0x4601    MOV	R1, R0
; pbuf end address is: 0 (R0)
;usbd_req.c, 498 :: 		
0x14BE	0x9801    LDR	R0, [SP, #4]
; pdev end address is: 4 (R1)
;usbd_req.c, 500 :: 		
0x14C0	0xF7FFFA54  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 493 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor563:
L___Lib_USB_32F10x_CL_USBD_GetDescriptor562:
;usbd_req.c, 503 :: 		
L_end_USBD_GetDescriptor:
0x14C4	0xF8DDE000  LDR	LR, [SP, #0]
0x14C8	0xB005    ADD	SP, SP, #20
0x14CA	0x4770    BX	LR
0x14CC	0x02712000  	__Lib_USB_32F10x_CL_maxDescriptorIndex+0
0x14D0	0x02202000  	_USB_string_dsc_ptr+0
; end of __Lib_USB_32F10x_CL_USBD_GetDescriptor
__Lib_USB_32F10x_CL_USBD_USR_DeviceDescriptor:
;usbd_desc.c, 191 :: 		
; length start address is: 4 (R1)
0x0944	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 194 :: 		
0x0946	0x4A03    LDR	R2, [PC, #12]
; ptr start address is: 0 (R0)
0x0948	0x4610    MOV	R0, R2
;usbd_desc.c, 195 :: 		
0x094A	0x7812    LDRB	R2, [R2, #0]
0x094C	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 196 :: 		
; ptr end address is: 0 (R0)
;usbd_desc.c, 200 :: 		
L_end_USBD_USR_DeviceDescriptor:
0x094E	0xB001    ADD	SP, SP, #4
0x0950	0x4770    BX	LR
0x0952	0xBF00    NOP
0x0954	0x750C0000  	_device_dsc+0
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceDescriptor
__Lib_USB_32F10x_CL_USBD_USR_LangIDStrDescriptor:
;usbd_desc.c, 209 :: 		
; length start address is: 4 (R1)
0x0958	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 214 :: 		
0x095A	0x4A03    LDR	R2, [PC, #12]
; cptr start address is: 0 (R0)
0x095C	0x6810    LDR	R0, [R2, #0]
;usbd_desc.c, 215 :: 		
0x095E	0x7802    LDRB	R2, [R0, #0]
0x0960	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 216 :: 		
; cptr end address is: 0 (R0)
;usbd_desc.c, 217 :: 		
L_end_USBD_USR_LangIDStrDescriptor:
0x0962	0xB001    ADD	SP, SP, #4
0x0964	0x4770    BX	LR
0x0966	0xBF00    NOP
0x0968	0x02202000  	_USB_string_dsc_ptr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_LangIDStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_ManufacturerStrDescriptor:
;usbd_desc.c, 251 :: 		
; length start address is: 4 (R1)
0x091C	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 254 :: 		
0x091E	0x4A03    LDR	R2, [PC, #12]
; cptr start address is: 0 (R0)
0x0920	0x6810    LDR	R0, [R2, #0]
;usbd_desc.c, 255 :: 		
0x0922	0x7802    LDRB	R2, [R0, #0]
0x0924	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 256 :: 		
; cptr end address is: 0 (R0)
;usbd_desc.c, 259 :: 		
L_end_USBD_USR_ManufacturerStrDescriptor:
0x0926	0xB001    ADD	SP, SP, #4
0x0928	0x4770    BX	LR
0x092A	0xBF00    NOP
0x092C	0x02242000  	_USB_string_dsc_ptr+4
; end of __Lib_USB_32F10x_CL_USBD_USR_ManufacturerStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_ProductStrDescriptor:
;usbd_desc.c, 227 :: 		
; length start address is: 4 (R1)
0x0930	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 230 :: 		
0x0932	0x4A03    LDR	R2, [PC, #12]
; cptr start address is: 0 (R0)
0x0934	0x6810    LDR	R0, [R2, #0]
;usbd_desc.c, 231 :: 		
0x0936	0x7802    LDRB	R2, [R0, #0]
0x0938	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 232 :: 		
; cptr end address is: 0 (R0)
;usbd_desc.c, 242 :: 		
L_end_USBD_USR_ProductStrDescriptor:
0x093A	0xB001    ADD	SP, SP, #4
0x093C	0x4770    BX	LR
0x093E	0xBF00    NOP
0x0940	0x02282000  	_USB_string_dsc_ptr+8
; end of __Lib_USB_32F10x_CL_USBD_USR_ProductStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_SerialStrDescriptor:
;usbd_desc.c, 269 :: 		
; length start address is: 4 (R1)
0x0298	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 271 :: 		
0x029A	0x2201    MOVS	R2, #1
0x029C	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 272 :: 		
0x029E	0x4801    LDR	R0, [PC, #4]
;usbd_desc.c, 282 :: 		
L_end_USBD_USR_SerialStrDescriptor:
0x02A0	0xB001    ADD	SP, SP, #4
0x02A2	0x4770    BX	LR
0x02A4	0x02CE0000  	__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_SerialStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_ConfigStrDescriptor:
;usbd_desc.c, 291 :: 		
; length start address is: 4 (R1)
0x0288	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 293 :: 		
0x028A	0x2201    MOVS	R2, #1
0x028C	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 294 :: 		
0x028E	0x4801    LDR	R0, [PC, #4]
;usbd_desc.c, 304 :: 		
L_end_USBD_USR_ConfigStrDescriptor:
0x0290	0xB001    ADD	SP, SP, #4
0x0292	0x4770    BX	LR
0x0294	0x02CE0000  	__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_ConfigStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_InterfaceStrDescriptor:
;usbd_desc.c, 314 :: 		
; length start address is: 4 (R1)
0x0278	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 316 :: 		
0x027A	0x2201    MOVS	R2, #1
0x027C	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 317 :: 		
0x027E	0x4801    LDR	R0, [PC, #4]
;usbd_desc.c, 327 :: 		
L_end_USBD_USR_InterfaceStrDescriptor:
0x0280	0xB001    ADD	SP, SP, #4
0x0282	0x4770    BX	LR
0x0284	0x02CE0000  	__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_InterfaceStrDescriptor
__Lib_USB_32F10x_CL_USBD_HID_GetCfgDesc:
;usbd_hid_core.c, 456 :: 		
; length start address is: 4 (R1)
0x02E8	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_hid_core.c, 458 :: 		
0x02EA	0x4A03    LDR	R2, [PC, #12]
0x02EC	0x8812    LDRH	R2, [R2, #0]
0x02EE	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_hid_core.c, 459 :: 		
0x02F0	0x4A02    LDR	R2, [PC, #8]
0x02F2	0x6810    LDR	R0, [R2, #0]
;usbd_hid_core.c, 462 :: 		
L_end_USBD_HID_GetCfgDesc:
0x02F4	0xB001    ADD	SP, SP, #4
0x02F6	0x4770    BX	LR
0x02F8	0x00482000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
0x02FC	0x004C2000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
; end of __Lib_USB_32F10x_CL_USBD_HID_GetCfgDesc
__Lib_USB_32F10x_CL_USBD_GEN_GetCfgDesc:
;usbd_gen_core.c, 200 :: 		
; length start address is: 4 (R1)
0x02D0	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_gen_core.c, 202 :: 		
0x02D2	0x4A03    LDR	R2, [PC, #12]
0x02D4	0x8812    LDRH	R2, [R2, #0]
0x02D6	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_gen_core.c, 203 :: 		
0x02D8	0x4A02    LDR	R2, [PC, #8]
0x02DA	0x6810    LDR	R0, [R2, #0]
;usbd_gen_core.c, 206 :: 		
L_end_USBD_GEN_GetCfgDesc:
0x02DC	0xB001    ADD	SP, SP, #4
0x02DE	0x4770    BX	LR
0x02E0	0x00482000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
0x02E4	0x004C2000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
; end of __Lib_USB_32F10x_CL_USBD_GEN_GetCfgDesc
__Lib_USB_32F10x_CL_USBD_CtlError:
;usbd_req.c, 811 :: 		
; pdev start address is: 0 (R0)
0x02A8	0xB081    SUB	SP, SP, #4
0x02AA	0xF8CDE000  STR	LR, [SP, #0]
0x02AE	0x4607    MOV	R7, R0
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
;usbd_req.c, 814 :: 		
0x02B0	0x2180    MOVS	R1, #128
0x02B2	0x4638    MOV	R0, R7
0x02B4	0xF7FFFFAC  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 815 :: 		
0x02B8	0x2100    MOVS	R1, #0
0x02BA	0x4638    MOV	R0, R7
0x02BC	0xF7FFFFA8  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 816 :: 		
0x02C0	0x4638    MOV	R0, R7
; pdev end address is: 28 (R7)
0x02C2	0xF000FDFF  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usbd_req.c, 817 :: 		
L_end_USBD_CtlError:
0x02C6	0xF8DDE000  LDR	LR, [SP, #0]
0x02CA	0xB001    ADD	SP, SP, #4
0x02CC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlError
__Lib_USB_32F10x_CL_DCD_EP_Stall:
;usb_dcd.c, 296 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0210	0xB081    SUB	SP, SP, #4
0x0212	0xF8CDE000  STR	LR, [SP, #0]
0x0216	0x4605    MOV	R5, R0
0x0218	0xB2CE    UXTB	R6, R1
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
;usb_dcd.c, 299 :: 		
0x021A	0xF0060280  AND	R2, R6, #128
0x021E	0xB2D2    UXTB	R2, R2
0x0220	0x2A80    CMP	R2, #128
0x0222	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Stall203
;usb_dcd.c, 301 :: 		
0x0224	0xF5057088  ADD	R0, R5, #272
0x0228	0x300C    ADDS	R0, #12
0x022A	0xF006037F  AND	R3, R6, #127
0x022E	0xB2DB    UXTB	R3, R3
0x0230	0x2228    MOVS	R2, #40
0x0232	0x435A    MULS	R2, R3, R2
0x0234	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
;usb_dcd.c, 302 :: 		
; ep end address is: 0 (R0)
0x0236	0xE006    B	L___Lib_USB_32F10x_CL_DCD_EP_Stall204
L___Lib_USB_32F10x_CL_DCD_EP_Stall203:
;usb_dcd.c, 305 :: 		
0x0238	0xF5057088  ADD	R0, R5, #272
0x023C	0xF5007019  ADD	R0, R0, #612
0x0240	0x2228    MOVS	R2, #40
0x0242	0x4372    MULS	R2, R6, R2
0x0244	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;usb_dcd.c, 306 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Stall204:
;usb_dcd.c, 308 :: 		
; ep start address is: 0 (R0)
0x0246	0x1C83    ADDS	R3, R0, #2
0x0248	0x2201    MOVS	R2, #1
0x024A	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 309 :: 		
0x024C	0xF006027F  AND	R2, R6, #127
0x0250	0x7002    STRB	R2, [R0, #0]
;usb_dcd.c, 310 :: 		
0x0252	0x1C43    ADDS	R3, R0, #1
0x0254	0xF0060280  AND	R2, R6, #128
0x0258	0xB2D2    UXTB	R2, R2
; epnum end address is: 24 (R6)
0x025A	0x2A80    CMP	R2, #128
0x025C	0xF2400200  MOVW	R2, #0
0x0260	0xD100    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Stall713
0x0262	0x2201    MOVS	R2, #1
L___Lib_USB_32F10x_CL_DCD_EP_Stall713:
0x0264	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 312 :: 		
0x0266	0x4601    MOV	R1, R0
; ep end address is: 0 (R0)
0x0268	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x026A	0xF7FFFF71  BL	__Lib_USB_32F10x_CL_USB_OTG_EPSetStall+0
;usb_dcd.c, 313 :: 		
0x026E	0x2000    MOVS	R0, #0
;usb_dcd.c, 314 :: 		
L_end_DCD_EP_Stall:
0x0270	0xF8DDE000  LDR	LR, [SP, #0]
0x0274	0xB001    ADD	SP, SP, #4
0x0276	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Stall
__Lib_USB_32F10x_CL_USB_OTG_EPSetStall:
;usb_core.c, 1809 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0150	0xB082    SUB	SP, SP, #8
0x0152	0x4603    MOV	R3, R0
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
; ep start address is: 4 (R1)
;usb_core.c, 1811 :: 		
; status start address is: 0 (R0)
0x0154	0x2000    MOVS	R0, #0
;usb_core.c, 1815 :: 		
0x0156	0x2200    MOVS	R2, #0
0x0158	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1816 :: 		
0x015A	0x1C4A    ADDS	R2, R1, #1
0x015C	0x7812    LDRB	R2, [R2, #0]
0x015E	0x2A01    CMP	R2, #1
0x0160	0xD11E    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall141
;usb_core.c, 1818 :: 		
0x0162	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x0166	0xF202030C  ADDW	R3, R2, #12
0x016A	0x780A    LDRB	R2, [R1, #0]
; ep end address is: 4 (R1)
0x016C	0x0092    LSLS	R2, R2, #2
0x016E	0x189A    ADDS	R2, R3, R2
0x0170	0x6812    LDR	R2, [R2, #0]
; depctl_addr start address is: 4 (R1)
0x0172	0x4611    MOV	R1, R2
;usb_core.c, 1819 :: 		
0x0174	0x6812    LDR	R2, [R2, #0]
0x0176	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1821 :: 		
0x0178	0xF89D3007  LDRB	R3, [SP, #7]
0x017C	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0180	0xB12A    CBZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall142
;usb_core.c, 1823 :: 		
0x0182	0xF89D2007  LDRB	R2, [SP, #7]
0x0186	0xF0420240  ORR	R2, R2, #64
0x018A	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1824 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall142:
;usb_core.c, 1825 :: 		
0x018E	0xF89D2006  LDRB	R2, [SP, #6]
0x0192	0xF0420220  ORR	R2, R2, #32
0x0196	0xF88D2006  STRB	R2, [SP, #6]
;usb_core.c, 1826 :: 		
0x019A	0x9A01    LDR	R2, [SP, #4]
0x019C	0x600A    STR	R2, [R1, #0]
; depctl_addr end address is: 4 (R1)
;usb_core.c, 1827 :: 		
0x019E	0xE011    B	L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall143
L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall141:
;usb_core.c, 1830 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 12 (R3)
0x01A0	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x01A4	0xF2020348  ADDW	R3, R2, #72
0x01A8	0x780A    LDRB	R2, [R1, #0]
; ep end address is: 4 (R1)
0x01AA	0x0092    LSLS	R2, R2, #2
0x01AC	0x189A    ADDS	R2, R3, R2
0x01AE	0x6813    LDR	R3, [R2, #0]
;usb_core.c, 1831 :: 		
0x01B0	0x681A    LDR	R2, [R3, #0]
0x01B2	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1833 :: 		
0x01B4	0xF89D2006  LDRB	R2, [SP, #6]
0x01B8	0xF0420220  ORR	R2, R2, #32
0x01BC	0xF88D2006  STRB	R2, [SP, #6]
;usb_core.c, 1834 :: 		
0x01C0	0x9A01    LDR	R2, [SP, #4]
0x01C2	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1835 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall143:
;usb_core.c, 1836 :: 		
; status end address is: 0 (R0)
;usb_core.c, 1837 :: 		
L_end_USB_OTG_EPSetStall:
0x01C4	0xB002    ADD	SP, SP, #8
0x01C6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPSetStall
__Lib_USB_32F10x_CL_USBD_CtlSendData:
;usbd_ioreq.c, 97 :: 		
; len start address is: 8 (R2)
; pbuf start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x096C	0xB081    SUB	SP, SP, #4
0x096E	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; pbuf end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; pbuf start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_ioreq.c, 99 :: 		
; ret start address is: 44 (R11)
0x0972	0xF2400B00  MOVW	R11, #0
;usbd_ioreq.c, 101 :: 		
0x0976	0xF5007388  ADD	R3, R0, #272
0x097A	0x330C    ADDS	R3, #12
0x097C	0x3320    ADDS	R3, #32
0x097E	0x601A    STR	R2, [R3, #0]
;usbd_ioreq.c, 102 :: 		
0x0980	0xF5007388  ADD	R3, R0, #272
0x0984	0x330C    ADDS	R3, #12
0x0986	0x331C    ADDS	R3, #28
0x0988	0x601A    STR	R2, [R3, #0]
;usbd_ioreq.c, 103 :: 		
0x098A	0xF5007388  ADD	R3, R0, #272
0x098E	0x1C5C    ADDS	R4, R3, #1
0x0990	0x2302    MOVS	R3, #2
0x0992	0x7023    STRB	R3, [R4, #0]
;usbd_ioreq.c, 105 :: 		
0x0994	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
0x0996	0x460A    MOV	R2, R1
; pbuf end address is: 4 (R1)
0x0998	0x2100    MOVS	R1, #0
; pdev end address is: 0 (R0)
0x099A	0xF000FAD5  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_ioreq.c, 107 :: 		
0x099E	0xFA5FF08B  UXTB	R0, R11
; ret end address is: 44 (R11)
;usbd_ioreq.c, 108 :: 		
L_end_USBD_CtlSendData:
0x09A2	0xF8DDE000  LDR	LR, [SP, #0]
0x09A6	0xB001    ADD	SP, SP, #4
0x09A8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlSendData
__Lib_USB_32F10x_CL_USBD_SetAddress:
;usbd_req.c, 513 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x11F8	0xB083    SUB	SP, SP, #12
0x11FA	0xF8CDE000  STR	LR, [SP, #0]
0x11FE	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 32 (R8)
;usbd_req.c, 517 :: 		
0x1200	0xF1080204  ADD	R2, R8, #4
0x1204	0x8812    LDRH	R2, [R2, #0]
0x1206	0xBB8A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_SetAddress566
0x1208	0xF1080206  ADD	R2, R8, #6
0x120C	0x8812    LDRH	R2, [R2, #0]
0x120E	0xBB6A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_SetAddress565
L___Lib_USB_32F10x_CL_USBD_SetAddress564:
;usbd_req.c, 519 :: 		
0x1210	0xF1080202  ADD	R2, R8, #2
0x1214	0x8812    LDRH	R2, [R2, #0]
0x1216	0xB2D2    UXTB	R2, R2
0x1218	0xF002027F  AND	R2, R2, #127
; dev_addr start address is: 4 (R1)
0x121C	0xB2D1    UXTB	R1, R2
;usbd_req.c, 521 :: 		
0x121E	0xF5007288  ADD	R2, R0, #272
0x1222	0x1C92    ADDS	R2, R2, #2
0x1224	0x7812    LDRB	R2, [R2, #0]
0x1226	0x2A03    CMP	R2, #3
0x1228	0xD103    BNE	L___Lib_USB_32F10x_CL_USBD_SetAddress433
; dev_addr end address is: 4 (R1)
;usbd_req.c, 523 :: 		
0x122A	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x122C	0xF7FFF83C  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 524 :: 		
0x1230	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_SetAddress434
L___Lib_USB_32F10x_CL_USBD_SetAddress433:
;usbd_req.c, 527 :: 		
; dev_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1232	0xF5007288  ADD	R2, R0, #272
0x1236	0x1D12    ADDS	R2, R2, #4
0x1238	0x7011    STRB	R1, [R2, #0]
;usbd_req.c, 528 :: 		
0x123A	0xF88D1004  STRB	R1, [SP, #4]
0x123E	0x9002    STR	R0, [SP, #8]
0x1240	0xF7FFFCCA  BL	__Lib_USB_32F10x_CL_DCD_EP_SetAddress+0
0x1244	0x9802    LDR	R0, [SP, #8]
;usbd_req.c, 529 :: 		
0x1246	0x9002    STR	R0, [SP, #8]
0x1248	0xF000F986  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
0x124C	0x9802    LDR	R0, [SP, #8]
0x124E	0xF89D1004  LDRB	R1, [SP, #4]
;usbd_req.c, 531 :: 		
0x1252	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_SetAddress435
; dev_addr end address is: 4 (R1)
;usbd_req.c, 533 :: 		
0x1254	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x1258	0x1C93    ADDS	R3, R2, #2
0x125A	0x2202    MOVS	R2, #2
0x125C	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 534 :: 		
0x125E	0xE004    B	L___Lib_USB_32F10x_CL_USBD_SetAddress436
L___Lib_USB_32F10x_CL_USBD_SetAddress435:
;usbd_req.c, 537 :: 		
; pdev start address is: 0 (R0)
0x1260	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x1264	0x1C93    ADDS	R3, R2, #2
0x1266	0x2201    MOVS	R2, #1
0x1268	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 538 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress436:
;usbd_req.c, 539 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress434:
;usbd_req.c, 540 :: 		
0x126A	0xE002    B	L___Lib_USB_32F10x_CL_USBD_SetAddress437
;usbd_req.c, 517 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress566:
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
L___Lib_USB_32F10x_CL_USBD_SetAddress565:
;usbd_req.c, 543 :: 		
0x126C	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x126E	0xF7FFF81B  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 544 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress437:
;usbd_req.c, 545 :: 		
L_end_USBD_SetAddress:
0x1272	0xF8DDE000  LDR	LR, [SP, #0]
0x1276	0xB003    ADD	SP, SP, #12
0x1278	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SetAddress
__Lib_USB_32F10x_CL_DCD_EP_SetAddress:
;usb_dcd.c, 372 :: 		
; address start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0BD8	0xB082    SUB	SP, SP, #8
; address end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; address start address is: 4 (R1)
;usb_dcd.c, 375 :: 		
0x0BDA	0x2200    MOVS	R2, #0
0x0BDC	0x9201    STR	R2, [SP, #4]
;usb_dcd.c, 376 :: 		
0x0BDE	0xB2CB    UXTB	R3, R1
; address end address is: 4 (R1)
0x0BE0	0xF8BD2004  LDRH	R2, [SP, #4]
0x0BE4	0xF363120A  BFI	R2, R3, #4, #7
0x0BE8	0xF8AD2004  STRH	R2, [SP, #4]
;usb_dcd.c, 377 :: 		
0x0BEC	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x0BF0	0x1D12    ADDS	R2, R2, #4
0x0BF2	0x6814    LDR	R4, [R2, #0]
0x0BF4	0x6822    LDR	R2, [R4, #0]
0x0BF6	0xF00233FF  AND	R3, R2, #-1
0x0BFA	0x9A01    LDR	R2, [SP, #4]
0x0BFC	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0C00	0x6022    STR	R2, [R4, #0]
;usb_dcd.c, 378 :: 		
L_end_DCD_EP_SetAddress:
0x0C02	0xB002    ADD	SP, SP, #8
0x0C04	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_SetAddress
__Lib_USB_32F10x_CL_USBD_SetConfig:
;usbd_req.c, 555 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x12B0	0xB083    SUB	SP, SP, #12
0x12B2	0xF8CDE000  STR	LR, [SP, #0]
0x12B6	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 32 (R8)
;usbd_req.c, 560 :: 		
0x12B8	0xF1080202  ADD	R2, R8, #2
0x12BC	0x8814    LDRH	R4, [R2, #0]
0x12BE	0xB2E3    UXTB	R3, R4
0x12C0	0x4A37    LDR	R2, [PC, #220]
0x12C2	0x7013    STRB	R3, [R2, #0]
;usbd_req.c, 562 :: 		
0x12C4	0xB2E2    UXTB	R2, R4
0x12C6	0x2A01    CMP	R2, #1
0x12C8	0xD903    BLS	L___Lib_USB_32F10x_CL_USBD_SetConfig438
;usbd_req.c, 564 :: 		
0x12CA	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x12CC	0xF7FEFFEC  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 565 :: 		
0x12D0	0xE062    B	L___Lib_USB_32F10x_CL_USBD_SetConfig439
L___Lib_USB_32F10x_CL_USBD_SetConfig438:
;usbd_req.c, 568 :: 		
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
0x12D2	0xF5007288  ADD	R2, R0, #272
0x12D6	0x1C92    ADDS	R2, R2, #2
0x12D8	0x9202    STR	R2, [SP, #8]
0x12DA	0xE055    B	L___Lib_USB_32F10x_CL_USBD_SetConfig440
; req end address is: 32 (R8)
;usbd_req.c, 570 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig442:
;usbd_req.c, 571 :: 		
0x12DC	0x4A30    LDR	R2, [PC, #192]
0x12DE	0x7812    LDRB	R2, [R2, #0]
0x12E0	0xB19A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_SetConfig443
;usbd_req.c, 573 :: 		
0x12E2	0xF5007388  ADD	R3, R0, #272
0x12E6	0x4C2E    LDR	R4, [PC, #184]
0x12E8	0x7822    LDRB	R2, [R4, #0]
0x12EA	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 574 :: 		
0x12EC	0xF5007288  ADD	R2, R0, #272
0x12F0	0x1C93    ADDS	R3, R2, #2
0x12F2	0x2203    MOVS	R2, #3
0x12F4	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 575 :: 		
0x12F6	0x4622    MOV	R2, R4
0x12F8	0x7812    LDRB	R2, [R2, #0]
0x12FA	0x9001    STR	R0, [SP, #4]
0x12FC	0xB2D1    UXTB	R1, R2
0x12FE	0xF7FFFC4F  BL	__Lib_USB_32F10x_CL_USBD_SetCfg+0
0x1302	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 576 :: 		
; pdev end address is: 0 (R0)
0x1304	0xF000F928  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 577 :: 		
0x1308	0xE001    B	L___Lib_USB_32F10x_CL_USBD_SetConfig444
L___Lib_USB_32F10x_CL_USBD_SetConfig443:
;usbd_req.c, 580 :: 		
; pdev start address is: 0 (R0)
; pdev end address is: 0 (R0)
0x130A	0xF000F925  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 581 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig444:
;usbd_req.c, 582 :: 		
0x130E	0xE043    B	L___Lib_USB_32F10x_CL_USBD_SetConfig441
;usbd_req.c, 584 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig445:
;usbd_req.c, 585 :: 		
; pdev start address is: 0 (R0)
0x1310	0x4A23    LDR	R2, [PC, #140]
0x1312	0x7812    LDRB	R2, [R2, #0]
0x1314	0xB99A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_SetConfig446
;usbd_req.c, 587 :: 		
0x1316	0xF5007288  ADD	R2, R0, #272
0x131A	0x1C93    ADDS	R3, R2, #2
0x131C	0x2202    MOVS	R2, #2
0x131E	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 588 :: 		
0x1320	0xF5007488  ADD	R4, R0, #272
0x1324	0x4B1E    LDR	R3, [PC, #120]
0x1326	0x781A    LDRB	R2, [R3, #0]
0x1328	0x7022    STRB	R2, [R4, #0]
;usbd_req.c, 589 :: 		
0x132A	0x461A    MOV	R2, R3
0x132C	0x7812    LDRB	R2, [R2, #0]
0x132E	0x9001    STR	R0, [SP, #4]
0x1330	0xB2D1    UXTB	R1, R2
0x1332	0xF7FFFB3B  BL	__Lib_USB_32F10x_CL_USBD_ClrCfg+0
0x1336	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 590 :: 		
; pdev end address is: 0 (R0)
0x1338	0xF000F90E  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 592 :: 		
0x133C	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_SetConfig447
L___Lib_USB_32F10x_CL_USBD_SetConfig446:
;usbd_req.c, 593 :: 		
; pdev start address is: 0 (R0)
0x133E	0xF5007288  ADD	R2, R0, #272
0x1342	0x7813    LDRB	R3, [R2, #0]
0x1344	0x4A16    LDR	R2, [PC, #88]
0x1346	0x7812    LDRB	R2, [R2, #0]
0x1348	0x429A    CMP	R2, R3
0x134A	0xD016    BEQ	L___Lib_USB_32F10x_CL_USBD_SetConfig448
;usbd_req.c, 596 :: 		
0x134C	0xF5007288  ADD	R2, R0, #272
0x1350	0x7812    LDRB	R2, [R2, #0]
0x1352	0x9001    STR	R0, [SP, #4]
0x1354	0xB2D1    UXTB	R1, R2
0x1356	0xF7FFFB29  BL	__Lib_USB_32F10x_CL_USBD_ClrCfg+0
0x135A	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 599 :: 		
0x135C	0xF5007488  ADD	R4, R0, #272
0x1360	0x4B0F    LDR	R3, [PC, #60]
0x1362	0x781A    LDRB	R2, [R3, #0]
0x1364	0x7022    STRB	R2, [R4, #0]
;usbd_req.c, 600 :: 		
0x1366	0x461A    MOV	R2, R3
0x1368	0x7812    LDRB	R2, [R2, #0]
0x136A	0x9001    STR	R0, [SP, #4]
0x136C	0xB2D1    UXTB	R1, R2
0x136E	0xF7FFFC17  BL	__Lib_USB_32F10x_CL_USBD_SetCfg+0
0x1372	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 601 :: 		
; pdev end address is: 0 (R0)
0x1374	0xF000F8F0  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 602 :: 		
0x1378	0xE001    B	L___Lib_USB_32F10x_CL_USBD_SetConfig449
L___Lib_USB_32F10x_CL_USBD_SetConfig448:
;usbd_req.c, 605 :: 		
; pdev start address is: 0 (R0)
; pdev end address is: 0 (R0)
0x137A	0xF000F8ED  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 606 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig449:
L___Lib_USB_32F10x_CL_USBD_SetConfig447:
;usbd_req.c, 607 :: 		
0x137E	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_SetConfig441
;usbd_req.c, 609 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig450:
;usbd_req.c, 610 :: 		
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
0x1380	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x1382	0xF7FEFF91  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 611 :: 		
0x1386	0xE007    B	L___Lib_USB_32F10x_CL_USBD_SetConfig441
;usbd_req.c, 612 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig440:
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
0x1388	0x9B02    LDR	R3, [SP, #8]
0x138A	0x781A    LDRB	R2, [R3, #0]
0x138C	0x2A02    CMP	R2, #2
0x138E	0xD0A5    BEQ	L___Lib_USB_32F10x_CL_USBD_SetConfig442
0x1390	0x781A    LDRB	R2, [R3, #0]
0x1392	0x2A03    CMP	R2, #3
0x1394	0xD0BC    BEQ	L___Lib_USB_32F10x_CL_USBD_SetConfig445
0x1396	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_SetConfig450
; pdev end address is: 0 (R0)
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_SetConfig441:
;usbd_req.c, 613 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig439:
;usbd_req.c, 614 :: 		
L_end_USBD_SetConfig:
0x1398	0xF8DDE000  LDR	LR, [SP, #0]
0x139C	0xB003    ADD	SP, SP, #12
0x139E	0x4770    BX	LR
0x13A0	0x02722000  	__Lib_USB_32F10x_CL_USBD_SetConfig_cfgidx_L0+0
; end of __Lib_USB_32F10x_CL_USBD_SetConfig
__Lib_USB_32F10x_CL_USBD_SetCfg:
;usbd_core.c, 416 :: 		
; cfgidx start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0BA0	0xB082    SUB	SP, SP, #8
0x0BA2	0xF8CDE000  STR	LR, [SP, #0]
0x0BA6	0x4605    MOV	R5, R0
; cfgidx end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; cfgidx start address is: 4 (R1)
;usbd_core.c, 418 :: 		
0x0BA8	0xF5057288  ADD	R2, R5, #272
0x0BAC	0xF20242D4  ADDW	R2, R2, #1236
0x0BB0	0x6812    LDR	R2, [R2, #0]
0x0BB2	0x6814    LDR	R4, [R2, #0]
0x0BB4	0x9501    STR	R5, [SP, #4]
; cfgidx end address is: 4 (R1)
0x0BB6	0x4628    MOV	R0, R5
0x0BB8	0x47A0    BLX	R4
0x0BBA	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 421 :: 		
0x0BBC	0xF5057488  ADD	R4, R5, #272
; pdev end address is: 20 (R5)
0x0BC0	0xF504649B  ADD	R4, R4, #1240
0x0BC4	0x6824    LDR	R4, [R4, #0]
0x0BC6	0x3408    ADDS	R4, #8
0x0BC8	0x6822    LDR	R2, [R4, #0]
0x0BCA	0x4790    BLX	R2
;usbd_core.c, 422 :: 		
0x0BCC	0x2000    MOVS	R0, #0
;usbd_core.c, 423 :: 		
L_end_USBD_SetCfg:
0x0BCE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD2	0xB002    ADD	SP, SP, #8
0x0BD4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SetCfg
__Lib_USB_32F10x_CL_USBD_ClrCfg:
;usbd_core.c, 432 :: 		
; cfgidx start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x09AC	0xB081    SUB	SP, SP, #4
0x09AE	0xF8CDE000  STR	LR, [SP, #0]
; cfgidx end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; cfgidx start address is: 4 (R1)
;usbd_core.c, 434 :: 		
0x09B2	0xF5007288  ADD	R2, R0, #272
0x09B6	0xF20242D4  ADDW	R2, R2, #1236
0x09BA	0x6812    LDR	R2, [R2, #0]
0x09BC	0x1D12    ADDS	R2, R2, #4
0x09BE	0x6812    LDR	R2, [R2, #0]
; cfgidx end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x09C0	0x4790    BLX	R2
;usbd_core.c, 435 :: 		
0x09C2	0x2000    MOVS	R0, #0
;usbd_core.c, 436 :: 		
L_end_USBD_ClrCfg:
0x09C4	0xF8DDE000  LDR	LR, [SP, #0]
0x09C8	0xB001    ADD	SP, SP, #4
0x09CA	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_ClrCfg
__Lib_USB_32F10x_CL_USBD_GetConfig:
;usbd_req.c, 624 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x118C	0xB082    SUB	SP, SP, #8
0x118E	0xF8CDE000  STR	LR, [SP, #0]
0x1192	0x4684    MOV	R12, R0
0x1194	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 48 (R12)
; req start address is: 32 (R8)
;usbd_req.c, 627 :: 		
0x1196	0xF1080206  ADD	R2, R8, #6
0x119A	0x8812    LDRH	R2, [R2, #0]
0x119C	0x2A01    CMP	R2, #1
0x119E	0xD004    BEQ	L___Lib_USB_32F10x_CL_USBD_GetConfig451
;usbd_req.c, 629 :: 		
0x11A0	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
0x11A2	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x11A4	0xF7FFF880  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 630 :: 		
0x11A8	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_GetConfig452
L___Lib_USB_32F10x_CL_USBD_GetConfig451:
;usbd_req.c, 633 :: 		
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x11AA	0xF50C7288  ADD	R2, R12, #272
0x11AE	0x1C92    ADDS	R2, R2, #2
0x11B0	0x9201    STR	R2, [SP, #4]
0x11B2	0xE012    B	L___Lib_USB_32F10x_CL_USBD_GetConfig453
; req end address is: 32 (R8)
;usbd_req.c, 635 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig455:
;usbd_req.c, 639 :: 		
0x11B4	0x2201    MOVS	R2, #1
;usbd_req.c, 638 :: 		
0x11B6	0x490F    LDR	R1, [PC, #60]
;usbd_req.c, 637 :: 		
0x11B8	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_req.c, 639 :: 		
0x11BA	0xF7FFFBD7  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 640 :: 		
0x11BE	0xE014    B	L___Lib_USB_32F10x_CL_USBD_GetConfig454
;usbd_req.c, 642 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig456:
;usbd_req.c, 645 :: 		
; pdev start address is: 48 (R12)
0x11C0	0xF50C7288  ADD	R2, R12, #272
0x11C4	0x4611    MOV	R1, R2
;usbd_req.c, 646 :: 		
0x11C6	0x2201    MOVS	R2, #1
;usbd_req.c, 644 :: 		
0x11C8	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_req.c, 646 :: 		
0x11CA	0xF7FFFBCF  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 647 :: 		
0x11CE	0xE00C    B	L___Lib_USB_32F10x_CL_USBD_GetConfig454
;usbd_req.c, 649 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig457:
;usbd_req.c, 650 :: 		
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x11D0	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
0x11D2	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x11D4	0xF7FFF868  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 651 :: 		
0x11D8	0xE007    B	L___Lib_USB_32F10x_CL_USBD_GetConfig454
;usbd_req.c, 652 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig453:
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x11DA	0x9B01    LDR	R3, [SP, #4]
0x11DC	0x781A    LDRB	R2, [R3, #0]
0x11DE	0x2A02    CMP	R2, #2
0x11E0	0xD0E8    BEQ	L___Lib_USB_32F10x_CL_USBD_GetConfig455
0x11E2	0x781A    LDRB	R2, [R3, #0]
0x11E4	0x2A03    CMP	R2, #3
0x11E6	0xD0EB    BEQ	L___Lib_USB_32F10x_CL_USBD_GetConfig456
0x11E8	0xE7F2    B	L___Lib_USB_32F10x_CL_USBD_GetConfig457
; pdev end address is: 48 (R12)
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_GetConfig454:
;usbd_req.c, 653 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig452:
;usbd_req.c, 654 :: 		
L_end_USBD_GetConfig:
0x11EA	0xF8DDE000  LDR	LR, [SP, #0]
0x11EE	0xB002    ADD	SP, SP, #8
0x11F0	0x4770    BX	LR
0x11F2	0xBF00    NOP
0x11F4	0x00BC2000  	__Lib_USB_32F10x_CL_USBD_default_cfg+0
; end of __Lib_USB_32F10x_CL_USBD_GetConfig
__Lib_USB_32F10x_CL_USBD_GetStatus:
;usbd_req.c, 664 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0FDC	0xB082    SUB	SP, SP, #8
0x0FDE	0xF8CDE000  STR	LR, [SP, #0]
0x0FE2	0x4684    MOV	R12, R0
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 48 (R12)
; req start address is: 4 (R1)
;usbd_req.c, 668 :: 		
0x0FE4	0xF50C7288  ADD	R2, R12, #272
0x0FE8	0x1C92    ADDS	R2, R2, #2
0x0FEA	0x9201    STR	R2, [SP, #4]
0x0FEC	0xE016    B	L___Lib_USB_32F10x_CL_USBD_GetStatus458
; req end address is: 4 (R1)
;usbd_req.c, 670 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus460:
;usbd_req.c, 671 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus461:
;usbd_req.c, 674 :: 		
0x0FEE	0x2301    MOVS	R3, #1
0x0FF0	0x4A10    LDR	R2, [PC, #64]
0x0FF2	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 679 :: 		
0x0FF4	0xF50C7288  ADD	R2, R12, #272
0x0FF8	0x3208    ADDS	R2, #8
0x0FFA	0x6812    LDR	R2, [R2, #0]
0x0FFC	0xB122    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_GetStatus462
;usbd_req.c, 681 :: 		
0x0FFE	0x4B0D    LDR	R3, [PC, #52]
0x1000	0x681A    LDR	R2, [R3, #0]
0x1002	0xF0420202  ORR	R2, R2, #2
0x1006	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 682 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus462:
;usbd_req.c, 686 :: 		
0x1008	0x2202    MOVS	R2, #2
;usbd_req.c, 685 :: 		
0x100A	0x490A    LDR	R1, [PC, #40]
;usbd_req.c, 684 :: 		
0x100C	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_req.c, 686 :: 		
0x100E	0xF7FFFCAD  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 687 :: 		
0x1012	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_GetStatus459
;usbd_req.c, 689 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus463:
;usbd_req.c, 690 :: 		
; req start address is: 4 (R1)
; pdev start address is: 48 (R12)
; req end address is: 4 (R1)
0x1014	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x1016	0xF7FFF947  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 691 :: 		
0x101A	0xE007    B	L___Lib_USB_32F10x_CL_USBD_GetStatus459
;usbd_req.c, 692 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus458:
; req start address is: 4 (R1)
; pdev start address is: 48 (R12)
0x101C	0x9B01    LDR	R3, [SP, #4]
0x101E	0x781A    LDRB	R2, [R3, #0]
0x1020	0x2A02    CMP	R2, #2
0x1022	0xD0E4    BEQ	L___Lib_USB_32F10x_CL_USBD_GetStatus460
0x1024	0x781A    LDRB	R2, [R3, #0]
0x1026	0x2A03    CMP	R2, #3
0x1028	0xD0E1    BEQ	L___Lib_USB_32F10x_CL_USBD_GetStatus461
0x102A	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_GetStatus463
; pdev end address is: 48 (R12)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_GetStatus459:
;usbd_req.c, 693 :: 		
L_end_USBD_GetStatus:
0x102C	0xF8DDE000  LDR	LR, [SP, #0]
0x1030	0xB002    ADD	SP, SP, #8
0x1032	0x4770    BX	LR
0x1034	0x00CC2000  	__Lib_USB_32F10x_CL_USBD_cfg_status+0
; end of __Lib_USB_32F10x_CL_USBD_GetStatus
__Lib_USB_32F10x_CL_USBD_SetFeature:
;usbd_req.c, 704 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1038	0xB083    SUB	SP, SP, #12
0x103A	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 708 :: 		
;usbd_req.c, 710 :: 		
0x103E	0x1C8A    ADDS	R2, R1, #2
0x1040	0x8812    LDRH	R2, [R2, #0]
0x1042	0x2A01    CMP	R2, #1
0x1044	0xD112    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature464
;usbd_req.c, 712 :: 		
0x1046	0xF5007288  ADD	R2, R0, #272
0x104A	0xF2020308  ADDW	R3, R2, #8
0x104E	0x2201    MOVS	R2, #1
0x1050	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 713 :: 		
0x1052	0xF5007288  ADD	R2, R0, #272
0x1056	0xF20242D4  ADDW	R2, R2, #1236
0x105A	0x6812    LDR	R2, [R2, #0]
0x105C	0x3208    ADDS	R2, #8
0x105E	0x6812    LDR	R2, [R2, #0]
0x1060	0x9001    STR	R0, [SP, #4]
; req end address is: 4 (R1)
0x1062	0x4790    BLX	R2
0x1064	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 714 :: 		
; pdev end address is: 0 (R0)
0x1066	0xF000FA77  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 715 :: 		
0x106A	0xE05B    B	L___Lib_USB_32F10x_CL_USBD_SetFeature465
L___Lib_USB_32F10x_CL_USBD_SetFeature464:
;usbd_req.c, 717 :: 		
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
0x106C	0x1C8A    ADDS	R2, R1, #2
0x106E	0x8812    LDRH	R2, [R2, #0]
;usbd_req.c, 718 :: 		
0x1070	0x2A02    CMP	R2, #2
0x1072	0xD157    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature569
0x1074	0x1D0A    ADDS	R2, R1, #4
0x1076	0x8812    LDRH	R2, [R2, #0]
0x1078	0xF00202FF  AND	R2, R2, #255
0x107C	0xB292    UXTH	R2, R2
0x107E	0x2A00    CMP	R2, #0
0x1080	0xD150    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature568
L___Lib_USB_32F10x_CL_USBD_SetFeature567:
;usbd_req.c, 720 :: 		
0x1082	0xF200020C  ADDW	R2, R0, #12
0x1086	0x1D12    ADDS	R2, R2, #4
0x1088	0x6812    LDR	R2, [R2, #0]
0x108A	0x1D12    ADDS	R2, R2, #4
0x108C	0x6812    LDR	R2, [R2, #0]
0x108E	0x9202    STR	R2, [SP, #8]
;usbd_req.c, 722 :: 		
0x1090	0x1D0A    ADDS	R2, R1, #4
; req end address is: 4 (R1)
0x1092	0x8812    LDRH	R2, [R2, #0]
0x1094	0x0A12    LSRS	R2, R2, #8
; test_mode start address is: 4 (R1)
0x1096	0xB2D1    UXTB	R1, R2
;usbd_req.c, 723 :: 		
0x1098	0xE027    B	L___Lib_USB_32F10x_CL_USBD_SetFeature469
; test_mode end address is: 4 (R1)
;usbd_req.c, 725 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature471:
;usbd_req.c, 726 :: 		
0x109A	0x2301    MOVS	R3, #1
0x109C	0xF89D2008  LDRB	R2, [SP, #8]
0x10A0	0xF3631206  BFI	R2, R3, #4, #3
0x10A4	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 727 :: 		
0x10A8	0xE029    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 729 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature472:
;usbd_req.c, 730 :: 		
0x10AA	0x2302    MOVS	R3, #2
0x10AC	0xF89D2008  LDRB	R2, [SP, #8]
0x10B0	0xF3631206  BFI	R2, R3, #4, #3
0x10B4	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 731 :: 		
0x10B8	0xE021    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 733 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature473:
;usbd_req.c, 734 :: 		
0x10BA	0x2303    MOVS	R3, #3
0x10BC	0xF89D2008  LDRB	R2, [SP, #8]
0x10C0	0xF3631206  BFI	R2, R3, #4, #3
0x10C4	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 735 :: 		
0x10C8	0xE019    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 737 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature474:
;usbd_req.c, 738 :: 		
0x10CA	0x2304    MOVS	R3, #4
0x10CC	0xF89D2008  LDRB	R2, [SP, #8]
0x10D0	0xF3631206  BFI	R2, R3, #4, #3
0x10D4	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 739 :: 		
0x10D8	0xE011    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 741 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature475:
;usbd_req.c, 742 :: 		
0x10DA	0x2305    MOVS	R3, #5
0x10DC	0xF89D2008  LDRB	R2, [SP, #8]
0x10E0	0xF3631206  BFI	R2, R3, #4, #3
0x10E4	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 743 :: 		
0x10E8	0xE009    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 744 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature469:
; test_mode start address is: 4 (R1)
0x10EA	0x2901    CMP	R1, #1
0x10EC	0xD0D5    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature471
0x10EE	0x2902    CMP	R1, #2
0x10F0	0xD0DB    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature472
0x10F2	0x2903    CMP	R1, #3
0x10F4	0xD0E1    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature473
0x10F6	0x2904    CMP	R1, #4
0x10F8	0xD0E7    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature474
0x10FA	0x2905    CMP	R1, #5
0x10FC	0xD0ED    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature475
; test_mode end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_SetFeature470:
;usbd_req.c, 745 :: 		
0x10FE	0xF04F0504  MOV	R5, #4
0x1102	0x4C0A    LDR	R4, [PC, #40]
0x1104	0xAB02    ADD	R3, SP, #8
0x1106	0xE7FF    B	L___Lib_USB_32F10x_CL_USBD_SetFeature476
L___Lib_USB_32F10x_CL_USBD_SetFeature570:
L___Lib_USB_32F10x_CL_USBD_SetFeature476:
; pdev start address is: 0 (R0)
; pdev end address is: 0 (R0)
0x1108	0x781A    LDRB	R2, [R3, #0]
0x110A	0x7022    STRB	R2, [R4, #0]
0x110C	0x1E6D    SUBS	R5, R5, #1
0x110E	0x1C5B    ADDS	R3, R3, #1
0x1110	0x1C64    ADDS	R4, R4, #1
0x1112	0x2D00    CMP	R5, #0
0x1114	0xD1F8    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature570
; pdev end address is: 0 (R0)
;usbd_req.c, 746 :: 		
; pdev start address is: 0 (R0)
0x1116	0xF5007288  ADD	R2, R0, #272
0x111A	0x1D93    ADDS	R3, R2, #6
0x111C	0x2201    MOVS	R2, #1
0x111E	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 747 :: 		
; pdev end address is: 0 (R0)
0x1120	0xF000FA1A  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 718 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature569:
L___Lib_USB_32F10x_CL_USBD_SetFeature568:
;usbd_req.c, 748 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature465:
;usbd_req.c, 750 :: 		
L_end_USBD_SetFeature:
0x1124	0xF8DDE000  LDR	LR, [SP, #0]
0x1128	0xB003    ADD	SP, SP, #12
0x112A	0x4770    BX	LR
0x112C	0x08742000  	__Lib_USB_32F10x_CL_SET_TEST_MODE+0
; end of __Lib_USB_32F10x_CL_USBD_SetFeature
__Lib_USB_32F10x_CL_USBD_HID_Setup:
;usbd_hid_core.c, 350 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0A30	0xB084    SUB	SP, SP, #16
0x0A32	0xF8CDE000  STR	LR, [SP, #0]
0x0A36	0x4684    MOV	R12, R0
0x0A38	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 48 (R12)
; req start address is: 32 (R8)
;usbd_hid_core.c, 352 :: 		
; len start address is: 0 (R0)
0x0A3A	0xF2400000  MOVW	R0, #0
;usbd_hid_core.c, 353 :: 		
; pbuf start address is: 4 (R1)
0x0A3E	0xF04F0100  MOV	R1, #0
;usbd_hid_core.c, 355 :: 		
0x0A42	0xF8982000  LDRB	R2, [R8, #0]
0x0A46	0xF0020260  AND	R2, R2, #96
0x0A4A	0xF88D200C  STRB	R2, [SP, #12]
0x0A4E	0xE08E    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup315
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
;usbd_hid_core.c, 357 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup317:
;usbd_hid_core.c, 358 :: 		
0x0A50	0xF1080201  ADD	R2, R8, #1
0x0A54	0x9202    STR	R2, [SP, #8]
0x0A56	0xE021    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup318
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 362 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup320:
;usbd_hid_core.c, 363 :: 		
0x0A58	0xF1080202  ADD	R2, R8, #2
; req end address is: 32 (R8)
0x0A5C	0x8812    LDRH	R2, [R2, #0]
0x0A5E	0xB2D3    UXTB	R3, R2
0x0A60	0x4A49    LDR	R2, [PC, #292]
0x0A62	0x6013    STR	R3, [R2, #0]
;usbd_hid_core.c, 364 :: 		
0x0A64	0xE028    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 366 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup321:
;usbd_hid_core.c, 369 :: 		
; pdev start address is: 48 (R12)
0x0A66	0x2201    MOVS	R2, #1
;usbd_hid_core.c, 368 :: 		
0x0A68	0x4947    LDR	R1, [PC, #284]
;usbd_hid_core.c, 367 :: 		
0x0A6A	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 369 :: 		
0x0A6C	0xF7FFFF7E  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 370 :: 		
0x0A70	0xE022    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 372 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup322:
;usbd_hid_core.c, 373 :: 		
; req start address is: 32 (R8)
0x0A72	0xF1080202  ADD	R2, R8, #2
; req end address is: 32 (R8)
0x0A76	0x8812    LDRH	R2, [R2, #0]
0x0A78	0x0A12    LSRS	R2, R2, #8
0x0A7A	0xB292    UXTH	R2, R2
0x0A7C	0xB2D3    UXTB	R3, R2
0x0A7E	0x4A43    LDR	R2, [PC, #268]
0x0A80	0x6013    STR	R3, [R2, #0]
;usbd_hid_core.c, 374 :: 		
0x0A82	0xE019    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 376 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup323:
;usbd_hid_core.c, 379 :: 		
; pdev start address is: 48 (R12)
0x0A84	0x2201    MOVS	R2, #1
;usbd_hid_core.c, 378 :: 		
0x0A86	0x4941    LDR	R1, [PC, #260]
;usbd_hid_core.c, 377 :: 		
0x0A88	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 379 :: 		
0x0A8A	0xF7FFFF6F  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 380 :: 		
0x0A8E	0xE013    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 382 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup324:
;usbd_hid_core.c, 383 :: 		
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x0A90	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
0x0A92	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x0A94	0xF7FFFC08  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_hid_core.c, 384 :: 		
0x0A98	0x2002    MOVS	R0, #2
0x0A9A	0xE070    B	L_end_USBD_HID_Setup
;usbd_hid_core.c, 385 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup318:
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x0A9C	0x9B02    LDR	R3, [SP, #8]
0x0A9E	0x781A    LDRB	R2, [R3, #0]
0x0AA0	0x2A0B    CMP	R2, #11
0x0AA2	0xD0D9    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup320
0x0AA4	0x781A    LDRB	R2, [R3, #0]
0x0AA6	0x2A03    CMP	R2, #3
0x0AA8	0xD0DD    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup321
0x0AAA	0x781A    LDRB	R2, [R3, #0]
0x0AAC	0x2A0A    CMP	R2, #10
0x0AAE	0xD0E0    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup322
0x0AB0	0x781A    LDRB	R2, [R3, #0]
0x0AB2	0x2A02    CMP	R2, #2
0x0AB4	0xD0E6    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup323
0x0AB6	0xE7EB    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup324
; pdev end address is: 48 (R12)
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_HID_Setup319:
;usbd_hid_core.c, 386 :: 		
0x0AB8	0xE060    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup316
;usbd_hid_core.c, 388 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup325:
;usbd_hid_core.c, 389 :: 		
; pbuf start address is: 4 (R1)
; len start address is: 0 (R0)
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x0ABA	0xF1080201  ADD	R2, R8, #1
0x0ABE	0x9202    STR	R2, [SP, #8]
0x0AC0	0xE04A    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup326
;usbd_hid_core.c, 391 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup328:
;usbd_hid_core.c, 392 :: 		
0x0AC2	0xF1080202  ADD	R2, R8, #2
0x0AC6	0x8812    LDRH	R2, [R2, #0]
0x0AC8	0x0A12    LSRS	R2, R2, #8
0x0ACA	0xB292    UXTH	R2, R2
0x0ACC	0x2A22    CMP	R2, #34
0x0ACE	0xD114    BNE	L___Lib_USB_32F10x_CL_USBD_HID_Setup329
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
;usbd_hid_core.c, 394 :: 		
0x0AD0	0xF1080206  ADD	R2, R8, #6
0x0AD4	0x8813    LDRH	R3, [R2, #0]
0x0AD6	0x4A2E    LDR	R2, [PC, #184]
0x0AD8	0x4293    CMP	R3, R2
0x0ADA	0xD902    BLS	L___Lib_USB_32F10x_CL_USBD_HID_Setup330
; req end address is: 32 (R8)
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 start address is: 4 (R1)
0x0ADC	0xF2400121  MOVW	R1, _USB_HID_RPT_SIZE
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 end address is: 4 (R1)
0x0AE0	0xE004    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup331
L___Lib_USB_32F10x_CL_USBD_HID_Setup330:
; req start address is: 32 (R8)
0x0AE2	0xF1080206  ADD	R2, R8, #6
; req end address is: 32 (R8)
0x0AE6	0x8812    LDRH	R2, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 start address is: 0 (R0)
0x0AE8	0xB290    UXTH	R0, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 end address is: 0 (R0)
0x0AEA	0xB281    UXTH	R1, R0
L___Lib_USB_32F10x_CL_USBD_HID_Setup331:
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 start address is: 4 (R1)
; len start address is: 0 (R0)
0x0AEC	0xB288    UXTH	R0, R1
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 end address is: 4 (R1)
;usbd_hid_core.c, 395 :: 		
0x0AEE	0x4A29    LDR	R2, [PC, #164]
; pbuf start address is: 4 (R1)
0x0AF0	0x4611    MOV	R1, R2
;usbd_hid_core.c, 398 :: 		
0x0AF2	0x9101    STR	R1, [SP, #4]
0x0AF4	0xB281    UXTH	R1, R0
0x0AF6	0x9801    LDR	R0, [SP, #4]
0x0AF8	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup332
L___Lib_USB_32F10x_CL_USBD_HID_Setup329:
;usbd_hid_core.c, 399 :: 		
; req start address is: 32 (R8)
0x0AFA	0xF1080202  ADD	R2, R8, #2
0x0AFE	0x8812    LDRH	R2, [R2, #0]
0x0B00	0x0A12    LSRS	R2, R2, #8
0x0B02	0xB292    UXTH	R2, R2
0x0B04	0x2A21    CMP	R2, #33
0x0B06	0xD111    BNE	L___Lib_USB_32F10x_CL_USBD_HID_Setup622
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
;usbd_hid_core.c, 406 :: 		
0x0B08	0x4A23    LDR	R2, [PC, #140]
0x0B0A	0x6812    LDR	R2, [R2, #0]
0x0B0C	0xF2020012  ADDW	R0, R2, #18
; pbuf start address is: 0 (R0)
;usbd_hid_core.c, 408 :: 		
0x0B10	0xF1080206  ADD	R2, R8, #6
0x0B14	0x8812    LDRH	R2, [R2, #0]
0x0B16	0x2A09    CMP	R2, #9
0x0B18	0xD901    BLS	L___Lib_USB_32F10x_CL_USBD_HID_Setup334
; req end address is: 32 (R8)
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 start address is: 8 (R2)
0x0B1A	0x2209    MOVS	R2, #9
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 end address is: 8 (R2)
0x0B1C	0xE004    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup335
L___Lib_USB_32F10x_CL_USBD_HID_Setup334:
; req start address is: 32 (R8)
0x0B1E	0xF1080206  ADD	R2, R8, #6
; req end address is: 32 (R8)
0x0B22	0x8812    LDRH	R2, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 start address is: 4 (R1)
0x0B24	0xB291    UXTH	R1, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 end address is: 4 (R1)
0x0B26	0xB28A    UXTH	R2, R1
L___Lib_USB_32F10x_CL_USBD_HID_Setup335:
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 start address is: 8 (R2)
; len start address is: 4 (R1)
0x0B28	0xB291    UXTH	R1, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 end address is: 8 (R2)
; pbuf end address is: 0 (R0)
; len end address is: 4 (R1)
;usbd_hid_core.c, 409 :: 		
0x0B2A	0xE002    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup333
L___Lib_USB_32F10x_CL_USBD_HID_Setup622:
;usbd_hid_core.c, 399 :: 		
0x0B2C	0x9101    STR	R1, [SP, #4]
0x0B2E	0xB281    UXTH	R1, R0
0x0B30	0x9801    LDR	R0, [SP, #4]
;usbd_hid_core.c, 409 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup333:
; len start address is: 4 (R1)
; pbuf start address is: 0 (R0)
; pbuf end address is: 0 (R0)
; len end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_HID_Setup332:
;usbd_hid_core.c, 413 :: 		
; pbuf start address is: 0 (R0)
; len start address is: 4 (R1)
0x0B32	0xB28A    UXTH	R2, R1
; len end address is: 4 (R1)
;usbd_hid_core.c, 412 :: 		
0x0B34	0x4601    MOV	R1, R0
; pbuf end address is: 0 (R0)
;usbd_hid_core.c, 411 :: 		
0x0B36	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 413 :: 		
0x0B38	0xF7FFFF18  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 415 :: 		
0x0B3C	0xE016    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup327
;usbd_hid_core.c, 417 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup336:
;usbd_hid_core.c, 420 :: 		
; pdev start address is: 48 (R12)
0x0B3E	0x2201    MOVS	R2, #1
;usbd_hid_core.c, 419 :: 		
0x0B40	0x4916    LDR	R1, [PC, #88]
;usbd_hid_core.c, 418 :: 		
0x0B42	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 420 :: 		
0x0B44	0xF7FFFF12  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 421 :: 		
0x0B48	0xE010    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup327
;usbd_hid_core.c, 423 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup337:
;usbd_hid_core.c, 424 :: 		
; req start address is: 32 (R8)
0x0B4A	0xF1080202  ADD	R2, R8, #2
; req end address is: 32 (R8)
0x0B4E	0x8812    LDRH	R2, [R2, #0]
0x0B50	0xB2D3    UXTB	R3, R2
0x0B52	0x4A12    LDR	R2, [PC, #72]
0x0B54	0x6013    STR	R3, [R2, #0]
;usbd_hid_core.c, 425 :: 		
0x0B56	0xE009    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup327
;usbd_hid_core.c, 426 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup326:
; pbuf start address is: 4 (R1)
; len start address is: 0 (R0)
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x0B58	0x9B02    LDR	R3, [SP, #8]
0x0B5A	0x781A    LDRB	R2, [R3, #0]
0x0B5C	0x2A06    CMP	R2, #6
0x0B5E	0xD0B0    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup328
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
0x0B60	0x781A    LDRB	R2, [R3, #0]
0x0B62	0x2A0A    CMP	R2, #10
0x0B64	0xD0EB    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup336
; pdev end address is: 48 (R12)
0x0B66	0x781A    LDRB	R2, [R3, #0]
0x0B68	0x2A0B    CMP	R2, #11
0x0B6A	0xD0EE    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup337
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_HID_Setup327:
;usbd_hid_core.c, 427 :: 		
0x0B6C	0xE006    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup316
L___Lib_USB_32F10x_CL_USBD_HID_Setup315:
; pbuf start address is: 4 (R1)
; len start address is: 0 (R0)
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x0B6E	0xF89D200C  LDRB	R2, [SP, #12]
0x0B72	0x2A20    CMP	R2, #32
0x0B74	0xF43FAF6C  BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup317
0x0B78	0x2A00    CMP	R2, #0
0x0B7A	0xD09E    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup325
; pdev end address is: 48 (R12)
; req end address is: 32 (R8)
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_HID_Setup316:
;usbd_hid_core.c, 428 :: 		
0x0B7C	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 429 :: 		
L_end_USBD_HID_Setup:
0x0B7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B82	0xB004    ADD	SP, SP, #16
0x0B84	0x4770    BX	LR
0x0B86	0xBF00    NOP
0x0B88	0x00C02000  	__Lib_USB_32F10x_CL_USBD_HID_Protocol+0
0x0B8C	0x00C42000  	__Lib_USB_32F10x_CL_USBD_HID_IdleState+0
0x0B90	0x00210000  	_USB_HID_RPT_SIZE
0x0B94	0x74EA0000  	_hid_rpt_desc+0
0x0B98	0x004C2000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
0x0B9C	0x00C82000  	__Lib_USB_32F10x_CL_USBD_HID_AltSet+0
; end of __Lib_USB_32F10x_CL_USBD_HID_Setup
__Lib_USB_32F10x_CL_USBD_GEN_Setup:
;usbd_gen_core.c, 112 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x09CC	0xB083    SUB	SP, SP, #12
0x09CE	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_gen_core.c, 114 :: 		
;usbd_gen_core.c, 115 :: 		
;usbd_gen_core.c, 117 :: 		
0x09D2	0x780A    LDRB	R2, [R1, #0]
0x09D4	0xF0020260  AND	R2, R2, #96
0x09D8	0xF88D2008  STRB	R2, [SP, #8]
0x09DC	0xE01A    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup339
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
;usbd_gen_core.c, 119 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup341:
;usbd_gen_core.c, 148 :: 		
0x09DE	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup340
;usbd_gen_core.c, 150 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup342:
;usbd_gen_core.c, 151 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x09E0	0x1C4A    ADDS	R2, R1, #1
0x09E2	0x9201    STR	R2, [SP, #4]
0x09E4	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup343
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
;usbd_gen_core.c, 153 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup345:
;usbd_gen_core.c, 176 :: 		
0x09E6	0xE014    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup344
;usbd_gen_core.c, 178 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup346:
;usbd_gen_core.c, 181 :: 		
; pdev start address is: 0 (R0)
0x09E8	0x2201    MOVS	R2, #1
;usbd_gen_core.c, 180 :: 		
0x09EA	0x4910    LDR	R1, [PC, #64]
;usbd_gen_core.c, 179 :: 		
; pdev end address is: 0 (R0)
;usbd_gen_core.c, 181 :: 		
0x09EC	0xF7FFFFBE  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_gen_core.c, 182 :: 		
0x09F0	0xE00F    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup344
;usbd_gen_core.c, 184 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup347:
;usbd_gen_core.c, 185 :: 		
; req start address is: 4 (R1)
0x09F2	0x1C8A    ADDS	R2, R1, #2
; req end address is: 4 (R1)
0x09F4	0x8812    LDRH	R2, [R2, #0]
0x09F6	0xB2D3    UXTB	R3, R2
0x09F8	0x4A0C    LDR	R2, [PC, #48]
0x09FA	0x6013    STR	R3, [R2, #0]
;usbd_gen_core.c, 186 :: 		
0x09FC	0xE009    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup344
;usbd_gen_core.c, 187 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup343:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x09FE	0x9B01    LDR	R3, [SP, #4]
0x0A00	0x781A    LDRB	R2, [R3, #0]
0x0A02	0x2A06    CMP	R2, #6
0x0A04	0xD0EF    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup345
0x0A06	0x781A    LDRB	R2, [R3, #0]
0x0A08	0x2A0A    CMP	R2, #10
0x0A0A	0xD0ED    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup346
; pdev end address is: 0 (R0)
0x0A0C	0x781A    LDRB	R2, [R3, #0]
0x0A0E	0x2A0B    CMP	R2, #11
0x0A10	0xD0EF    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup347
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_GEN_Setup344:
;usbd_gen_core.c, 188 :: 		
0x0A12	0xE005    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup340
L___Lib_USB_32F10x_CL_USBD_GEN_Setup339:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0A14	0xF89D2008  LDRB	R2, [SP, #8]
0x0A18	0x2A20    CMP	R2, #32
0x0A1A	0xD0E0    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup341
0x0A1C	0x2A00    CMP	R2, #0
0x0A1E	0xD0DF    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup342
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_GEN_Setup340:
;usbd_gen_core.c, 189 :: 		
0x0A20	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 190 :: 		
L_end_USBD_GEN_Setup:
0x0A22	0xF8DDE000  LDR	LR, [SP, #0]
0x0A26	0xB003    ADD	SP, SP, #12
0x0A28	0x4770    BX	LR
0x0A2A	0xBF00    NOP
0x0A2C	0x00B82000  	__Lib_USB_32F10x_CL_USBD_GEN_AltSet+0
; end of __Lib_USB_32F10x_CL_USBD_GEN_Setup
__Lib_USB_32F10x_CL_USBD_ClrFeature:
;usbd_req.c, 761 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1130	0xB083    SUB	SP, SP, #12
0x1132	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 763 :: 		
0x1136	0xF5007288  ADD	R2, R0, #272
0x113A	0x1C92    ADDS	R2, R2, #2
0x113C	0x9202    STR	R2, [SP, #8]
0x113E	0xE019    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature477
;usbd_req.c, 765 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature479:
;usbd_req.c, 766 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature480:
;usbd_req.c, 767 :: 		
0x1140	0x1C8A    ADDS	R2, R1, #2
0x1142	0x8812    LDRH	R2, [R2, #0]
0x1144	0x2A01    CMP	R2, #1
0x1146	0xD111    BNE	L___Lib_USB_32F10x_CL_USBD_ClrFeature481
;usbd_req.c, 769 :: 		
0x1148	0xF5007288  ADD	R2, R0, #272
0x114C	0xF2020308  ADDW	R3, R2, #8
0x1150	0x2200    MOVS	R2, #0
0x1152	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 770 :: 		
0x1154	0xF5007288  ADD	R2, R0, #272
0x1158	0xF20242D4  ADDW	R2, R2, #1236
0x115C	0x6812    LDR	R2, [R2, #0]
0x115E	0x3208    ADDS	R2, #8
0x1160	0x6812    LDR	R2, [R2, #0]
0x1162	0x9001    STR	R0, [SP, #4]
; req end address is: 4 (R1)
0x1164	0x4790    BLX	R2
0x1166	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 771 :: 		
; pdev end address is: 0 (R0)
0x1168	0xF000F9F6  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 772 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature481:
;usbd_req.c, 773 :: 		
0x116C	0xE00A    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature478
;usbd_req.c, 775 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature482:
;usbd_req.c, 776 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x116E	0xF7FFF89B  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 777 :: 		
0x1172	0xE007    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature478
;usbd_req.c, 778 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature477:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1174	0x9B02    LDR	R3, [SP, #8]
0x1176	0x781A    LDRB	R2, [R3, #0]
0x1178	0x2A02    CMP	R2, #2
0x117A	0xD0E1    BEQ	L___Lib_USB_32F10x_CL_USBD_ClrFeature479
0x117C	0x781A    LDRB	R2, [R3, #0]
0x117E	0x2A03    CMP	R2, #3
0x1180	0xD0DE    BEQ	L___Lib_USB_32F10x_CL_USBD_ClrFeature480
0x1182	0xE7F4    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature482
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_ClrFeature478:
;usbd_req.c, 779 :: 		
L_end_USBD_ClrFeature:
0x1184	0xF8DDE000  LDR	LR, [SP, #0]
0x1188	0xB003    ADD	SP, SP, #12
0x118A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_ClrFeature
__Lib_USB_32F10x_CL_USBD_StdItfReq:
;usbd_req.c, 199 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1638	0xB086    SUB	SP, SP, #24
0x163A	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 201 :: 		
0x163E	0x2200    MOVS	R2, #0
0x1640	0xF88D200C  STRB	R2, [SP, #12]
;usbd_req.c, 203 :: 		
0x1644	0xF5007288  ADD	R2, R0, #272
0x1648	0x1C92    ADDS	R2, R2, #2
0x164A	0x9205    STR	R2, [SP, #20]
0x164C	0xE022    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq358
;usbd_req.c, 205 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq360:
;usbd_req.c, 207 :: 		
0x164E	0x1D0A    ADDS	R2, R1, #4
0x1650	0x8812    LDRH	R2, [R2, #0]
0x1652	0xF00202FF  AND	R2, R2, #255
0x1656	0xB2D2    UXTB	R2, R2
0x1658	0x2A01    CMP	R2, #1
0x165A	0xD815    BHI	L___Lib_USB_32F10x_CL_USBD_StdItfReq361
;usbd_req.c, 209 :: 		
0x165C	0xF5007288  ADD	R2, R0, #272
0x1660	0xF20242D4  ADDW	R2, R2, #1236
0x1664	0x6812    LDR	R2, [R2, #0]
0x1666	0x3208    ADDS	R2, #8
0x1668	0x6812    LDR	R2, [R2, #0]
0x166A	0x9101    STR	R1, [SP, #4]
0x166C	0x9002    STR	R0, [SP, #8]
0x166E	0x4790    BLX	R2
0x1670	0x9802    LDR	R0, [SP, #8]
0x1672	0x9901    LDR	R1, [SP, #4]
;usbd_req.c, 211 :: 		
0x1674	0x1D8A    ADDS	R2, R1, #6
; req end address is: 4 (R1)
0x1676	0x8812    LDRH	R2, [R2, #0]
0x1678	0xB92A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdItfReq573
0x167A	0xF89D200C  LDRB	R2, [SP, #12]
0x167E	0x2A00    CMP	R2, #0
0x1680	0xD101    BNE	L___Lib_USB_32F10x_CL_USBD_StdItfReq572
L___Lib_USB_32F10x_CL_USBD_StdItfReq571:
;usbd_req.c, 213 :: 		
; pdev end address is: 0 (R0)
0x1682	0xF7FFFF69  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 211 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq573:
L___Lib_USB_32F10x_CL_USBD_StdItfReq572:
;usbd_req.c, 215 :: 		
0x1686	0xE001    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq365
L___Lib_USB_32F10x_CL_USBD_StdItfReq361:
;usbd_req.c, 218 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x1688	0xF7FEFE0E  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 219 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq365:
;usbd_req.c, 220 :: 		
0x168C	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq359
;usbd_req.c, 222 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq366:
;usbd_req.c, 223 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x168E	0xF7FEFE0B  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 224 :: 		
0x1692	0xE004    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq359
;usbd_req.c, 225 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq358:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1694	0x9A05    LDR	R2, [SP, #20]
0x1696	0x7812    LDRB	R2, [R2, #0]
0x1698	0x2A03    CMP	R2, #3
0x169A	0xD0D8    BEQ	L___Lib_USB_32F10x_CL_USBD_StdItfReq360
0x169C	0xE7F7    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq366
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_StdItfReq359:
;usbd_req.c, 226 :: 		
0x169E	0xF89D000C  LDRB	R0, [SP, #12]
;usbd_req.c, 227 :: 		
L_end_USBD_StdItfReq:
0x16A2	0xF8DDE000  LDR	LR, [SP, #0]
0x16A6	0xB006    ADD	SP, SP, #24
0x16A8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_StdItfReq
__Lib_USB_32F10x_CL_USBD_StdEPReq:
;usbd_req.c, 236 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x175C	0xB088    SUB	SP, SP, #32
0x175E	0xF8CDE000  STR	LR, [SP, #0]
0x1762	0x460C    MOV	R4, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 16 (R4)
;usbd_req.c, 240 :: 		
0x1764	0x2200    MOVS	R2, #0
0x1766	0xF88D200C  STRB	R2, [SP, #12]
;usbd_req.c, 242 :: 		
0x176A	0x1D22    ADDS	R2, R4, #4
0x176C	0x8812    LDRH	R2, [R2, #0]
0x176E	0xF00202FF  AND	R2, R2, #255
; ep_addr start address is: 4 (R1)
0x1772	0xB2D1    UXTB	R1, R2
;usbd_req.c, 244 :: 		
0x1774	0x1C62    ADDS	R2, R4, #1
0x1776	0x9207    STR	R2, [SP, #28]
0x1778	0xE0B0    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq367
;usbd_req.c, 247 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq369:
;usbd_req.c, 249 :: 		
0x177A	0xF5007288  ADD	R2, R0, #272
0x177E	0x1C92    ADDS	R2, R2, #2
0x1780	0x9206    STR	R2, [SP, #24]
0x1782	0xE023    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq370
; req end address is: 16 (R4)
;usbd_req.c, 251 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq372:
;usbd_req.c, 252 :: 		
0x1784	0xB119    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq580
0x1786	0x2980    CMP	R1, #128
0x1788	0xD001    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq579
L___Lib_USB_32F10x_CL_USBD_StdEPReq578:
;usbd_req.c, 254 :: 		
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x178A	0xF7FEFD41  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 252 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq580:
L___Lib_USB_32F10x_CL_USBD_StdEPReq579:
;usbd_req.c, 256 :: 		
0x178E	0xE025    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq371
;usbd_req.c, 258 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq376:
;usbd_req.c, 259 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x1790	0x1CA2    ADDS	R2, R4, #2
0x1792	0x8812    LDRH	R2, [R2, #0]
0x1794	0xB942    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq377
;usbd_req.c, 261 :: 		
0x1796	0xB139    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq582
0x1798	0x2980    CMP	R1, #128
0x179A	0xD005    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq581
L___Lib_USB_32F10x_CL_USBD_StdEPReq577:
;usbd_req.c, 263 :: 		
0x179C	0x9401    STR	R4, [SP, #4]
; ep_addr end address is: 4 (R1)
0x179E	0x9002    STR	R0, [SP, #8]
0x17A0	0xF7FEFD36  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
0x17A4	0x9802    LDR	R0, [SP, #8]
0x17A6	0x9C01    LDR	R4, [SP, #4]
;usbd_req.c, 261 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq582:
L___Lib_USB_32F10x_CL_USBD_StdEPReq581:
;usbd_req.c, 266 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq377:
;usbd_req.c, 267 :: 		
0x17A8	0xF5007288  ADD	R2, R0, #272
0x17AC	0xF20242D4  ADDW	R2, R2, #1236
0x17B0	0x6812    LDR	R2, [R2, #0]
0x17B2	0x3208    ADDS	R2, #8
0x17B4	0x6812    LDR	R2, [R2, #0]
0x17B6	0x9001    STR	R0, [SP, #4]
; req end address is: 16 (R4)
0x17B8	0x4621    MOV	R1, R4
0x17BA	0x4790    BLX	R2
0x17BC	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 268 :: 		
; pdev end address is: 0 (R0)
0x17BE	0xF7FFFECB  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 270 :: 		
0x17C2	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq371
;usbd_req.c, 272 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq381:
;usbd_req.c, 273 :: 		
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x17C4	0x4621    MOV	R1, R4
; req end address is: 16 (R4)
; pdev end address is: 0 (R0)
0x17C6	0xF7FEFD6F  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 274 :: 		
0x17CA	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq371
;usbd_req.c, 275 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq370:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x17CC	0x9B06    LDR	R3, [SP, #24]
0x17CE	0x781A    LDRB	R2, [R3, #0]
0x17D0	0x2A02    CMP	R2, #2
0x17D2	0xD0D7    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq372
0x17D4	0x781A    LDRB	R2, [R3, #0]
0x17D6	0x2A03    CMP	R2, #3
0x17D8	0xD0DA    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq376
; ep_addr end address is: 4 (R1)
0x17DA	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq381
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USBD_StdEPReq371:
;usbd_req.c, 276 :: 		
0x17DC	0xE08B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 278 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq382:
;usbd_req.c, 280 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x17DE	0xF5007288  ADD	R2, R0, #272
0x17E2	0x1C92    ADDS	R2, R2, #2
0x17E4	0x9206    STR	R2, [SP, #24]
0x17E6	0xE023    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq383
; req end address is: 16 (R4)
;usbd_req.c, 282 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq385:
;usbd_req.c, 283 :: 		
0x17E8	0xB119    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq584
0x17EA	0x2980    CMP	R1, #128
0x17EC	0xD001    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq583
L___Lib_USB_32F10x_CL_USBD_StdEPReq576:
;usbd_req.c, 285 :: 		
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x17EE	0xF7FEFD0F  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 283 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq584:
L___Lib_USB_32F10x_CL_USBD_StdEPReq583:
;usbd_req.c, 287 :: 		
0x17F2	0xE025    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq384
;usbd_req.c, 289 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq389:
;usbd_req.c, 290 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x17F4	0x1CA2    ADDS	R2, R4, #2
0x17F6	0x8812    LDRH	R2, [R2, #0]
0x17F8	0xB9AA    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq390
;usbd_req.c, 292 :: 		
0x17FA	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq586
0x17FC	0x2980    CMP	R1, #128
0x17FE	0xD010    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq585
L___Lib_USB_32F10x_CL_USBD_StdEPReq575:
;usbd_req.c, 294 :: 		
0x1800	0x9401    STR	R4, [SP, #4]
; ep_addr end address is: 4 (R1)
0x1802	0x9002    STR	R0, [SP, #8]
0x1804	0xF7FFFAF0  BL	__Lib_USB_32F10x_CL_DCD_EP_ClrStall+0
0x1808	0x9802    LDR	R0, [SP, #8]
0x180A	0x9C01    LDR	R4, [SP, #4]
;usbd_req.c, 295 :: 		
0x180C	0xF5007288  ADD	R2, R0, #272
0x1810	0xF20242D4  ADDW	R2, R2, #1236
0x1814	0x6812    LDR	R2, [R2, #0]
0x1816	0x3208    ADDS	R2, #8
0x1818	0x6812    LDR	R2, [R2, #0]
0x181A	0x9001    STR	R0, [SP, #4]
; req end address is: 16 (R4)
0x181C	0x4621    MOV	R1, R4
0x181E	0x4790    BLX	R2
0x1820	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 292 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq586:
L___Lib_USB_32F10x_CL_USBD_StdEPReq585:
;usbd_req.c, 297 :: 		
; pdev end address is: 0 (R0)
0x1822	0xF7FFFE99  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 298 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq390:
;usbd_req.c, 299 :: 		
0x1826	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq384
;usbd_req.c, 301 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq394:
;usbd_req.c, 302 :: 		
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x1828	0x4621    MOV	R1, R4
; req end address is: 16 (R4)
; pdev end address is: 0 (R0)
0x182A	0xF7FEFD3D  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 303 :: 		
0x182E	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq384
;usbd_req.c, 304 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq383:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x1830	0x9B06    LDR	R3, [SP, #24]
0x1832	0x781A    LDRB	R2, [R3, #0]
0x1834	0x2A02    CMP	R2, #2
0x1836	0xD0D7    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq385
0x1838	0x781A    LDRB	R2, [R3, #0]
0x183A	0x2A03    CMP	R2, #3
0x183C	0xD0DA    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq389
; ep_addr end address is: 4 (R1)
0x183E	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq394
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USBD_StdEPReq384:
;usbd_req.c, 305 :: 		
0x1840	0xE059    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 307 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq395:
;usbd_req.c, 308 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x1842	0xF5007288  ADD	R2, R0, #272
0x1846	0x1C92    ADDS	R2, R2, #2
0x1848	0x9206    STR	R2, [SP, #24]
0x184A	0xE03D    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq396
; req end address is: 16 (R4)
;usbd_req.c, 310 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq398:
;usbd_req.c, 311 :: 		
0x184C	0xB119    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq588
0x184E	0x2980    CMP	R1, #128
0x1850	0xD001    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq587
L___Lib_USB_32F10x_CL_USBD_StdEPReq574:
;usbd_req.c, 313 :: 		
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x1852	0xF7FEFCDD  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 311 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq588:
L___Lib_USB_32F10x_CL_USBD_StdEPReq587:
;usbd_req.c, 315 :: 		
0x1856	0xE03F    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq397
;usbd_req.c, 317 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq402:
;usbd_req.c, 320 :: 		
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1858	0xF0010280  AND	R2, R1, #128
0x185C	0xB2D2    UXTB	R2, R2
0x185E	0x2A80    CMP	R2, #128
0x1860	0xD114    BNE	L___Lib_USB_32F10x_CL_USBD_StdEPReq403
;usbd_req.c, 322 :: 		
0x1862	0xF5007288  ADD	R2, R0, #272
0x1866	0xF202040C  ADDW	R4, R2, #12
0x186A	0xF001037F  AND	R3, R1, #127
0x186E	0xB2DB    UXTB	R3, R3
; ep_addr end address is: 4 (R1)
0x1870	0x2228    MOVS	R2, #40
0x1872	0x435A    MULS	R2, R3, R2
0x1874	0x18A2    ADDS	R2, R4, R2
0x1876	0x1C92    ADDS	R2, R2, #2
0x1878	0x7812    LDRB	R2, [R2, #0]
0x187A	0xB11A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq404
;usbd_req.c, 324 :: 		
0x187C	0x2301    MOVS	R3, #1
0x187E	0x4A21    LDR	R2, [PC, #132]
0x1880	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 325 :: 		
0x1882	0xE002    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq405
L___Lib_USB_32F10x_CL_USBD_StdEPReq404:
;usbd_req.c, 328 :: 		
0x1884	0x2300    MOVS	R3, #0
0x1886	0x4A1F    LDR	R2, [PC, #124]
0x1888	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 329 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq405:
;usbd_req.c, 330 :: 		
0x188A	0xE014    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq406
L___Lib_USB_32F10x_CL_USBD_StdEPReq403:
;usbd_req.c, 331 :: 		
; ep_addr start address is: 4 (R1)
0x188C	0xF0010280  AND	R2, R1, #128
0x1890	0xB2D2    UXTB	R2, R2
0x1892	0xB982    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq407
;usbd_req.c, 333 :: 		
0x1894	0xF5007288  ADD	R2, R0, #272
0x1898	0xF5027319  ADD	R3, R2, #612
0x189C	0x2228    MOVS	R2, #40
0x189E	0x434A    MULS	R2, R1, R2
; ep_addr end address is: 4 (R1)
0x18A0	0x189A    ADDS	R2, R3, R2
0x18A2	0x1C92    ADDS	R2, R2, #2
0x18A4	0x7812    LDRB	R2, [R2, #0]
0x18A6	0xB11A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq408
;usbd_req.c, 335 :: 		
0x18A8	0x2301    MOVS	R3, #1
0x18AA	0x4A16    LDR	R2, [PC, #88]
0x18AC	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 336 :: 		
0x18AE	0xE002    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq409
L___Lib_USB_32F10x_CL_USBD_StdEPReq408:
;usbd_req.c, 340 :: 		
0x18B0	0x2300    MOVS	R3, #0
0x18B2	0x4A14    LDR	R2, [PC, #80]
0x18B4	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 341 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq409:
;usbd_req.c, 342 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq407:
L___Lib_USB_32F10x_CL_USBD_StdEPReq406:
;usbd_req.c, 345 :: 		
0x18B6	0x2202    MOVS	R2, #2
;usbd_req.c, 344 :: 		
0x18B8	0x4912    LDR	R1, [PC, #72]
;usbd_req.c, 343 :: 		
; pdev end address is: 0 (R0)
;usbd_req.c, 345 :: 		
0x18BA	0xF7FFF857  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 346 :: 		
0x18BE	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq397
;usbd_req.c, 348 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq410:
;usbd_req.c, 349 :: 		
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x18C0	0x4621    MOV	R1, R4
; req end address is: 16 (R4)
; pdev end address is: 0 (R0)
0x18C2	0xF7FEFCF1  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 350 :: 		
0x18C6	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq397
;usbd_req.c, 351 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq396:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x18C8	0x9B06    LDR	R3, [SP, #24]
0x18CA	0x781A    LDRB	R2, [R3, #0]
0x18CC	0x2A02    CMP	R2, #2
0x18CE	0xD0BD    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq398
0x18D0	0x781A    LDRB	R2, [R3, #0]
0x18D2	0x2A03    CMP	R2, #3
0x18D4	0xD0C0    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq402
; ep_addr end address is: 4 (R1)
0x18D6	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq410
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USBD_StdEPReq397:
;usbd_req.c, 352 :: 		
0x18D8	0xE00D    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 354 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq411:
;usbd_req.c, 355 :: 		
0x18DA	0xE00C    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 356 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq367:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x18DC	0x9B07    LDR	R3, [SP, #28]
0x18DE	0x781A    LDRB	R2, [R3, #0]
0x18E0	0x2A03    CMP	R2, #3
0x18E2	0xF43FAF4A  BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq369
0x18E6	0x781A    LDRB	R2, [R3, #0]
0x18E8	0x2A01    CMP	R2, #1
0x18EA	0xF43FAF78  BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq382
0x18EE	0x781A    LDRB	R2, [R3, #0]
0x18F0	0x2A00    CMP	R2, #0
0x18F2	0xD0A6    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq395
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
; ep_addr end address is: 4 (R1)
0x18F4	0xE7F1    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq411
L___Lib_USB_32F10x_CL_USBD_StdEPReq368:
;usbd_req.c, 357 :: 		
0x18F6	0xF89D000C  LDRB	R0, [SP, #12]
;usbd_req.c, 358 :: 		
L_end_USBD_StdEPReq:
0x18FA	0xF8DDE000  LDR	LR, [SP, #0]
0x18FE	0xB008    ADD	SP, SP, #32
0x1900	0x4770    BX	LR
0x1902	0xBF00    NOP
0x1904	0x00B42000  	__Lib_USB_32F10x_CL_USBD_ep_status+0
; end of __Lib_USB_32F10x_CL_USBD_StdEPReq
__Lib_USB_32F10x_CL_DCD_EP_ClrStall:
;usb_dcd.c, 323 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0DE8	0xB081    SUB	SP, SP, #4
0x0DEA	0xF8CDE000  STR	LR, [SP, #0]
0x0DEE	0x4605    MOV	R5, R0
0x0DF0	0xB2CE    UXTB	R6, R1
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
;usb_dcd.c, 326 :: 		
0x0DF2	0xF0060280  AND	R2, R6, #128
0x0DF6	0xB2D2    UXTB	R2, R2
0x0DF8	0x2A80    CMP	R2, #128
0x0DFA	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_EP_ClrStall205
;usb_dcd.c, 328 :: 		
0x0DFC	0xF5057088  ADD	R0, R5, #272
0x0E00	0x300C    ADDS	R0, #12
0x0E02	0xF006037F  AND	R3, R6, #127
0x0E06	0xB2DB    UXTB	R3, R3
0x0E08	0x2228    MOVS	R2, #40
0x0E0A	0x435A    MULS	R2, R3, R2
0x0E0C	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
;usb_dcd.c, 329 :: 		
; ep end address is: 0 (R0)
0x0E0E	0xE006    B	L___Lib_USB_32F10x_CL_DCD_EP_ClrStall206
L___Lib_USB_32F10x_CL_DCD_EP_ClrStall205:
;usb_dcd.c, 332 :: 		
0x0E10	0xF5057088  ADD	R0, R5, #272
0x0E14	0xF5007019  ADD	R0, R0, #612
0x0E18	0x2228    MOVS	R2, #40
0x0E1A	0x4372    MULS	R2, R6, R2
0x0E1C	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;usb_dcd.c, 333 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_ClrStall206:
;usb_dcd.c, 335 :: 		
; ep start address is: 0 (R0)
0x0E1E	0x1C83    ADDS	R3, R0, #2
0x0E20	0x2200    MOVS	R2, #0
0x0E22	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 336 :: 		
0x0E24	0xF006027F  AND	R2, R6, #127
0x0E28	0x7002    STRB	R2, [R0, #0]
;usb_dcd.c, 337 :: 		
0x0E2A	0x1C43    ADDS	R3, R0, #1
0x0E2C	0xF0060280  AND	R2, R6, #128
0x0E30	0xB2D2    UXTB	R2, R2
; epnum end address is: 24 (R6)
0x0E32	0x2A80    CMP	R2, #128
0x0E34	0xF2400200  MOVW	R2, #0
0x0E38	0xD100    BNE	L___Lib_USB_32F10x_CL_DCD_EP_ClrStall715
0x0E3A	0x2201    MOVS	R2, #1
L___Lib_USB_32F10x_CL_DCD_EP_ClrStall715:
0x0E3C	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 339 :: 		
0x0E3E	0x4601    MOV	R1, R0
; ep end address is: 0 (R0)
0x0E40	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x0E42	0xF7FFFEE1  BL	__Lib_USB_32F10x_CL_USB_OTG_EPClearStall+0
;usb_dcd.c, 340 :: 		
0x0E46	0x2000    MOVS	R0, #0
;usb_dcd.c, 341 :: 		
L_end_DCD_EP_ClrStall:
0x0E48	0xF8DDE000  LDR	LR, [SP, #0]
0x0E4C	0xB001    ADD	SP, SP, #4
0x0E4E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_ClrStall
__Lib_USB_32F10x_CL_USB_OTG_EPClearStall:
;usb_core.c, 1845 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0C08	0xB082    SUB	SP, SP, #8
0x0C0A	0x4603    MOV	R3, R0
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
; ep start address is: 4 (R1)
;usb_core.c, 1847 :: 		
; status start address is: 0 (R0)
0x0C0C	0x2000    MOVS	R0, #0
;usb_core.c, 1851 :: 		
0x0C0E	0x2200    MOVS	R2, #0
0x0C10	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1853 :: 		
0x0C12	0x1C4A    ADDS	R2, R1, #1
0x0C14	0x7812    LDRB	R2, [R2, #0]
0x0C16	0x2A01    CMP	R2, #1
0x0C18	0xD108    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall144
;usb_core.c, 1855 :: 		
0x0C1A	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x0C1E	0xF202030C  ADDW	R3, R2, #12
0x0C22	0x780A    LDRB	R2, [R1, #0]
0x0C24	0x0092    LSLS	R2, R2, #2
0x0C26	0x189A    ADDS	R2, R3, R2
0x0C28	0x6813    LDR	R3, [R2, #0]
; depctl_addr start address is: 12 (R3)
;usb_core.c, 1856 :: 		
; depctl_addr end address is: 12 (R3)
0x0C2A	0xE007    B	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall145
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall144:
;usb_core.c, 1859 :: 		
; pdev start address is: 12 (R3)
0x0C2C	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x0C30	0xF2020348  ADDW	R3, R2, #72
0x0C34	0x780A    LDRB	R2, [R1, #0]
0x0C36	0x0092    LSLS	R2, R2, #2
0x0C38	0x189A    ADDS	R2, R3, R2
0x0C3A	0x6813    LDR	R3, [R2, #0]
; depctl_addr start address is: 12 (R3)
; depctl_addr end address is: 12 (R3)
;usb_core.c, 1860 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall145:
;usb_core.c, 1861 :: 		
; depctl_addr start address is: 12 (R3)
0x0C3C	0x681A    LDR	R2, [R3, #0]
0x0C3E	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1863 :: 		
0x0C40	0xF89D2006  LDRB	R2, [SP, #6]
0x0C44	0xF36F1245  BFC	R2, #5, #1
0x0C48	0xF88D2006  STRB	R2, [SP, #6]
;usb_core.c, 1864 :: 		
0x0C4C	0x1CCA    ADDS	R2, R1, #3
0x0C4E	0x7812    LDRB	R2, [R2, #0]
0x0C50	0x2A03    CMP	R2, #3
0x0C52	0xD004    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall557
0x0C54	0x1CCA    ADDS	R2, R1, #3
; ep end address is: 4 (R1)
0x0C56	0x7812    LDRB	R2, [R2, #0]
0x0C58	0x2A02    CMP	R2, #2
0x0C5A	0xD000    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall556
0x0C5C	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall148
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall557:
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall556:
;usb_core.c, 1866 :: 		
0x0C5E	0xF89D2007  LDRB	R2, [SP, #7]
0x0C62	0xF0420210  ORR	R2, R2, #16
0x0C66	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1867 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall148:
;usb_core.c, 1868 :: 		
0x0C6A	0x9A01    LDR	R2, [SP, #4]
0x0C6C	0x601A    STR	R2, [R3, #0]
; depctl_addr end address is: 12 (R3)
;usb_core.c, 1869 :: 		
; status end address is: 0 (R0)
;usb_core.c, 1870 :: 		
L_end_USB_OTG_EPClearStall:
0x0C6E	0xB002    ADD	SP, SP, #8
0x0C70	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPClearStall
__Lib_USB_32F10x_CL_USBD_SOF:
;usbd_core.c, 400 :: 		
; pdev start address is: 0 (R0)
0x2F7C	0xB081    SUB	SP, SP, #4
0x2F7E	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 402 :: 		
0x2F82	0xF5007188  ADD	R1, R0, #272
0x2F86	0xF20141D4  ADDW	R1, R1, #1236
0x2F8A	0x6809    LDR	R1, [R1, #0]
0x2F8C	0x311C    ADDS	R1, #28
0x2F8E	0x6809    LDR	R1, [R1, #0]
0x2F90	0xB139    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_SOF250
;usbd_core.c, 404 :: 		
0x2F92	0xF5007188  ADD	R1, R0, #272
0x2F96	0xF20141D4  ADDW	R1, R1, #1236
0x2F9A	0x6809    LDR	R1, [R1, #0]
0x2F9C	0x311C    ADDS	R1, #28
0x2F9E	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x2FA0	0x4788    BLX	R1
;usbd_core.c, 405 :: 		
L___Lib_USB_32F10x_CL_USBD_SOF250:
;usbd_core.c, 406 :: 		
0x2FA2	0x2000    MOVS	R0, #0
;usbd_core.c, 407 :: 		
L_end_USBD_SOF:
0x2FA4	0xF8DDE000  LDR	LR, [SP, #0]
0x2FA8	0xB001    ADD	SP, SP, #4
0x2FAA	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SOF
__Lib_USB_32F10x_CL_USBD_Reset:
;usbd_core.c, 338 :: 		
; pdev start address is: 0 (R0)
0x2F20	0xB081    SUB	SP, SP, #4
0x2F22	0xF8CDE000  STR	LR, [SP, #0]
0x2F26	0x4680    MOV	R8, R0
; pdev end address is: 0 (R0)
; pdev start address is: 32 (R8)
;usbd_core.c, 343 :: 		
0x2F28	0x4913    LDR	R1, [PC, #76]
0x2F2A	0xF9B11000  LDRSH	R1, [R1, #0]
;usbd_core.c, 344 :: 		
0x2F2E	0x2300    MOVS	R3, #0
;usbd_core.c, 343 :: 		
0x2F30	0xB28A    UXTH	R2, R1
;usbd_core.c, 342 :: 		
0x2F32	0x2100    MOVS	R1, #0
;usbd_core.c, 341 :: 		
0x2F34	0x4640    MOV	R0, R8
;usbd_core.c, 344 :: 		
0x2F36	0xF7FDFF13  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_core.c, 349 :: 		
0x2F3A	0x490F    LDR	R1, [PC, #60]
0x2F3C	0xF9B11000  LDRSH	R1, [R1, #0]
;usbd_core.c, 350 :: 		
0x2F40	0x2300    MOVS	R3, #0
;usbd_core.c, 349 :: 		
0x2F42	0xB28A    UXTH	R2, R1
;usbd_core.c, 348 :: 		
0x2F44	0x2180    MOVS	R1, #128
;usbd_core.c, 347 :: 		
0x2F46	0x4640    MOV	R0, R8
;usbd_core.c, 350 :: 		
0x2F48	0xF7FDFF0A  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_core.c, 353 :: 		
0x2F4C	0xF5087188  ADD	R1, R8, #272
0x2F50	0x1C8A    ADDS	R2, R1, #2
0x2F52	0x2101    MOVS	R1, #1
0x2F54	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 354 :: 		
0x2F56	0xF5087188  ADD	R1, R8, #272
0x2F5A	0xF501619B  ADD	R1, R1, #1240
0x2F5E	0x6809    LDR	R1, [R1, #0]
0x2F60	0x1D09    ADDS	R1, R1, #4
0x2F62	0x680A    LDR	R2, [R1, #0]
0x2F64	0xF1080102  ADD	R1, R8, #2
; pdev end address is: 32 (R8)
0x2F68	0x7809    LDRB	R1, [R1, #0]
0x2F6A	0xB2C8    UXTB	R0, R1
0x2F6C	0x4790    BLX	R2
;usbd_core.c, 356 :: 		
0x2F6E	0x2000    MOVS	R0, #0
;usbd_core.c, 357 :: 		
L_end_USBD_Reset:
0x2F70	0xF8DDE000  LDR	LR, [SP, #0]
0x2F74	0xB001    ADD	SP, SP, #4
0x2F76	0x4770    BX	LR
0x2F78	0x00422000  	__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
; end of __Lib_USB_32F10x_CL_USBD_Reset
__Lib_USB_32F10x_CL_USBD_USR_DeviceReset:
;usbd_usr.c, 176 :: 		
; speed start address is: 0 (R0)
0x14D4	0xB081    SUB	SP, SP, #4
; speed end address is: 0 (R0)
; speed start address is: 0 (R0)
;usbd_usr.c, 178 :: 		
0x14D6	0xE002    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset31
; speed end address is: 0 (R0)
;usbd_usr.c, 180 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset33:
;usbd_usr.c, 182 :: 		
0x14D8	0xE006    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32
;usbd_usr.c, 184 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset34:
;usbd_usr.c, 186 :: 		
0x14DA	0xE005    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32
;usbd_usr.c, 187 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset35:
;usbd_usr.c, 189 :: 		
0x14DC	0xE004    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32
;usbd_usr.c, 190 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset31:
; speed start address is: 0 (R0)
0x14DE	0x2800    CMP	R0, #0
0x14E0	0xD0FA    BEQ	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset33
0x14E2	0x2801    CMP	R0, #1
0x14E4	0xD0F9    BEQ	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset34
; speed end address is: 0 (R0)
0x14E6	0xE7F9    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset35
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32:
;usbd_usr.c, 191 :: 		
L_end_USBD_USR_DeviceReset:
0x14E8	0xB001    ADD	SP, SP, #4
0x14EA	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceReset
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 54 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1524	0xB081    SUB	SP, SP, #4
0x1526	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 55 :: 		TFT_RS = 0;
0x152A	0x2200    MOVS	R2, #0
0x152C	0xB252    SXTB	R2, R2
0x152E	0x4908    LDR	R1, [PC, #32]
0x1530	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 56 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x1532	0xF7FFFBD5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 57 :: 		TFT_Write_Strobe();
0x1536	0x2200    MOVS	R2, #0
0x1538	0xB252    SXTB	R2, R2
0x153A	0x4906    LDR	R1, [PC, #24]
0x153C	0x600A    STR	R2, [R1, #0]
0x153E	0xBF00    NOP
0x1540	0x2201    MOVS	R2, #1
0x1542	0xB252    SXTB	R2, R2
0x1544	0x4903    LDR	R1, [PC, #12]
0x1546	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 58 :: 		}
L_end_TFT_Set_Index:
0x1548	0xF8DDE000  LDR	LR, [SP, #0]
0x154C	0xB001    ADD	SP, SP, #4
0x154E	0x4770    BX	LR
0x1550	0x01B04223  	TFT_RS+0
0x1554	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 43 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 46 :: 		temp &= 0xFF00;
0x0CE0	0x4A04    LDR	R2, [PC, #16]
0x0CE2	0x8811    LDRH	R1, [R2, #0]
0x0CE4	0xF401417F  AND	R1, R1, #65280
0x0CE8	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 47 :: 		TFT_DataPort = value | temp;
0x0CEA	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0CEE	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 48 :: 		}
L_end_Write_to_Port:
0x0CF0	0x4770    BX	LR
0x0CF2	0xBF00    NOP
0x0CF4	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 64 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x1728	0xB081    SUB	SP, SP, #4
0x172A	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 65 :: 		TFT_RS = 1;
0x172E	0x2201    MOVS	R2, #1
0x1730	0xB252    SXTB	R2, R2
0x1732	0x4908    LDR	R1, [PC, #32]
0x1734	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 66 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x1736	0xF7FFFAD3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 67 :: 		TFT_Write_Strobe();
0x173A	0x2200    MOVS	R2, #0
0x173C	0xB252    SXTB	R2, R2
0x173E	0x4906    LDR	R1, [PC, #24]
0x1740	0x600A    STR	R2, [R1, #0]
0x1742	0xBF00    NOP
0x1744	0x2201    MOVS	R2, #1
0x1746	0xB252    SXTB	R2, R2
0x1748	0x4903    LDR	R1, [PC, #12]
0x174A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 68 :: 		}
L_end_TFT_Write_Command:
0x174C	0xF8DDE000  LDR	LR, [SP, #0]
0x1750	0xB001    ADD	SP, SP, #4
0x1752	0x4770    BX	LR
0x1754	0x01B04223  	TFT_RS+0
0x1758	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 2883 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1C5C	0xB082    SUB	SP, SP, #8
0x1C5E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2884 :: 		Delay_1us(); Delay_1us();
0x1C62	0xF7FFF809  BL	_Delay_1us+0
0x1C66	0xF7FFF807  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2885 :: 		TFT_CS = 0;
0x1C6A	0x2300    MOVS	R3, #0
0x1C6C	0xB25B    SXTB	R3, R3
0x1C6E	0x490C    LDR	R1, [PC, #48]
0x1C70	0x9101    STR	R1, [SP, #4]
0x1C72	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2886 :: 		TFT_RD = 1;
0x1C74	0x2201    MOVS	R2, #1
0x1C76	0xB252    SXTB	R2, R2
0x1C78	0x490A    LDR	R1, [PC, #40]
0x1C7A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2887 :: 		TFT_RS = 0;
0x1C7C	0x490A    LDR	R1, [PC, #40]
0x1C7E	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2888 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x1C80	0xF7FFF82E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2889 :: 		TFT_WR = 0;
0x1C84	0x2200    MOVS	R2, #0
0x1C86	0xB252    SXTB	R2, R2
0x1C88	0x4908    LDR	R1, [PC, #32]
0x1C8A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2890 :: 		TFT_WR = 1;
0x1C8C	0x2201    MOVS	R2, #1
0x1C8E	0xB252    SXTB	R2, R2
0x1C90	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2891 :: 		TFT_CS = 1;
0x1C92	0x9901    LDR	R1, [SP, #4]
0x1C94	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2892 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x1C96	0xF8DDE000  LDR	LR, [SP, #0]
0x1C9A	0xB002    ADD	SP, SP, #8
0x1C9C	0x4770    BX	LR
0x1C9E	0xBF00    NOP
0x1CA0	0x01BC4223  	TFT_CS+0
0x1CA4	0x01A84223  	TFT_RD+0
0x1CA8	0x01B04223  	TFT_RS+0
0x1CAC	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0C78	0xF240070B  MOVW	R7, #11
0x0C7C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0C80	0x1E7F    SUBS	R7, R7, #1
0x0C82	0xD1FD    BNE	L_Delay_1us0
0x0C84	0xBF00    NOP
0x0C86	0xBF00    NOP
0x0C88	0xBF00    NOP
0x0C8A	0xBF00    NOP
0x0C8C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0C8E	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 2898 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x1D30	0xB082    SUB	SP, SP, #8
0x1D32	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2899 :: 		TFT_CS = 0;
0x1D36	0x2200    MOVS	R2, #0
0x1D38	0xB252    SXTB	R2, R2
0x1D3A	0x490E    LDR	R1, [PC, #56]
0x1D3C	0x9101    STR	R1, [SP, #4]
0x1D3E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2900 :: 		TFT_RD = 1;
0x1D40	0x2201    MOVS	R2, #1
0x1D42	0xB252    SXTB	R2, R2
0x1D44	0x490C    LDR	R1, [PC, #48]
0x1D46	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2901 :: 		TFT_RS = 1;
0x1D48	0x490C    LDR	R1, [PC, #48]
0x1D4A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2902 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x1D4C	0xF7FEFFC8  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2903 :: 		TFT_WR = 0;
0x1D50	0x2200    MOVS	R2, #0
0x1D52	0xB252    SXTB	R2, R2
0x1D54	0x490A    LDR	R1, [PC, #40]
0x1D56	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2904 :: 		TFT_WR = 1;
0x1D58	0x2201    MOVS	R2, #1
0x1D5A	0xB252    SXTB	R2, R2
0x1D5C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2905 :: 		TFT_CS = 1;
0x1D5E	0x9901    LDR	R1, [SP, #4]
0x1D60	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2906 :: 		Delay_1us(); Delay_1us();
0x1D62	0xF7FEFF89  BL	_Delay_1us+0
0x1D66	0xF7FEFF87  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2907 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x1D6A	0xF8DDE000  LDR	LR, [SP, #0]
0x1D6E	0xB002    ADD	SP, SP, #8
0x1D70	0x4770    BX	LR
0x1D72	0xBF00    NOP
0x1D74	0x01BC4223  	TFT_CS+0
0x1D78	0x01A84223  	TFT_RD+0
0x1D7C	0x01B04223  	TFT_RS+0
0x1D80	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_USB_32F10x_CL_USBD_Suspend:
;usbd_core.c, 383 :: 		
; pdev start address is: 0 (R0)
0x21E4	0xB081    SUB	SP, SP, #4
0x21E6	0xF8CDE000  STR	LR, [SP, #0]
0x21EA	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 385 :: 		
0x21EC	0xF5057188  ADD	R1, R5, #272
0x21F0	0x1CCA    ADDS	R2, R1, #3
0x21F2	0x1C89    ADDS	R1, R1, #2
0x21F4	0x7809    LDRB	R1, [R1, #0]
0x21F6	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 386 :: 		
0x21F8	0xF5057488  ADD	R4, R5, #272
0x21FC	0x1CA1    ADDS	R1, R4, #2
0x21FE	0x2404    MOVS	R4, #4
0x2200	0x700C    STRB	R4, [R1, #0]
;usbd_core.c, 388 :: 		
0x2202	0xF5057488  ADD	R4, R5, #272
; pdev end address is: 20 (R5)
0x2206	0xF504649B  ADD	R4, R4, #1240
0x220A	0x6824    LDR	R4, [R4, #0]
0x220C	0x340C    ADDS	R4, #12
0x220E	0x6821    LDR	R1, [R4, #0]
0x2210	0x4788    BLX	R1
;usbd_core.c, 389 :: 		
0x2212	0x2000    MOVS	R0, #0
;usbd_core.c, 390 :: 		
L_end_USBD_Suspend:
0x2214	0xF8DDE000  LDR	LR, [SP, #0]
0x2218	0xB001    ADD	SP, SP, #4
0x221A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_Suspend
__Lib_USB_32F10x_CL_USBD_Resume:
;usbd_core.c, 366 :: 		
; pdev start address is: 0 (R0)
0x221C	0xB082    SUB	SP, SP, #8
0x221E	0xF8CDE000  STR	LR, [SP, #0]
0x2222	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 369 :: 		
0x2224	0xF5057488  ADD	R4, R5, #272
0x2228	0xF504649B  ADD	R4, R4, #1240
0x222C	0x6824    LDR	R4, [R4, #0]
0x222E	0x3410    ADDS	R4, #16
0x2230	0x6821    LDR	R1, [R4, #0]
0x2232	0x9501    STR	R5, [SP, #4]
0x2234	0x4788    BLX	R1
0x2236	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 370 :: 		
0x2238	0xF5057188  ADD	R1, R5, #272
0x223C	0x1C8A    ADDS	R2, R1, #2
0x223E	0x1CC9    ADDS	R1, R1, #3
0x2240	0x7809    LDRB	R1, [R1, #0]
0x2242	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 371 :: 		
0x2244	0xF5057188  ADD	R1, R5, #272
; pdev end address is: 20 (R5)
0x2248	0x1C8A    ADDS	R2, R1, #2
0x224A	0x2103    MOVS	R1, #3
0x224C	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 372 :: 		
0x224E	0x2000    MOVS	R0, #0
;usbd_core.c, 373 :: 		
L_end_USBD_Resume:
0x2250	0xF8DDE000  LDR	LR, [SP, #0]
0x2254	0xB002    ADD	SP, SP, #8
0x2256	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_Resume
__Lib_USB_32F10x_CL_USBD_IsoINIncomplete:
;usbd_core.c, 444 :: 		
; pdev start address is: 0 (R0)
0x2258	0xB081    SUB	SP, SP, #4
0x225A	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 446 :: 		
0x225E	0xF5007188  ADD	R1, R0, #272
0x2262	0xF20141D4  ADDW	R1, R1, #1236
0x2266	0x6809    LDR	R1, [R1, #0]
0x2268	0x3120    ADDS	R1, #32
0x226A	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x226C	0x4788    BLX	R1
;usbd_core.c, 447 :: 		
0x226E	0x2000    MOVS	R0, #0
;usbd_core.c, 448 :: 		
L_end_USBD_IsoINIncomplete:
0x2270	0xF8DDE000  LDR	LR, [SP, #0]
0x2274	0xB001    ADD	SP, SP, #4
0x2276	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_IsoINIncomplete
__Lib_USB_32F10x_CL_USBD_IsoOUTIncomplete:
;usbd_core.c, 456 :: 		
; pdev start address is: 0 (R0)
0x21C4	0xB081    SUB	SP, SP, #4
0x21C6	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 458 :: 		
0x21CA	0xF5007188  ADD	R1, R0, #272
0x21CE	0xF20141D4  ADDW	R1, R1, #1236
0x21D2	0x6809    LDR	R1, [R1, #0]
0x21D4	0x3124    ADDS	R1, #36
0x21D6	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x21D8	0x4788    BLX	R1
;usbd_core.c, 459 :: 		
0x21DA	0x2000    MOVS	R0, #0
;usbd_core.c, 460 :: 		
L_end_USBD_IsoOUTIncomplete:
0x21DC	0xF8DDE000  LDR	LR, [SP, #0]
0x21E0	0xB001    ADD	SP, SP, #4
0x21E2	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_IsoOUTIncomplete
__Lib_USB_32F10x_CL_USBD_DevConnected:
;usbd_core.c, 469 :: 		
; pdev start address is: 0 (R0)
0x2114	0xB082    SUB	SP, SP, #8
0x2116	0xF8CDE000  STR	LR, [SP, #0]
0x211A	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 471 :: 		
0x211C	0xF5057488  ADD	R4, R5, #272
0x2120	0xF504649B  ADD	R4, R4, #1240
0x2124	0x6824    LDR	R4, [R4, #0]
0x2126	0x3414    ADDS	R4, #20
0x2128	0x6821    LDR	R1, [R4, #0]
0x212A	0x9501    STR	R5, [SP, #4]
0x212C	0x4788    BLX	R1
0x212E	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 472 :: 		
0x2130	0xF5057188  ADD	R1, R5, #272
; pdev end address is: 20 (R5)
0x2134	0x1D4A    ADDS	R2, R1, #5
0x2136	0x2101    MOVS	R1, #1
0x2138	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 473 :: 		
0x213A	0x2000    MOVS	R0, #0
;usbd_core.c, 474 :: 		
L_end_USBD_DevConnected:
0x213C	0xF8DDE000  LDR	LR, [SP, #0]
0x2140	0xB002    ADD	SP, SP, #8
0x2142	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DevConnected
__Lib_USB_32F10x_CL_USBD_DevDisconnected:
;usbd_core.c, 482 :: 		
; pdev start address is: 0 (R0)
0x2144	0xB083    SUB	SP, SP, #12
0x2146	0xF8CDE000  STR	LR, [SP, #0]
0x214A	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 484 :: 		
0x214C	0xF5057488  ADD	R4, R5, #272
0x2150	0xF504649B  ADD	R4, R4, #1240
0x2154	0x6824    LDR	R4, [R4, #0]
0x2156	0x3418    ADDS	R4, #24
0x2158	0x6821    LDR	R1, [R4, #0]
0x215A	0x9501    STR	R5, [SP, #4]
0x215C	0x4788    BLX	R1
0x215E	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 485 :: 		
0x2160	0xF5057188  ADD	R1, R5, #272
0x2164	0xF20141D4  ADDW	R1, R1, #1236
0x2168	0x6809    LDR	R1, [R1, #0]
0x216A	0x1D09    ADDS	R1, R1, #4
0x216C	0x6809    LDR	R1, [R1, #0]
0x216E	0x9501    STR	R5, [SP, #4]
0x2170	0x9102    STR	R1, [SP, #8]
0x2172	0x2100    MOVS	R1, #0
0x2174	0x4628    MOV	R0, R5
0x2176	0xF8DDC008  LDR	R12, [SP, #8]
0x217A	0x47E0    BLX	R12
0x217C	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 486 :: 		
0x217E	0xF5057188  ADD	R1, R5, #272
; pdev end address is: 20 (R5)
0x2182	0x1D4A    ADDS	R2, R1, #5
0x2184	0x2100    MOVS	R1, #0
0x2186	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 487 :: 		
0x2188	0x2000    MOVS	R0, #0
;usbd_core.c, 488 :: 		
L_end_USBD_DevDisconnected:
0x218A	0xF8DDE000  LDR	LR, [SP, #0]
0x218E	0xB003    ADD	SP, SP, #12
0x2190	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DevDisconnected
__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr:
;usb_core.c, 1878 :: 		
; pdev start address is: 0 (R0)
0x2194	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1881 :: 		
0x2196	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x219A	0x1D09    ADDS	R1, R1, #4
0x219C	0x680A    LDR	R2, [R1, #0]
0x219E	0xF2020118  ADDW	R1, R2, #24
0x21A2	0x6809    LDR	R1, [R1, #0]
; v start address is: 0 (R0)
0x21A4	0x4608    MOV	R0, R1
;usb_core.c, 1882 :: 		
0x21A6	0xF202011C  ADDW	R1, R2, #28
0x21AA	0x6809    LDR	R1, [R1, #0]
0x21AC	0xEA000201  AND	R2, R0, R1, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 1883 :: 		
0x21B0	0x4903    LDR	R1, [PC, #12]
0x21B2	0xEA020101  AND	R1, R2, R1, LSL #0
0x21B6	0x0C09    LSRS	R1, R1, #16
0x21B8	0x4608    MOV	R0, R1
;usb_core.c, 1884 :: 		
L_end_USB_OTG_ReadDevAllOutEp_itr:
0x21BA	0xB001    ADD	SP, SP, #4
0x21BC	0x4770    BX	LR
0x21BE	0xBF00    NOP
0x21C0	0x0000FFFF  	#-65536
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr
__Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr:
;usb_core.c, 1893 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2278	0xB081    SUB	SP, SP, #4
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usb_core.c, 1896 :: 		
0x227A	0xF200040C  ADDW	R4, R0, #12
; pdev end address is: 0 (R0)
0x227E	0xF2040348  ADDW	R3, R4, #72
0x2282	0x008A    LSLS	R2, R1, #2
; epnum end address is: 4 (R1)
0x2284	0x189A    ADDS	R2, R3, R2
0x2286	0x6812    LDR	R2, [R2, #0]
0x2288	0x3208    ADDS	R2, #8
0x228A	0x6812    LDR	R2, [R2, #0]
; v start address is: 0 (R0)
0x228C	0x4610    MOV	R0, R2
;usb_core.c, 1897 :: 		
0x228E	0x1D22    ADDS	R2, R4, #4
0x2290	0x6812    LDR	R2, [R2, #0]
0x2292	0x3214    ADDS	R2, #20
0x2294	0x6812    LDR	R2, [R2, #0]
0x2296	0xEA000202  AND	R2, R0, R2, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 1898 :: 		
0x229A	0x4610    MOV	R0, R2
;usb_core.c, 1899 :: 		
L_end_USB_OTG_ReadDevOutEP_itr:
0x229C	0xB001    ADD	SP, SP, #4
0x229E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr
__Lib_USB_32F10x_CL_DCD_HandleInEP_ISR:
;usb_dcd_int.c, 423 :: 		
; pdev start address is: 0 (R0)
0x4EE0	0xB087    SUB	SP, SP, #28
0x4EE2	0xF8CDE000  STR	LR, [SP, #0]
0x4EE6	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_dcd_int.c, 428 :: 		
; epnum start address is: 24 (R6)
0x4EE8	0xF04F0600  MOV	R6, #0
;usb_dcd_int.c, 430 :: 		
0x4EEC	0x2100    MOVS	R1, #0
0x4EEE	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 431 :: 		
0x4EF0	0x4618    MOV	R0, R3
0x4EF2	0xF7FDFAC1  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr+0
; ep_intr start address is: 16 (R4)
0x4EF6	0x4604    MOV	R4, R0
; pdev end address is: 12 (R3)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x4EF8	0x461D    MOV	R5, R3
;usb_dcd_int.c, 433 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR271:
; ep_intr start address is: 16 (R4)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
; pdev start address is: 20 (R5)
; pdev end address is: 20 (R5)
0x4EFA	0x2C00    CMP	R4, #0
0x4EFC	0xF00080DA  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR272
; pdev end address is: 20 (R5)
;usb_dcd_int.c, 435 :: 		
; pdev start address is: 20 (R5)
0x4F00	0xF0040101  AND	R1, R4, #1
0x4F04	0x2900    CMP	R1, #0
0x4F06	0xF00080D2  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR273
;usb_dcd_int.c, 437 :: 		
0x4F0A	0x9501    STR	R5, [SP, #4]
0x4F0C	0x9402    STR	R4, [SP, #8]
0x4F0E	0xB2F1    UXTB	R1, R6
0x4F10	0x4628    MOV	R0, R5
0x4F12	0xF7FDFAC7  BL	__Lib_USB_32F10x_CL_DCD_ReadDevInEP+0
0x4F16	0x9C02    LDR	R4, [SP, #8]
0x4F18	0x9D01    LDR	R5, [SP, #4]
0x4F1A	0x9005    STR	R0, [SP, #20]
;usb_dcd_int.c, 438 :: 		
0x4F1C	0xF89D2014  LDRB	R2, [SP, #20]
0x4F20	0xF3C20100  UBFX	R1, R2, #0, #1
0x4F24	0x2900    CMP	R1, #0
0x4F26	0xD040    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR274
;usb_dcd_int.c, 440 :: 		
0x4F28	0x2101    MOVS	R1, #1
0x4F2A	0x40B1    LSLS	R1, R6
0x4F2C	0xB289    UXTH	R1, R1
0x4F2E	0x9106    STR	R1, [SP, #24]
;usb_dcd_int.c, 441 :: 		
0x4F30	0xF205010C  ADDW	R1, R5, #12
0x4F34	0x1D09    ADDS	R1, R1, #4
0x4F36	0x6809    LDR	R1, [R1, #0]
0x4F38	0xF2010334  ADDW	R3, R1, #52
0x4F3C	0x681A    LDR	R2, [R3, #0]
0x4F3E	0x9906    LDR	R1, [SP, #24]
0x4F40	0x43C9    MVN	R1, R1
0x4F42	0xEA020101  AND	R1, R2, R1, LSL #0
0x4F46	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 442 :: 		
0x4F48	0x2100    MOVS	R1, #0
0x4F4A	0x9105    STR	R1, [SP, #20]
0x4F4C	0xF89D1014  LDRB	R1, [SP, #20]
0x4F50	0xF0410101  ORR	R1, R1, #1
0x4F54	0xF88D1014  STRB	R1, [SP, #20]
0x4F58	0xF205010C  ADDW	R1, R5, #12
0x4F5C	0xF201020C  ADDW	R2, R1, #12
0x4F60	0x00B1    LSLS	R1, R6, #2
0x4F62	0x1851    ADDS	R1, R2, R1
0x4F64	0x6809    LDR	R1, [R1, #0]
0x4F66	0xF2010208  ADDW	R2, R1, #8
0x4F6A	0x9905    LDR	R1, [SP, #20]
0x4F6C	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 444 :: 		
0x4F6E	0x4954    LDR	R1, [PC, #336]
0x4F70	0x6809    LDR	R1, [R1, #0]
0x4F72	0x1D09    ADDS	R1, R1, #4
0x4F74	0x6809    LDR	R1, [R1, #0]
0x4F76	0x9501    STR	R5, [SP, #4]
0x4F78	0x9602    STR	R6, [SP, #8]
0x4F7A	0x9403    STR	R4, [SP, #12]
0x4F7C	0x9104    STR	R1, [SP, #16]
0x4F7E	0xB2F1    UXTB	R1, R6
0x4F80	0x4628    MOV	R0, R5
0x4F82	0xF8DDC010  LDR	R12, [SP, #16]
0x4F86	0x47E0    BLX	R12
0x4F88	0x9C03    LDR	R4, [SP, #12]
0x4F8A	0x9E02    LDR	R6, [SP, #8]
0x4F8C	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 446 :: 		
0x4F8E	0x1CE9    ADDS	R1, R5, #3
0x4F90	0x7809    LDRB	R1, [R1, #0]
0x4F92	0x2901    CMP	R1, #1
0x4F94	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR275
;usb_dcd_int.c, 448 :: 		
0x4F96	0xB946    CBNZ	R6, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR616
0x4F98	0xF5057188  ADD	R1, R5, #272
0x4F9C	0x1C49    ADDS	R1, R1, #1
0x4F9E	0x7809    LDRB	R1, [R1, #0]
0x4FA0	0x2904    CMP	R1, #4
0x4FA2	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR615
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR614:
;usb_dcd_int.c, 451 :: 		
0x4FA4	0x4628    MOV	R0, R5
0x4FA6	0xF7FBFF8D  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usb_dcd_int.c, 448 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR616:
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR615:
;usb_dcd_int.c, 453 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR275:
;usb_dcd_int.c, 454 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR274:
;usb_dcd_int.c, 455 :: 		
0x4FAA	0xF89D2014  LDRB	R2, [SP, #20]
0x4FAE	0xF3C201C0  UBFX	R1, R2, #3, #1
0x4FB2	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR279
;usb_dcd_int.c, 457 :: 		
0x4FB4	0x2100    MOVS	R1, #0
0x4FB6	0x9105    STR	R1, [SP, #20]
0x4FB8	0xF89D1014  LDRB	R1, [SP, #20]
0x4FBC	0xF0410108  ORR	R1, R1, #8
0x4FC0	0xF88D1014  STRB	R1, [SP, #20]
0x4FC4	0xF205010C  ADDW	R1, R5, #12
0x4FC8	0xF201020C  ADDW	R2, R1, #12
0x4FCC	0x00B1    LSLS	R1, R6, #2
0x4FCE	0x1851    ADDS	R1, R2, R1
0x4FD0	0x6809    LDR	R1, [R1, #0]
0x4FD2	0xF2010208  ADDW	R2, R1, #8
0x4FD6	0x9905    LDR	R1, [SP, #20]
0x4FD8	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 458 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR279:
;usb_dcd_int.c, 459 :: 		
0x4FDA	0xF89D2014  LDRB	R2, [SP, #20]
0x4FDE	0xF3C21100  UBFX	R1, R2, #4, #1
0x4FE2	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR280
;usb_dcd_int.c, 461 :: 		
0x4FE4	0x2100    MOVS	R1, #0
0x4FE6	0x9105    STR	R1, [SP, #20]
0x4FE8	0xF89D1014  LDRB	R1, [SP, #20]
0x4FEC	0xF0410110  ORR	R1, R1, #16
0x4FF0	0xF88D1014  STRB	R1, [SP, #20]
0x4FF4	0xF205010C  ADDW	R1, R5, #12
0x4FF8	0xF201020C  ADDW	R2, R1, #12
0x4FFC	0x00B1    LSLS	R1, R6, #2
0x4FFE	0x1851    ADDS	R1, R2, R1
0x5000	0x6809    LDR	R1, [R1, #0]
0x5002	0xF2010208  ADDW	R2, R1, #8
0x5006	0x9905    LDR	R1, [SP, #20]
0x5008	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 462 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR280:
;usb_dcd_int.c, 463 :: 		
0x500A	0xF89D2014  LDRB	R2, [SP, #20]
0x500E	0xF3C21180  UBFX	R1, R2, #6, #1
0x5012	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR281
;usb_dcd_int.c, 465 :: 		
0x5014	0x2100    MOVS	R1, #0
0x5016	0x9105    STR	R1, [SP, #20]
0x5018	0xF89D1014  LDRB	R1, [SP, #20]
0x501C	0xF0410140  ORR	R1, R1, #64
0x5020	0xF88D1014  STRB	R1, [SP, #20]
0x5024	0xF205010C  ADDW	R1, R5, #12
0x5028	0xF201020C  ADDW	R2, R1, #12
0x502C	0x00B1    LSLS	R1, R6, #2
0x502E	0x1851    ADDS	R1, R2, R1
0x5030	0x6809    LDR	R1, [R1, #0]
0x5032	0xF2010208  ADDW	R2, R1, #8
0x5036	0x9905    LDR	R1, [SP, #20]
0x5038	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 466 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR281:
;usb_dcd_int.c, 467 :: 		
0x503A	0xF89D2014  LDRB	R2, [SP, #20]
0x503E	0xF3C20140  UBFX	R1, R2, #1, #1
0x5042	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR282
;usb_dcd_int.c, 469 :: 		
0x5044	0x2100    MOVS	R1, #0
0x5046	0x9105    STR	R1, [SP, #20]
0x5048	0xF89D1014  LDRB	R1, [SP, #20]
0x504C	0xF0410102  ORR	R1, R1, #2
0x5050	0xF88D1014  STRB	R1, [SP, #20]
0x5054	0xF205010C  ADDW	R1, R5, #12
0x5058	0xF201020C  ADDW	R2, R1, #12
0x505C	0x00B1    LSLS	R1, R6, #2
0x505E	0x1851    ADDS	R1, R2, R1
0x5060	0x6809    LDR	R1, [R1, #0]
0x5062	0xF2010208  ADDW	R2, R1, #8
0x5066	0x9905    LDR	R1, [SP, #20]
0x5068	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 470 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR282:
;usb_dcd_int.c, 471 :: 		
0x506A	0xF89D2014  LDRB	R2, [SP, #20]
0x506E	0xF3C211C0  UBFX	R1, R2, #7, #1
0x5072	0xB1E1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR283
;usb_dcd_int.c, 474 :: 		
0x5074	0x9501    STR	R5, [SP, #4]
0x5076	0x9602    STR	R6, [SP, #8]
0x5078	0x9403    STR	R4, [SP, #12]
0x507A	0x4631    MOV	R1, R6
0x507C	0x4628    MOV	R0, R5
0x507E	0xF7FDFA31  BL	__Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo+0
0x5082	0x9C03    LDR	R4, [SP, #12]
0x5084	0x9E02    LDR	R6, [SP, #8]
0x5086	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 476 :: 		
0x5088	0x2100    MOVS	R1, #0
0x508A	0x9105    STR	R1, [SP, #20]
0x508C	0xF89D1014  LDRB	R1, [SP, #20]
0x5090	0xF0410180  ORR	R1, R1, #128
0x5094	0xF88D1014  STRB	R1, [SP, #20]
0x5098	0xF205010C  ADDW	R1, R5, #12
0x509C	0xF201020C  ADDW	R2, R1, #12
0x50A0	0x00B1    LSLS	R1, R6, #2
0x50A2	0x1851    ADDS	R1, R2, R1
0x50A4	0x6809    LDR	R1, [R1, #0]
0x50A6	0xF2010208  ADDW	R2, R1, #8
0x50AA	0x9905    LDR	R1, [SP, #20]
0x50AC	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 477 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR283:
;usb_dcd_int.c, 478 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR273:
;usb_dcd_int.c, 479 :: 		
0x50AE	0x1C76    ADDS	R6, R6, #1
;usb_dcd_int.c, 480 :: 		
0x50B0	0x0864    LSRS	R4, R4, #1
;usb_dcd_int.c, 481 :: 		
; pdev end address is: 20 (R5)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x50B2	0xE722    B	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR271
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR272:
;usb_dcd_int.c, 483 :: 		
0x50B4	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 484 :: 		
L_end_DCD_HandleInEP_ISR:
0x50B6	0xF8DDE000  LDR	LR, [SP, #0]
0x50BA	0xB007    ADD	SP, SP, #28
0x50BC	0x4770    BX	LR
0x50BE	0xBF00    NOP
0x50C0	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleInEP_ISR
__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr:
;usb_core.c, 1907 :: 		
; pdev start address is: 0 (R0)
0x2478	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1910 :: 		
0x247A	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x247E	0x1D09    ADDS	R1, R1, #4
0x2480	0x680A    LDR	R2, [R1, #0]
0x2482	0xF2020118  ADDW	R1, R2, #24
0x2486	0x6809    LDR	R1, [R1, #0]
; v start address is: 0 (R0)
0x2488	0x4608    MOV	R0, R1
;usb_core.c, 1911 :: 		
0x248A	0xF202011C  ADDW	R1, R2, #28
0x248E	0x6809    LDR	R1, [R1, #0]
0x2490	0xEA000201  AND	R2, R0, R1, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 1912 :: 		
0x2494	0xF64F71FF  MOVW	R1, #65535
0x2498	0xEA020101  AND	R1, R2, R1, LSL #0
0x249C	0x4608    MOV	R0, R1
;usb_core.c, 1913 :: 		
L_end_USB_OTG_ReadDevAllInEPItr:
0x249E	0xB001    ADD	SP, SP, #4
0x24A0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr
__Lib_USB_32F10x_CL_DCD_ReadDevInEP:
;usb_dcd_int.c, 845 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x24A4	0xB081    SUB	SP, SP, #4
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usb_dcd_int.c, 848 :: 		
0x24A6	0xF200050C  ADDW	R5, R0, #12
; pdev end address is: 0 (R0)
0x24AA	0x1D2A    ADDS	R2, R5, #4
0x24AC	0x6813    LDR	R3, [R2, #0]
0x24AE	0xF2030210  ADDW	R2, R3, #16
0x24B2	0x6812    LDR	R2, [R2, #0]
; msk start address is: 0 (R0)
0x24B4	0x4610    MOV	R0, R2
;usb_dcd_int.c, 849 :: 		
0x24B6	0xF2030234  ADDW	R2, R3, #52
0x24BA	0x6812    LDR	R2, [R2, #0]
; emp start address is: 12 (R3)
0x24BC	0x4613    MOV	R3, R2
;usb_dcd_int.c, 850 :: 		
0x24BE	0xFA23F201  LSR	R2, R3, R1
; emp end address is: 12 (R3)
0x24C2	0xF0020201  AND	R2, R2, #1
0x24C6	0x01D2    LSLS	R2, R2, #7
0x24C8	0xEA400402  ORR	R4, R0, R2, LSL #0
; msk end address is: 0 (R0)
;usb_dcd_int.c, 851 :: 		
0x24CC	0xF205030C  ADDW	R3, R5, #12
0x24D0	0x008A    LSLS	R2, R1, #2
; epnum end address is: 4 (R1)
0x24D2	0x189A    ADDS	R2, R3, R2
0x24D4	0x6812    LDR	R2, [R2, #0]
0x24D6	0x3208    ADDS	R2, #8
0x24D8	0x6812    LDR	R2, [R2, #0]
0x24DA	0x4022    ANDS	R2, R4
;usb_dcd_int.c, 852 :: 		
0x24DC	0x4610    MOV	R0, R2
;usb_dcd_int.c, 853 :: 		
L_end_DCD_ReadDevInEP:
0x24DE	0xB001    ADD	SP, SP, #4
0x24E0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_ReadDevInEP
__Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo:
;usb_dcd_int.c, 638 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x24E4	0xB082    SUB	SP, SP, #8
0x24E6	0xF8CDE000  STR	LR, [SP, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usb_dcd_int.c, 642 :: 		
;usb_dcd_int.c, 644 :: 		
0x24EA	0x2200    MOVS	R2, #0
0x24EC	0x9201    STR	R2, [SP, #4]
;usb_dcd_int.c, 646 :: 		
0x24EE	0xF5007288  ADD	R2, R0, #272
0x24F2	0xF202030C  ADDW	R3, R2, #12
0x24F6	0x2228    MOVS	R2, #40
0x24F8	0x434A    MULS	R2, R1, R2
0x24FA	0x189C    ADDS	R4, R3, R2
; ep start address is: 24 (R6)
0x24FC	0x4626    MOV	R6, R4
;usb_dcd_int.c, 648 :: 		
0x24FE	0xF2040214  ADDW	R2, R4, #20
0x2502	0x6813    LDR	R3, [R2, #0]
0x2504	0xF2040218  ADDW	R2, R4, #24
0x2508	0x6812    LDR	R2, [R2, #0]
0x250A	0x1A9B    SUB	R3, R3, R2
; len start address is: 20 (R5)
0x250C	0x461D    MOV	R5, R3
;usb_dcd_int.c, 650 :: 		
0x250E	0xF2040208  ADDW	R2, R4, #8
0x2512	0x6812    LDR	R2, [R2, #0]
0x2514	0x4293    CMP	R3, R2
0x2516	0xD903    BLS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo612
; len end address is: 20 (R5)
;usb_dcd_int.c, 652 :: 		
0x2518	0xF2060208  ADDW	R2, R6, #8
0x251C	0x6813    LDR	R3, [R2, #0]
; len start address is: 12 (R3)
; len end address is: 12 (R3)
;usb_dcd_int.c, 653 :: 		
0x251E	0xE000    B	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo304
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo612:
;usb_dcd_int.c, 650 :: 		
0x2520	0x462B    MOV	R3, R5
;usb_dcd_int.c, 653 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo304:
;usb_dcd_int.c, 655 :: 		
; len start address is: 12 (R3)
0x2522	0x1CDA    ADDS	R2, R3, #3
; len end address is: 12 (R3)
0x2524	0x0892    LSRS	R2, R2, #2
; len32b start address is: 16 (R4)
0x2526	0x4614    MOV	R4, R2
;usb_dcd_int.c, 656 :: 		
0x2528	0xF200020C  ADDW	R2, R0, #12
0x252C	0xF202030C  ADDW	R3, R2, #12
0x2530	0x008A    LSLS	R2, R1, #2
0x2532	0x189A    ADDS	R2, R3, R2
0x2534	0x6812    LDR	R2, [R2, #0]
0x2536	0x3218    ADDS	R2, #24
0x2538	0x6812    LDR	R2, [R2, #0]
0x253A	0x9201    STR	R2, [SP, #4]
; pdev end address is: 0 (R0)
; epnum end address is: 4 (R1)
; len32b end address is: 16 (R4)
0x253C	0x4680    MOV	R8, R0
0x253E	0x460F    MOV	R7, R1
0x2540	0x4623    MOV	R3, R4
;usb_dcd_int.c, 660 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo305:
; pdev start address is: 32 (R8)
; epnum start address is: 28 (R7)
; len32b start address is: 12 (R3)
; ep start address is: 24 (R6)
; ep end address is: 24 (R6)
; epnum start address is: 28 (R7)
; epnum end address is: 28 (R7)
; pdev start address is: 32 (R8)
; pdev end address is: 32 (R8)
0x2542	0xF8BD2004  LDRH	R2, [SP, #4]
0x2546	0xF3C2020F  UBFX	R2, R2, #0, #16
;usb_dcd_int.c, 661 :: 		
0x254A	0x429A    CMP	R2, R3
0x254C	0xD943    BLS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo611
; len32b end address is: 12 (R3)
; ep end address is: 24 (R6)
; epnum end address is: 28 (R7)
; pdev end address is: 32 (R8)
; pdev start address is: 32 (R8)
; epnum start address is: 28 (R7)
; ep start address is: 24 (R6)
0x254E	0xF2060418  ADDW	R4, R6, #24
0x2552	0xF2060214  ADDW	R2, R6, #20
0x2556	0x6813    LDR	R3, [R2, #0]
0x2558	0x6822    LDR	R2, [R4, #0]
0x255A	0x429A    CMP	R2, R3
0x255C	0xD23B    BCS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo610
;usb_dcd_int.c, 662 :: 		
0x255E	0xF2060214  ADDW	R2, R6, #20
0x2562	0x6812    LDR	R2, [R2, #0]
0x2564	0xB3BA    CBZ	R2, L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo609
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo608:
;usb_dcd_int.c, 665 :: 		
0x2566	0xF2060214  ADDW	R2, R6, #20
0x256A	0x6813    LDR	R3, [R2, #0]
0x256C	0xF2060218  ADDW	R2, R6, #24
0x2570	0x6812    LDR	R2, [R2, #0]
0x2572	0x1A9B    SUB	R3, R3, R2
; len start address is: 36 (R9)
0x2574	0x4699    MOV	R9, R3
;usb_dcd_int.c, 667 :: 		
0x2576	0xF2060208  ADDW	R2, R6, #8
0x257A	0x6812    LDR	R2, [R2, #0]
0x257C	0x4293    CMP	R3, R2
0x257E	0xD904    BLS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo613
; len end address is: 36 (R9)
;usb_dcd_int.c, 669 :: 		
0x2580	0xF2060208  ADDW	R2, R6, #8
0x2584	0xF8D29000  LDR	R9, [R2, #0]
; len start address is: 36 (R9)
; len end address is: 36 (R9)
;usb_dcd_int.c, 670 :: 		
0x2588	0xE7FF    B	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo309
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo613:
;usb_dcd_int.c, 667 :: 		
;usb_dcd_int.c, 670 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo309:
;usb_dcd_int.c, 671 :: 		
; len start address is: 36 (R9)
0x258A	0xF1090203  ADD	R2, R9, #3
0x258E	0x0892    LSRS	R2, R2, #2
; len32b start address is: 40 (R10)
0x2590	0x4692    MOV	R10, R2
;usb_dcd_int.c, 673 :: 		
0x2592	0xF206020C  ADDW	R2, R6, #12
0x2596	0x6812    LDR	R2, [R2, #0]
0x2598	0xFA1FF389  UXTH	R3, R9
0x259C	0x4611    MOV	R1, R2
0x259E	0xB2FA    UXTB	R2, R7
0x25A0	0x4640    MOV	R0, R8
0x25A2	0xF7FDFE11  BL	__Lib_USB_32F10x_CL_USB_OTG_WritePacket+0
;usb_dcd_int.c, 675 :: 		
0x25A6	0xF206030C  ADDW	R3, R6, #12
0x25AA	0x681A    LDR	R2, [R3, #0]
0x25AC	0xEB020209  ADD	R2, R2, R9, LSL #0
0x25B0	0x601A    STR	R2, [R3, #0]
;usb_dcd_int.c, 676 :: 		
0x25B2	0xF2060318  ADDW	R3, R6, #24
0x25B6	0x681A    LDR	R2, [R3, #0]
0x25B8	0xEB020209  ADD	R2, R2, R9, LSL #0
; len end address is: 36 (R9)
0x25BC	0x601A    STR	R2, [R3, #0]
;usb_dcd_int.c, 678 :: 		
0x25BE	0xF108020C  ADD	R2, R8, #12
0x25C2	0xF202030C  ADDW	R3, R2, #12
0x25C6	0x00BA    LSLS	R2, R7, #2
0x25C8	0x189A    ADDS	R2, R3, R2
0x25CA	0x6812    LDR	R2, [R2, #0]
0x25CC	0x3218    ADDS	R2, #24
0x25CE	0x6812    LDR	R2, [R2, #0]
0x25D0	0x9201    STR	R2, [SP, #4]
;usb_dcd_int.c, 679 :: 		
; ep end address is: 24 (R6)
; epnum end address is: 28 (R7)
; pdev end address is: 32 (R8)
; len32b end address is: 40 (R10)
0x25D2	0x4653    MOV	R3, R10
0x25D4	0xE7B5    B	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo305
;usb_dcd_int.c, 661 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo611:
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo610:
;usb_dcd_int.c, 662 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo609:
;usb_dcd_int.c, 681 :: 		
0x25D6	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 682 :: 		
L_end_DCD_WriteEmptyTxFifo:
0x25D8	0xF8DDE000  LDR	LR, [SP, #0]
0x25DC	0xB002    ADD	SP, SP, #8
0x25DE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo
__Lib_USB_32F10x_CL_DCD_HandleResume_ISR:
;usb_dcd_int.c, 346 :: 		
; pdev start address is: 0 (R0)
0x52E8	0xB085    SUB	SP, SP, #20
0x52EA	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 352 :: 		
0x52EE	0xF200010A  ADDW	R1, R0, #10
0x52F2	0x7809    LDRB	R1, [R1, #0]
0x52F4	0xB1A1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleResume_ISR267
;usb_dcd_int.c, 355 :: 		
0x52F6	0xF200010C  ADDW	R1, R0, #12
0x52FA	0xF5017280  ADD	R2, R1, #256
0x52FE	0x6811    LDR	R1, [R2, #0]
0x5300	0x9104    STR	R1, [SP, #16]
;usb_dcd_int.c, 356 :: 		
0x5302	0xF89D1010  LDRB	R1, [SP, #16]
0x5306	0xF36F0141  BFC	R1, #1, #1
0x530A	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 357 :: 		
0x530E	0xF89D1010  LDRB	R1, [SP, #16]
0x5312	0xF36F0100  BFC	R1, #0, #1
0x5316	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 358 :: 		
0x531A	0x6812    LDR	R2, [R2, #0]
0x531C	0x9904    LDR	R1, [SP, #16]
0x531E	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 359 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleResume_ISR267:
;usb_dcd_int.c, 362 :: 		
0x5320	0x2100    MOVS	R1, #0
0x5322	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 363 :: 		
0x5324	0xF89D100C  LDRB	R1, [SP, #12]
0x5328	0xF0410101  ORR	R1, R1, #1
0x532C	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 364 :: 		
0x5330	0xF200010C  ADDW	R1, R0, #12
0x5334	0x1D09    ADDS	R1, R1, #4
0x5336	0x6809    LDR	R1, [R1, #0]
0x5338	0x1D0B    ADDS	R3, R1, #4
0x533A	0x681A    LDR	R2, [R3, #0]
0x533C	0x9903    LDR	R1, [SP, #12]
0x533E	0x43C9    MVN	R1, R1
0x5340	0xEA020101  AND	R1, R2, R1, LSL #0
0x5344	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 367 :: 		
0x5346	0x490D    LDR	R1, [PC, #52]
0x5348	0x6809    LDR	R1, [R1, #0]
0x534A	0x3118    ADDS	R1, #24
0x534C	0x6809    LDR	R1, [R1, #0]
0x534E	0x9001    STR	R0, [SP, #4]
0x5350	0x4788    BLX	R1
0x5352	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 370 :: 		
0x5354	0x2100    MOVS	R1, #0
0x5356	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 371 :: 		
0x5358	0xF89D100B  LDRB	R1, [SP, #11]
0x535C	0xF0410180  ORR	R1, R1, #128
0x5360	0xF88D100B  STRB	R1, [SP, #11]
;usb_dcd_int.c, 372 :: 		
0x5364	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x5368	0x6809    LDR	R1, [R1, #0]
0x536A	0xF2010214  ADDW	R2, R1, #20
0x536E	0x9902    LDR	R1, [SP, #8]
0x5370	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 373 :: 		
0x5372	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 374 :: 		
L_end_DCD_HandleResume_ISR:
0x5374	0xF8DDE000  LDR	LR, [SP, #0]
0x5378	0xB005    ADD	SP, SP, #20
0x537A	0x4770    BX	LR
0x537C	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleResume_ISR
__Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR:
;usb_dcd_int.c, 382 :: 		
; pdev start address is: 0 (R0)
0x50C4	0xB086    SUB	SP, SP, #24
0x50C6	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 387 :: 		
;usb_dcd_int.c, 389 :: 		
0x50CA	0xF5007188  ADD	R1, R0, #272
0x50CE	0x1C89    ADDS	R1, R1, #2
0x50D0	0x7809    LDRB	R1, [R1, #0]
; prev_status start address is: 12 (R3)
0x50D2	0xB2CB    UXTB	R3, R1
;usb_dcd_int.c, 390 :: 		
0x50D4	0x4930    LDR	R1, [PC, #192]
0x50D6	0x6809    LDR	R1, [R1, #0]
0x50D8	0x3114    ADDS	R1, #20
0x50DA	0x6809    LDR	R1, [R1, #0]
0x50DC	0xF88D3004  STRB	R3, [SP, #4]
0x50E0	0x9002    STR	R0, [SP, #8]
0x50E2	0x4788    BLX	R1
0x50E4	0x9802    LDR	R0, [SP, #8]
0x50E6	0xF89D3004  LDRB	R3, [SP, #4]
;usb_dcd_int.c, 392 :: 		
0x50EA	0xF200020C  ADDW	R2, R0, #12
0x50EE	0x1D11    ADDS	R1, R2, #4
0x50F0	0x6809    LDR	R1, [R1, #0]
0x50F2	0x3108    ADDS	R1, #8
0x50F4	0x6809    LDR	R1, [R1, #0]
0x50F6	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 395 :: 		
0x50F8	0x2100    MOVS	R1, #0
0x50FA	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 396 :: 		
0x50FC	0xF89D100D  LDRB	R1, [SP, #13]
0x5100	0xF0410108  ORR	R1, R1, #8
0x5104	0xF88D100D  STRB	R1, [SP, #13]
;usb_dcd_int.c, 397 :: 		
0x5108	0x6811    LDR	R1, [R2, #0]
0x510A	0xF2010214  ADDW	R2, R1, #20
0x510E	0x9903    LDR	R1, [SP, #12]
0x5110	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 399 :: 		
0x5112	0xF200010A  ADDW	R1, R0, #10
0x5116	0x7809    LDRB	R1, [R1, #0]
0x5118	0x2900    CMP	R1, #0
0x511A	0xD037    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR621
0x511C	0xF89D2014  LDRB	R2, [SP, #20]
0x5120	0xF3C20100  UBFX	R1, R2, #0, #1
0x5124	0xB391    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR620
;usb_dcd_int.c, 400 :: 		
0x5126	0xF5007188  ADD	R1, R0, #272
0x512A	0x1D49    ADDS	R1, R1, #5
0x512C	0x7809    LDRB	R1, [R1, #0]
0x512E	0x2901    CMP	R1, #1
0x5130	0xD12C    BNE	L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR619
;usb_dcd_int.c, 401 :: 		
0x5132	0x2B03    CMP	R3, #3
0x5134	0xD12A    BNE	L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR618
; prev_status end address is: 12 (R3)
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR617:
;usb_dcd_int.c, 404 :: 		
0x5136	0x2100    MOVS	R1, #0
0x5138	0x9104    STR	R1, [SP, #16]
;usb_dcd_int.c, 405 :: 		
0x513A	0xF89D1010  LDRB	R1, [SP, #16]
0x513E	0xF0410101  ORR	R1, R1, #1
0x5142	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 406 :: 		
0x5146	0xF200010C  ADDW	R1, R0, #12
0x514A	0xF5017180  ADD	R1, R1, #256
0x514E	0x680B    LDR	R3, [R1, #0]
0x5150	0x6819    LDR	R1, [R3, #0]
0x5152	0xF00132FF  AND	R2, R1, #-1
0x5156	0x9904    LDR	R1, [SP, #16]
0x5158	0xEA420101  ORR	R1, R2, R1, LSL #0
0x515C	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 408 :: 		
0x515E	0xF89D1010  LDRB	R1, [SP, #16]
0x5162	0xF0410102  ORR	R1, R1, #2
0x5166	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 409 :: 		
0x516A	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x516E	0xF5017180  ADD	R1, R1, #256
0x5172	0x680B    LDR	R3, [R1, #0]
0x5174	0x6819    LDR	R1, [R3, #0]
0x5176	0xF00132FF  AND	R2, R1, #-1
0x517A	0x9904    LDR	R1, [SP, #16]
0x517C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x5180	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 412 :: 		
0x5182	0x4A06    LDR	R2, [PC, #24]
0x5184	0x6811    LDR	R1, [R2, #0]
0x5186	0xF0410106  ORR	R1, R1, #6
0x518A	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 399 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR621:
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR620:
;usb_dcd_int.c, 400 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR619:
;usb_dcd_int.c, 401 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR618:
;usb_dcd_int.c, 414 :: 		
0x518C	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 415 :: 		
L_end_DCD_HandleUSBSuspend_ISR:
0x518E	0xF8DDE000  LDR	LR, [SP, #0]
0x5192	0xB006    ADD	SP, SP, #24
0x5194	0x4770    BX	LR
0x5196	0xBF00    NOP
0x5198	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
0x519C	0xED10E000  	#3758157072
; end of __Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR
__Lib_USB_32F10x_CL_DCD_HandleSof_ISR:
;usb_dcd_int.c, 564 :: 		
; pdev start address is: 0 (R0)
0x51A0	0xB083    SUB	SP, SP, #12
0x51A2	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 569 :: 		
0x51A6	0x490D    LDR	R1, [PC, #52]
0x51A8	0x6809    LDR	R1, [R1, #0]
0x51AA	0x310C    ADDS	R1, #12
0x51AC	0x6809    LDR	R1, [R1, #0]
0x51AE	0x9001    STR	R0, [SP, #4]
0x51B0	0x4788    BLX	R1
0x51B2	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 572 :: 		
0x51B4	0x2100    MOVS	R1, #0
0x51B6	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 573 :: 		
0x51B8	0xF89D1008  LDRB	R1, [SP, #8]
0x51BC	0xF0410108  ORR	R1, R1, #8
0x51C0	0xF88D1008  STRB	R1, [SP, #8]
;usb_dcd_int.c, 574 :: 		
0x51C4	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x51C8	0x6809    LDR	R1, [R1, #0]
0x51CA	0xF2010214  ADDW	R2, R1, #20
0x51CE	0x9902    LDR	R1, [SP, #8]
0x51D0	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 576 :: 		
0x51D2	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 577 :: 		
L_end_DCD_HandleSof_ISR:
0x51D4	0xF8DDE000  LDR	LR, [SP, #0]
0x51D8	0xB003    ADD	SP, SP, #12
0x51DA	0x4770    BX	LR
0x51DC	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleSof_ISR
__Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR:
;usb_dcd_int.c, 585 :: 		
; pdev start address is: 0 (R0)
0x4B30	0xB083    SUB	SP, SP, #12
0x4B32	0xF8CDE000  STR	LR, [SP, #0]
0x4B36	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usb_dcd_int.c, 592 :: 		
0x4B38	0x2100    MOVS	R1, #0
0x4B3A	0x9101    STR	R1, [SP, #4]
;usb_dcd_int.c, 593 :: 		
0x4B3C	0xF89D1004  LDRB	R1, [SP, #4]
0x4B40	0xF0410110  ORR	R1, R1, #16
0x4B44	0xF88D1004  STRB	R1, [SP, #4]
;usb_dcd_int.c, 594 :: 		
0x4B48	0xF205010C  ADDW	R1, R5, #12
0x4B4C	0x6809    LDR	R1, [R1, #0]
0x4B4E	0xF2010318  ADDW	R3, R1, #24
0x4B52	0x681A    LDR	R2, [R3, #0]
0x4B54	0x9901    LDR	R1, [SP, #4]
0x4B56	0x43C9    MVN	R1, R1
0x4B58	0xEA020101  AND	R1, R2, R1, LSL #0
0x4B5C	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 597 :: 		
0x4B5E	0xF205010C  ADDW	R1, R5, #12
0x4B62	0x6809    LDR	R1, [R1, #0]
0x4B64	0x3120    ADDS	R1, #32
0x4B66	0x6809    LDR	R1, [R1, #0]
0x4B68	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 599 :: 		
0x4B6A	0xF5057188  ADD	R1, R5, #272
0x4B6E	0xF5017319  ADD	R3, R1, #612
0x4B72	0xF89D1008  LDRB	R1, [SP, #8]
0x4B76	0xF3C10103  UBFX	R1, R1, #0, #4
0x4B7A	0xB2CA    UXTB	R2, R1
0x4B7C	0x2128    MOVS	R1, #40
0x4B7E	0x4351    MULS	R1, R2, R1
0x4B80	0x1859    ADDS	R1, R3, R1
; ep start address is: 24 (R6)
0x4B82	0x460E    MOV	R6, R1
;usb_dcd_int.c, 601 :: 		
0x4B84	0xE03B    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR295
; ep end address is: 24 (R6)
;usb_dcd_int.c, 603 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR297:
;usb_dcd_int.c, 604 :: 		
0x4B86	0xE054    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 605 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR298:
;usb_dcd_int.c, 606 :: 		
; ep start address is: 24 (R6)
0x4B88	0xF8BD1008  LDRH	R1, [SP, #8]
0x4B8C	0xF3C1110A  UBFX	R1, R1, #4, #11
0x4B90	0xB1F1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR299
;usb_dcd_int.c, 608 :: 		
0x4B92	0xF8BD1008  LDRH	R1, [SP, #8]
0x4B96	0xF3C1110A  UBFX	R1, R1, #4, #11
0x4B9A	0xB28A    UXTH	R2, R1
0x4B9C	0xF206010C  ADDW	R1, R6, #12
0x4BA0	0x6809    LDR	R1, [R1, #0]
0x4BA2	0x4628    MOV	R0, R5
0x4BA4	0xF7FDFC4A  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadPacket+0
;usb_dcd_int.c, 609 :: 		
0x4BA8	0xF206030C  ADDW	R3, R6, #12
0x4BAC	0xF8BD1008  LDRH	R1, [SP, #8]
0x4BB0	0xF3C1110A  UBFX	R1, R1, #4, #11
0x4BB4	0xB28A    UXTH	R2, R1
0x4BB6	0x6819    LDR	R1, [R3, #0]
0x4BB8	0x1889    ADDS	R1, R1, R2
0x4BBA	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 610 :: 		
0x4BBC	0xF2060318  ADDW	R3, R6, #24
; ep end address is: 24 (R6)
0x4BC0	0xF8BD1008  LDRH	R1, [SP, #8]
0x4BC4	0xF3C1110A  UBFX	R1, R1, #4, #11
0x4BC8	0xB28A    UXTH	R2, R1
0x4BCA	0x6819    LDR	R1, [R3, #0]
0x4BCC	0x1889    ADDS	R1, R1, R2
0x4BCE	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 611 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR299:
;usb_dcd_int.c, 612 :: 		
0x4BD0	0xE02F    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 613 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR300:
;usb_dcd_int.c, 614 :: 		
0x4BD2	0xE02E    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 615 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR301:
;usb_dcd_int.c, 616 :: 		
0x4BD4	0xE02D    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 617 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR302:
;usb_dcd_int.c, 619 :: 		
; ep start address is: 24 (R6)
0x4BD6	0xF5057188  ADD	R1, R5, #272
0x4BDA	0xF20141BC  ADDW	R1, R1, #1212
0x4BDE	0x2208    MOVS	R2, #8
0x4BE0	0x4628    MOV	R0, R5
0x4BE2	0xF7FDFC2B  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadPacket+0
;usb_dcd_int.c, 620 :: 		
0x4BE6	0xF2060318  ADDW	R3, R6, #24
; ep end address is: 24 (R6)
0x4BEA	0xF8BD1008  LDRH	R1, [SP, #8]
0x4BEE	0xF3C1110A  UBFX	R1, R1, #4, #11
0x4BF2	0xB28A    UXTH	R2, R1
0x4BF4	0x6819    LDR	R1, [R3, #0]
0x4BF6	0x1889    ADDS	R1, R1, R2
0x4BF8	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 621 :: 		
0x4BFA	0xE01A    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 622 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR303:
;usb_dcd_int.c, 623 :: 		
0x4BFC	0xE019    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 624 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR295:
; ep start address is: 24 (R6)
0x4BFE	0x9902    LDR	R1, [SP, #8]
0x4C00	0xF3C14143  UBFX	R1, R1, #17, #4
0x4C04	0x2901    CMP	R1, #1
0x4C06	0xD0BE    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR297
0x4C08	0x9902    LDR	R1, [SP, #8]
0x4C0A	0xF3C14143  UBFX	R1, R1, #17, #4
0x4C0E	0x2902    CMP	R1, #2
0x4C10	0xD0BA    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR298
0x4C12	0x9902    LDR	R1, [SP, #8]
0x4C14	0xF3C14143  UBFX	R1, R1, #17, #4
0x4C18	0x2903    CMP	R1, #3
0x4C1A	0xD0DA    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR300
0x4C1C	0x9902    LDR	R1, [SP, #8]
0x4C1E	0xF3C14143  UBFX	R1, R1, #17, #4
0x4C22	0x2904    CMP	R1, #4
0x4C24	0xD0D6    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR301
0x4C26	0x9902    LDR	R1, [SP, #8]
0x4C28	0xF3C14143  UBFX	R1, R1, #17, #4
0x4C2C	0x2906    CMP	R1, #6
0x4C2E	0xD0D2    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR302
; ep end address is: 24 (R6)
0x4C30	0xE7E4    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR303
; pdev end address is: 20 (R5)
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296:
;usb_dcd_int.c, 627 :: 		
; pdev start address is: 20 (R5)
0x4C32	0xF205010C  ADDW	R1, R5, #12
; pdev end address is: 20 (R5)
0x4C36	0x6809    LDR	R1, [R1, #0]
0x4C38	0xF2010318  ADDW	R3, R1, #24
0x4C3C	0x6819    LDR	R1, [R3, #0]
0x4C3E	0xF00132FF  AND	R2, R1, #-1
0x4C42	0x9901    LDR	R1, [SP, #4]
0x4C44	0xEA420101  ORR	R1, R2, R1, LSL #0
0x4C48	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 629 :: 		
0x4C4A	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 630 :: 		
L_end_DCD_HandleRxStatusQueueLevel_ISR:
0x4C4C	0xF8DDE000  LDR	LR, [SP, #0]
0x4C50	0xB003    ADD	SP, SP, #12
0x4C52	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR
__Lib_USB_32F10x_CL_USB_OTG_ReadPacket:
;usb_core.c, 199 :: 		
; len start address is: 8 (R2)
; dest start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x243C	0xB081    SUB	SP, SP, #4
0x243E	0xF8AD2000  STRH	R2, [SP, #0]
0x2442	0x4602    MOV	R2, R0
0x2444	0xF8BD0000  LDRH	R0, [SP, #0]
; len end address is: 8 (R2)
; dest end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 8 (R2)
; dest start address is: 4 (R1)
; len start address is: 0 (R0)
;usb_core.c, 201 :: 		
;usb_core.c, 202 :: 		
0x2448	0x1CC3    ADDS	R3, R0, #3
0x244A	0xB29B    UXTH	R3, R3
; len end address is: 0 (R0)
0x244C	0x089B    LSRS	R3, R3, #2
0x244E	0xB29B    UXTH	R3, R3
; count32b start address is: 0 (R0)
0x2450	0xB298    UXTH	R0, R3
;usb_core.c, 204 :: 		
0x2452	0xF202030C  ADDW	R3, R2, #12
; pdev end address is: 8 (R2)
0x2456	0x33C4    ADDS	R3, #196
0x2458	0x681B    LDR	R3, [R3, #0]
; fifo start address is: 12 (R3)
;usb_core.c, 206 :: 		
; i start address is: 8 (R2)
0x245A	0x2200    MOVS	R2, #0
; dest end address is: 4 (R1)
; count32b end address is: 0 (R0)
; fifo end address is: 12 (R3)
; i end address is: 8 (R2)
0x245C	0x4614    MOV	R4, R2
0x245E	0x460A    MOV	R2, R1
0x2460	0x4601    MOV	R1, R0
0x2462	0x4618    MOV	R0, R3
L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket48:
; i start address is: 16 (R4)
; fifo start address is: 0 (R0)
; fifo start address is: 0 (R0)
; fifo end address is: 0 (R0)
; count32b start address is: 4 (R1)
; dest start address is: 8 (R2)
0x2464	0x428C    CMP	R4, R1
0x2466	0xD204    BCS	L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket49
; fifo end address is: 0 (R0)
;usb_core.c, 208 :: 		
; fifo start address is: 0 (R0)
0x2468	0x6803    LDR	R3, [R0, #0]
0x246A	0x6013    STR	R3, [R2, #0]
;usb_core.c, 206 :: 		
0x246C	0x1C64    ADDS	R4, R4, #1
0x246E	0x1D12    ADDS	R2, R2, #4
;usb_core.c, 210 :: 		
; fifo end address is: 0 (R0)
; count32b end address is: 4 (R1)
; i end address is: 16 (R4)
0x2470	0xE7F8    B	L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket48
L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket49:
;usb_core.c, 211 :: 		
0x2472	0x4610    MOV	R0, R2
; dest end address is: 8 (R2)
;usb_core.c, 212 :: 		
L_end_USB_OTG_ReadPacket:
0x2474	0xB001    ADD	SP, SP, #4
0x2476	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadPacket
__Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR:
;usb_dcd_int.c, 690 :: 		
; pdev start address is: 0 (R0)
0x4914	0xB088    SUB	SP, SP, #32
0x4916	0xF8CDE000  STR	LR, [SP, #0]
0x491A	0x4606    MOV	R6, R0
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
;usb_dcd_int.c, 700 :: 		
0x491C	0x2100    MOVS	R1, #0
0x491E	0x9106    STR	R1, [SP, #24]
;usb_dcd_int.c, 701 :: 		
0x4920	0x2100    MOVS	R1, #0
0x4922	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 702 :: 		
0x4924	0x2100    MOVS	R1, #0
0x4926	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 703 :: 		
0x4928	0x2100    MOVS	R1, #0
0x492A	0x9104    STR	R1, [SP, #16]
;usb_dcd_int.c, 704 :: 		
0x492C	0x2100    MOVS	R1, #0
0x492E	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 705 :: 		
0x4930	0x2100    MOVS	R1, #0
0x4932	0x9107    STR	R1, [SP, #28]
;usb_dcd_int.c, 708 :: 		
0x4934	0xF89D1018  LDRB	R1, [SP, #24]
0x4938	0xF0410101  ORR	R1, R1, #1
0x493C	0xF88D1018  STRB	R1, [SP, #24]
;usb_dcd_int.c, 709 :: 		
0x4940	0xF206010C  ADDW	R1, R6, #12
0x4944	0x1D09    ADDS	R1, R1, #4
0x4946	0x6809    LDR	R1, [R1, #0]
0x4948	0x1D0B    ADDS	R3, R1, #4
0x494A	0x681A    LDR	R2, [R3, #0]
0x494C	0x9906    LDR	R1, [SP, #24]
0x494E	0x43C9    MVN	R1, R1
0x4950	0xEA020101  AND	R1, R2, R1, LSL #0
0x4954	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 712 :: 		
0x4956	0x2100    MOVS	R1, #0
0x4958	0x4630    MOV	R0, R6
0x495A	0xF7FDF811  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo+0
;usb_dcd_int.c, 714 :: 		
; i start address is: 12 (R3)
0x495E	0x2300    MOVS	R3, #0
; pdev end address is: 24 (R6)
; i end address is: 12 (R3)
0x4960	0x4630    MOV	R0, R6
L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR310:
; i start address is: 12 (R3)
; pdev start address is: 0 (R0)
0x4962	0x1C41    ADDS	R1, R0, #1
0x4964	0x7809    LDRB	R1, [R1, #0]
0x4966	0x428B    CMP	R3, R1
0x4968	0xD217    BCS	L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR311
;usb_dcd_int.c, 716 :: 		
0x496A	0xF200010C  ADDW	R1, R0, #12
0x496E	0xF201020C  ADDW	R2, R1, #12
0x4972	0x0099    LSLS	R1, R3, #2
0x4974	0x1851    ADDS	R1, R2, R1
0x4976	0x6809    LDR	R1, [R1, #0]
0x4978	0xF2010208  ADDW	R2, R1, #8
0x497C	0x21FF    MOVS	R1, #255
0x497E	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 717 :: 		
0x4980	0xF200010C  ADDW	R1, R0, #12
0x4984	0xF2010248  ADDW	R2, R1, #72
0x4988	0x0099    LSLS	R1, R3, #2
0x498A	0x1851    ADDS	R1, R2, R1
0x498C	0x6809    LDR	R1, [R1, #0]
0x498E	0xF2010208  ADDW	R2, R1, #8
0x4992	0x21FF    MOVS	R1, #255
0x4994	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 714 :: 		
0x4996	0x1C5B    ADDS	R3, R3, #1
;usb_dcd_int.c, 718 :: 		
; i end address is: 12 (R3)
0x4998	0xE7E3    B	L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR310
L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR311:
;usb_dcd_int.c, 719 :: 		
0x499A	0xF200010C  ADDW	R1, R0, #12
0x499E	0x1D09    ADDS	R1, R1, #4
0x49A0	0x6809    LDR	R1, [R1, #0]
0x49A2	0xF2010218  ADDW	R2, R1, #24
0x49A6	0xF04F31FF  MOV	R1, #-1
0x49AA	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 721 :: 		
0x49AC	0x2201    MOVS	R2, #1
0x49AE	0xF8BD1008  LDRH	R1, [SP, #8]
0x49B2	0xF362010F  BFI	R1, R2, #0, #16
0x49B6	0xF8AD1008  STRH	R1, [SP, #8]
;usb_dcd_int.c, 722 :: 		
0x49BA	0x2201    MOVS	R2, #1
0x49BC	0x9902    LDR	R1, [SP, #8]
0x49BE	0xF362411F  BFI	R1, R2, #16, #16
0x49C2	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 723 :: 		
0x49C4	0xF200010C  ADDW	R1, R0, #12
0x49C8	0x1D09    ADDS	R1, R1, #4
0x49CA	0x6809    LDR	R1, [R1, #0]
0x49CC	0xF201021C  ADDW	R2, R1, #28
0x49D0	0x9902    LDR	R1, [SP, #8]
0x49D2	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 725 :: 		
0x49D4	0xF89D100C  LDRB	R1, [SP, #12]
0x49D8	0xF0410108  ORR	R1, R1, #8
0x49DC	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 726 :: 		
0x49E0	0xF89D100C  LDRB	R1, [SP, #12]
0x49E4	0xF0410101  ORR	R1, R1, #1
0x49E8	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 727 :: 		
0x49EC	0xF89D100C  LDRB	R1, [SP, #12]
0x49F0	0xF0410102  ORR	R1, R1, #2
0x49F4	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 728 :: 		
0x49F8	0xF200010C  ADDW	R1, R0, #12
0x49FC	0x1D09    ADDS	R1, R1, #4
0x49FE	0x6809    LDR	R1, [R1, #0]
0x4A00	0xF2010214  ADDW	R2, R1, #20
0x4A04	0x9903    LDR	R1, [SP, #12]
0x4A06	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 732 :: 		
0x4A08	0xF89D1010  LDRB	R1, [SP, #16]
0x4A0C	0xF0410101  ORR	R1, R1, #1
0x4A10	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 733 :: 		
0x4A14	0xF89D1010  LDRB	R1, [SP, #16]
0x4A18	0xF0410108  ORR	R1, R1, #8
0x4A1C	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 734 :: 		
0x4A20	0xF89D1010  LDRB	R1, [SP, #16]
0x4A24	0xF0410102  ORR	R1, R1, #2
0x4A28	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 736 :: 		
0x4A2C	0xF200010C  ADDW	R1, R0, #12
0x4A30	0x1D09    ADDS	R1, R1, #4
0x4A32	0x6809    LDR	R1, [R1, #0]
0x4A34	0xF2010210  ADDW	R2, R1, #16
0x4A38	0x9904    LDR	R1, [SP, #16]
0x4A3A	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 741 :: 		
0x4A3C	0xF200010C  ADDW	R1, R0, #12
0x4A40	0x1D0B    ADDS	R3, R1, #4
0x4A42	0x6819    LDR	R1, [R3, #0]
0x4A44	0x6809    LDR	R1, [R1, #0]
0x4A46	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 742 :: 		
0x4A48	0x2200    MOVS	R2, #0
0x4A4A	0xF8BD1014  LDRH	R1, [SP, #20]
0x4A4E	0xF362110A  BFI	R1, R2, #4, #7
0x4A52	0xF8AD1014  STRH	R1, [SP, #20]
;usb_dcd_int.c, 743 :: 		
0x4A56	0x681A    LDR	R2, [R3, #0]
0x4A58	0x9905    LDR	R1, [SP, #20]
0x4A5A	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 747 :: 		
0x4A5C	0x9001    STR	R0, [SP, #4]
0x4A5E	0xF7FCFA31  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
0x4A62	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 750 :: 		
0x4A64	0x2100    MOVS	R1, #0
0x4A66	0x9107    STR	R1, [SP, #28]
;usb_dcd_int.c, 751 :: 		
0x4A68	0xF89D101D  LDRB	R1, [SP, #29]
0x4A6C	0xF0410110  ORR	R1, R1, #16
0x4A70	0xF88D101D  STRB	R1, [SP, #29]
;usb_dcd_int.c, 752 :: 		
0x4A74	0xF200010C  ADDW	R1, R0, #12
0x4A78	0x6809    LDR	R1, [R1, #0]
0x4A7A	0xF2010214  ADDW	R2, R1, #20
0x4A7E	0x9907    LDR	R1, [SP, #28]
0x4A80	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 755 :: 		
0x4A82	0x4905    LDR	R1, [PC, #20]
0x4A84	0x6809    LDR	R1, [R1, #0]
0x4A86	0x3110    ADDS	R1, #16
0x4A88	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x4A8A	0x4788    BLX	R1
;usb_dcd_int.c, 756 :: 		
0x4A8C	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 757 :: 		
L_end_DCD_HandleUsbReset_ISR:
0x4A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x4A92	0xB008    ADD	SP, SP, #32
0x4A94	0x4770    BX	LR
0x4A96	0xBF00    NOP
0x4A98	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR
__Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR:
;usb_dcd_int.c, 765 :: 		
; pdev start address is: 0 (R0)
0x4A9C	0xB083    SUB	SP, SP, #12
0x4A9E	0xF8CDE000  STR	LR, [SP, #0]
0x4AA2	0x4604    MOV	R4, R0
; pdev end address is: 0 (R0)
; pdev start address is: 16 (R4)
;usb_dcd_int.c, 770 :: 		
0x4AA4	0x4620    MOV	R0, R4
0x4AA6	0xF7FDFBFB  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0Activate+0
;usb_dcd_int.c, 773 :: 		
0x4AAA	0xF204010C  ADDW	R1, R4, #12
0x4AAE	0x6809    LDR	R1, [R1, #0]
0x4AB0	0x310C    ADDS	R1, #12
0x4AB2	0x6809    LDR	R1, [R1, #0]
0x4AB4	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 776 :: 		
0x4AB6	0x4620    MOV	R0, R4
0x4AB8	0xF7FDFC48  BL	__Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed+0
0x4ABC	0x2803    CMP	R0, #3
0x4ABE	0xD10E    BNE	L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR313
;usb_dcd_int.c, 778 :: 		
0x4AC0	0x1CA2    ADDS	R2, R4, #2
0x4AC2	0x2100    MOVS	R1, #0
0x4AC4	0x7011    STRB	R1, [R2, #0]
;usb_dcd_int.c, 779 :: 		
0x4AC6	0x1D22    ADDS	R2, R4, #4
0x4AC8	0xF2402100  MOVW	R1, #512
0x4ACC	0x8011    STRH	R1, [R2, #0]
;usb_dcd_int.c, 780 :: 		
0x4ACE	0x2209    MOVS	R2, #9
0x4AD0	0xF8BD1008  LDRH	R1, [SP, #8]
0x4AD4	0xF362218D  BFI	R1, R2, #10, #4
0x4AD8	0xF8AD1008  STRH	R1, [SP, #8]
;usb_dcd_int.c, 781 :: 		
0x4ADC	0xE00C    B	L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR314
L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR313:
;usb_dcd_int.c, 784 :: 		
0x4ADE	0x1CA2    ADDS	R2, R4, #2
0x4AE0	0x2101    MOVS	R1, #1
0x4AE2	0x7011    STRB	R1, [R2, #0]
;usb_dcd_int.c, 785 :: 		
0x4AE4	0x1D22    ADDS	R2, R4, #4
0x4AE6	0x2140    MOVS	R1, #64
0x4AE8	0x8011    STRH	R1, [R2, #0]
;usb_dcd_int.c, 786 :: 		
0x4AEA	0x2205    MOVS	R2, #5
0x4AEC	0xF8BD1008  LDRH	R1, [SP, #8]
0x4AF0	0xF362218D  BFI	R1, R2, #10, #4
0x4AF4	0xF8AD1008  STRH	R1, [SP, #8]
;usb_dcd_int.c, 787 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR314:
;usb_dcd_int.c, 789 :: 		
0x4AF8	0xF204010C  ADDW	R1, R4, #12
0x4AFC	0x6809    LDR	R1, [R1, #0]
0x4AFE	0xF201020C  ADDW	R2, R1, #12
0x4B02	0x9902    LDR	R1, [SP, #8]
0x4B04	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 792 :: 		
0x4B06	0x2100    MOVS	R1, #0
0x4B08	0x9101    STR	R1, [SP, #4]
;usb_dcd_int.c, 793 :: 		
0x4B0A	0xF89D1005  LDRB	R1, [SP, #5]
0x4B0E	0xF0410120  ORR	R1, R1, #32
0x4B12	0xF88D1005  STRB	R1, [SP, #5]
;usb_dcd_int.c, 794 :: 		
0x4B16	0xF204010C  ADDW	R1, R4, #12
; pdev end address is: 16 (R4)
0x4B1A	0x6809    LDR	R1, [R1, #0]
0x4B1C	0xF2010214  ADDW	R2, R1, #20
0x4B20	0x9901    LDR	R1, [SP, #4]
0x4B22	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 795 :: 		
0x4B24	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 796 :: 		
L_end_DCD_HandleEnumDone_ISR:
0x4B26	0xF8DDE000  LDR	LR, [SP, #0]
0x4B2A	0xB003    ADD	SP, SP, #12
0x4B2C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR
__Lib_USB_32F10x_CL_USB_OTG_EP0Activate:
;usb_core.c, 1448 :: 		
; pdev start address is: 0 (R0)
0x22A0	0xB084    SUB	SP, SP, #16
0x22A2	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_core.c, 1450 :: 		
; status start address is: 0 (R0)
0x22A4	0x2000    MOVS	R0, #0
;usb_core.c, 1455 :: 		
0x22A6	0x2100    MOVS	R1, #0
0x22A8	0x9103    STR	R1, [SP, #12]
;usb_core.c, 1457 :: 		
0x22AA	0xF203020C  ADDW	R2, R3, #12
0x22AE	0x1D11    ADDS	R1, R2, #4
0x22B0	0x6809    LDR	R1, [R1, #0]
0x22B2	0x3108    ADDS	R1, #8
0x22B4	0x6809    LDR	R1, [R1, #0]
0x22B6	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1458 :: 		
0x22B8	0xF202010C  ADDW	R1, R2, #12
0x22BC	0x6809    LDR	R1, [R1, #0]
0x22BE	0x6809    LDR	R1, [R1, #0]
0x22C0	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1460 :: 		
0x22C2	0xE00F    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate99
;usb_core.c, 1462 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate101:
;usb_core.c, 1463 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate102:
;usb_core.c, 1464 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate103:
;usb_core.c, 1465 :: 		
0x22C4	0x2200    MOVS	R2, #0
0x22C6	0xF8BD1008  LDRH	R1, [SP, #8]
0x22CA	0xF362010A  BFI	R1, R2, #0, #11
0x22CE	0xF8AD1008  STRH	R1, [SP, #8]
;usb_core.c, 1466 :: 		
0x22D2	0xE01F    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate100
;usb_core.c, 1467 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate104:
;usb_core.c, 1468 :: 		
0x22D4	0x2203    MOVS	R2, #3
0x22D6	0xF8BD1008  LDRH	R1, [SP, #8]
0x22DA	0xF362010A  BFI	R1, R2, #0, #11
0x22DE	0xF8AD1008  STRH	R1, [SP, #8]
;usb_core.c, 1469 :: 		
0x22E2	0xE017    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate100
;usb_core.c, 1470 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate99:
0x22E4	0xF89D1004  LDRB	R1, [SP, #4]
0x22E8	0xF3C10141  UBFX	R1, R1, #1, #2
0x22EC	0x2900    CMP	R1, #0
0x22EE	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate101
0x22F0	0xF89D1004  LDRB	R1, [SP, #4]
0x22F4	0xF3C10141  UBFX	R1, R1, #1, #2
0x22F8	0x2901    CMP	R1, #1
0x22FA	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate102
0x22FC	0xF89D1004  LDRB	R1, [SP, #4]
0x2300	0xF3C10141  UBFX	R1, R1, #1, #2
0x2304	0x2903    CMP	R1, #3
0x2306	0xD0DD    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate103
0x2308	0xF89D1004  LDRB	R1, [SP, #4]
0x230C	0xF3C10141  UBFX	R1, R1, #1, #2
0x2310	0x2902    CMP	R1, #2
0x2312	0xD0DF    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate104
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate100:
;usb_core.c, 1471 :: 		
0x2314	0xF203010C  ADDW	R1, R3, #12
0x2318	0x310C    ADDS	R1, #12
0x231A	0x680A    LDR	R2, [R1, #0]
0x231C	0x9902    LDR	R1, [SP, #8]
0x231E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1472 :: 		
0x2320	0xF89D100D  LDRB	R1, [SP, #13]
0x2324	0xF0410101  ORR	R1, R1, #1
0x2328	0xF88D100D  STRB	R1, [SP, #13]
;usb_core.c, 1473 :: 		
0x232C	0xF203010C  ADDW	R1, R3, #12
; pdev end address is: 12 (R3)
0x2330	0x1D09    ADDS	R1, R1, #4
0x2332	0x6809    LDR	R1, [R1, #0]
0x2334	0x1D0B    ADDS	R3, R1, #4
0x2336	0x681A    LDR	R2, [R3, #0]
0x2338	0x9903    LDR	R1, [SP, #12]
0x233A	0x43C9    MVN	R1, R1
0x233C	0x400A    ANDS	R2, R1
0x233E	0x9903    LDR	R1, [SP, #12]
0x2340	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2344	0x6019    STR	R1, [R3, #0]
;usb_core.c, 1474 :: 		
; status end address is: 0 (R0)
;usb_core.c, 1475 :: 		
L_end_USB_OTG_EP0Activate:
0x2346	0xB004    ADD	SP, SP, #16
0x2348	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EP0Activate
__Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed:
;usb_core.c, 1417 :: 		
; pdev start address is: 0 (R0)
0x234C	0xB082    SUB	SP, SP, #8
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1420 :: 		
; speed start address is: 8 (R2)
0x234E	0x2200    MOVS	R2, #0
;usb_core.c, 1423 :: 		
0x2350	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x2354	0x1D09    ADDS	R1, R1, #4
0x2356	0x6809    LDR	R1, [R1, #0]
0x2358	0x3108    ADDS	R1, #8
0x235A	0x6809    LDR	R1, [R1, #0]
0x235C	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1425 :: 		
0x235E	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed93
; speed end address is: 8 (R2)
;usb_core.c, 1427 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed95:
;usb_core.c, 1428 :: 		
; speed start address is: 0 (R0)
0x2360	0x2003    MOVS	R0, #3
;usb_core.c, 1429 :: 		
; speed end address is: 0 (R0)
0x2362	0xE01C    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94
;usb_core.c, 1430 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed96:
;usb_core.c, 1431 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed97:
;usb_core.c, 1432 :: 		
; speed start address is: 0 (R0)
0x2364	0x2002    MOVS	R0, #2
;usb_core.c, 1433 :: 		
; speed end address is: 0 (R0)
0x2366	0xE01A    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94
;usb_core.c, 1435 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed98:
;usb_core.c, 1436 :: 		
; speed start address is: 0 (R0)
0x2368	0x2001    MOVS	R0, #1
;usb_core.c, 1437 :: 		
; speed end address is: 0 (R0)
0x236A	0xE018    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94
;usb_core.c, 1438 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed93:
; speed start address is: 8 (R2)
0x236C	0xF89D1004  LDRB	R1, [SP, #4]
0x2370	0xF3C10141  UBFX	R1, R1, #1, #2
0x2374	0x2900    CMP	R1, #0
0x2376	0xD0F3    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed95
0x2378	0xF89D1004  LDRB	R1, [SP, #4]
0x237C	0xF3C10141  UBFX	R1, R1, #1, #2
0x2380	0x2901    CMP	R1, #1
0x2382	0xD0EF    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed96
0x2384	0xF89D1004  LDRB	R1, [SP, #4]
0x2388	0xF3C10141  UBFX	R1, R1, #1, #2
0x238C	0x2903    CMP	R1, #3
0x238E	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed97
0x2390	0xF89D1004  LDRB	R1, [SP, #4]
0x2394	0xF3C10141  UBFX	R1, R1, #1, #2
0x2398	0x2902    CMP	R1, #2
0x239A	0xD0E5    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed98
; speed end address is: 8 (R2)
0x239C	0xB2D0    UXTB	R0, R2
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94:
;usb_core.c, 1440 :: 		
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
;usb_core.c, 1441 :: 		
L_end_USB_OTG_GetDeviceSpeed:
0x239E	0xB002    ADD	SP, SP, #8
0x23A0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed
__Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR:
;usb_dcd_int.c, 805 :: 		
; pdev start address is: 0 (R0)
0x4CEC	0xB083    SUB	SP, SP, #12
0x4CEE	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 809 :: 		
0x4CF2	0x2100    MOVS	R1, #0
0x4CF4	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 811 :: 		
0x4CF6	0x490C    LDR	R1, [PC, #48]
0x4CF8	0x6809    LDR	R1, [R1, #0]
0x4CFA	0x311C    ADDS	R1, #28
0x4CFC	0x6809    LDR	R1, [R1, #0]
0x4CFE	0x9001    STR	R0, [SP, #4]
0x4D00	0x4788    BLX	R1
0x4D02	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 814 :: 		
0x4D04	0xF89D100A  LDRB	R1, [SP, #10]
0x4D08	0xF0410110  ORR	R1, R1, #16
0x4D0C	0xF88D100A  STRB	R1, [SP, #10]
;usb_dcd_int.c, 815 :: 		
0x4D10	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x4D14	0x6809    LDR	R1, [R1, #0]
0x4D16	0xF2010214  ADDW	R2, R1, #20
0x4D1A	0x9902    LDR	R1, [SP, #8]
0x4D1C	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 817 :: 		
0x4D1E	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 818 :: 		
L_end_DCD_IsoINIncomplete_ISR:
0x4D20	0xF8DDE000  LDR	LR, [SP, #0]
0x4D24	0xB003    ADD	SP, SP, #12
0x4D26	0x4770    BX	LR
0x4D28	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR
__Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR:
;usb_dcd_int.c, 826 :: 		
; pdev start address is: 0 (R0)
0x4C64	0xB083    SUB	SP, SP, #12
0x4C66	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 830 :: 		
0x4C6A	0x2100    MOVS	R1, #0
0x4C6C	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 832 :: 		
0x4C6E	0x490C    LDR	R1, [PC, #48]
0x4C70	0x6809    LDR	R1, [R1, #0]
0x4C72	0x3120    ADDS	R1, #32
0x4C74	0x6809    LDR	R1, [R1, #0]
0x4C76	0x9001    STR	R0, [SP, #4]
0x4C78	0x4788    BLX	R1
0x4C7A	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 835 :: 		
0x4C7C	0xF89D100A  LDRB	R1, [SP, #10]
0x4C80	0xF0410120  ORR	R1, R1, #32
0x4C84	0xF88D100A  STRB	R1, [SP, #10]
;usb_dcd_int.c, 836 :: 		
0x4C88	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x4C8C	0x6809    LDR	R1, [R1, #0]
0x4C8E	0xF2010214  ADDW	R2, R1, #20
0x4C92	0x9902    LDR	R1, [SP, #8]
0x4C94	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 837 :: 		
0x4C96	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 838 :: 		
L_end_DCD_IsoOUTIncomplete_ISR:
0x4C98	0xF8DDE000  LDR	LR, [SP, #0]
0x4C9C	0xB003    ADD	SP, SP, #12
0x4C9E	0x4770    BX	LR
0x4CA0	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR
__Lib_USB_32F10x_CL_DCD_SessionRequest_ISR:
;usb_dcd_int.c, 304 :: 		
; pdev start address is: 0 (R0)
0x4CA4	0xB083    SUB	SP, SP, #12
0x4CA6	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 307 :: 		
0x4CAA	0x490D    LDR	R1, [PC, #52]
0x4CAC	0x6809    LDR	R1, [R1, #0]
0x4CAE	0x3124    ADDS	R1, #36
0x4CB0	0x6809    LDR	R1, [R1, #0]
0x4CB2	0x9001    STR	R0, [SP, #4]
0x4CB4	0x4788    BLX	R1
0x4CB6	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 310 :: 		
0x4CB8	0x2100    MOVS	R1, #0
0x4CBA	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 311 :: 		
0x4CBC	0xF89D100B  LDRB	R1, [SP, #11]
0x4CC0	0xF0410140  ORR	R1, R1, #64
0x4CC4	0xF88D100B  STRB	R1, [SP, #11]
;usb_dcd_int.c, 312 :: 		
0x4CC8	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x4CCC	0x6809    LDR	R1, [R1, #0]
0x4CCE	0xF2010214  ADDW	R2, R1, #20
0x4CD2	0x9902    LDR	R1, [SP, #8]
0x4CD4	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 313 :: 		
0x4CD6	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 314 :: 		
L_end_DCD_SessionRequest_ISR:
0x4CD8	0xF8DDE000  LDR	LR, [SP, #0]
0x4CDC	0xB003    ADD	SP, SP, #12
0x4CDE	0x4770    BX	LR
0x4CE0	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_SessionRequest_ISR
__Lib_USB_32F10x_CL_DCD_OTG_ISR:
;usb_dcd_int.c, 323 :: 		
; pdev start address is: 0 (R0)
0x5594	0xB083    SUB	SP, SP, #12
0x5596	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 328 :: 		
0x559A	0xF200010C  ADDW	R1, R0, #12
0x559E	0x6809    LDR	R1, [R1, #0]
0x55A0	0x1D09    ADDS	R1, R1, #4
0x55A2	0x6809    LDR	R1, [R1, #0]
0x55A4	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 330 :: 		
0x55A6	0xF89D2008  LDRB	R2, [SP, #8]
0x55AA	0xF3C20180  UBFX	R1, R2, #2, #1
0x55AE	0xB131    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_OTG_ISR266
;usb_dcd_int.c, 332 :: 		
0x55B0	0x4908    LDR	R1, [PC, #32]
0x55B2	0x6809    LDR	R1, [R1, #0]
0x55B4	0x3128    ADDS	R1, #40
0x55B6	0x6809    LDR	R1, [R1, #0]
0x55B8	0x9001    STR	R0, [SP, #4]
0x55BA	0x4788    BLX	R1
0x55BC	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 333 :: 		
L___Lib_USB_32F10x_CL_DCD_OTG_ISR266:
;usb_dcd_int.c, 335 :: 		
0x55BE	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x55C2	0x6809    LDR	R1, [R1, #0]
0x55C4	0x1D0A    ADDS	R2, R1, #4
0x55C6	0x9902    LDR	R1, [SP, #8]
0x55C8	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 336 :: 		
0x55CA	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 337 :: 		
L_end_DCD_OTG_ISR:
0x55CC	0xF8DDE000  LDR	LR, [SP, #0]
0x55D0	0xB003    ADD	SP, SP, #12
0x55D2	0x4770    BX	LR
0x55D4	0x00342000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_OTG_ISR
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x6408	0xB081    SUB	SP, SP, #4
0x640A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x640E	0xF04F0242  MOV	R2, #66
0x6412	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x6414	0xF7FCFF1A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x6418	0xF8DDE000  LDR	LR, [SP, #0]
0x641C	0xB001    ADD	SP, SP, #4
0x641E	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x66EC	0xB081    SUB	SP, SP, #4
0x66EE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x66F2	0x4A04    LDR	R2, [PC, #16]
0x66F4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x66F6	0xF7FCFDA9  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x66FA	0xF8DDE000  LDR	LR, [SP, #0]
0x66FE	0xB001    ADD	SP, SP, #4
0x6700	0x4770    BX	LR
0x6702	0xBF00    NOP
0x6704	0x00140008  	#524308
; end of _GPIO_Digital_Output
_Initialize:
;Init_Routines.c, 11 :: 		void Initialize() {
0x6708	0xB081    SUB	SP, SP, #4
0x670A	0xF8CDE000  STR	LR, [SP, #0]
;Init_Routines.c, 12 :: 		short int i = 0;
;Init_Routines.c, 14 :: 		LQI = 0;
0x670E	0x2100    MOVS	R1, #0
0x6710	0xB249    SXTB	R1, R1
0x6712	0x484D    LDR	R0, [PC, #308]
0x6714	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 15 :: 		RSSI2 = 0;
0x6716	0x2100    MOVS	R1, #0
0x6718	0xB249    SXTB	R1, R1
0x671A	0x484C    LDR	R0, [PC, #304]
0x671C	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 16 :: 		SEQ_NUMBER = 0x23;
0x671E	0x2123    MOVS	R1, #35
0x6720	0xB249    SXTB	R1, R1
0x6722	0x484B    LDR	R0, [PC, #300]
0x6724	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 17 :: 		lost_data = 0;
0x6726	0x2100    MOVS	R1, #0
0x6728	0xB249    SXTB	R1, R1
0x672A	0x484A    LDR	R0, [PC, #296]
0x672C	0x7001    STRB	R1, [R0, #0]
;Init_Routines.c, 18 :: 		address_RX_FIFO = 0x300;
0x672E	0xF2403100  MOVW	R1, #768
0x6732	0xB209    SXTH	R1, R1
0x6734	0x4848    LDR	R0, [PC, #288]
0x6736	0x8001    STRH	R1, [R0, #0]
;Init_Routines.c, 19 :: 		address_TX_normal_FIFO = 0;
0x6738	0x2100    MOVS	R1, #0
0x673A	0xB209    SXTH	R1, R1
0x673C	0x4847    LDR	R0, [PC, #284]
0x673E	0x8001    STRH	R1, [R0, #0]
;Init_Routines.c, 21 :: 		for (i = 0; i < 2; i++) {
; i start address is: 8 (R2)
0x6740	0x2200    MOVS	R2, #0
0x6742	0xB252    SXTB	R2, R2
; i end address is: 8 (R2)
L_Initialize0:
; i start address is: 8 (R2)
0x6744	0x2A02    CMP	R2, #2
0x6746	0xDA16    BGE	L_Initialize1
;Init_Routines.c, 22 :: 		ADDRESS_short_1[i] = 1;
0x6748	0x4845    LDR	R0, [PC, #276]
0x674A	0x1881    ADDS	R1, R0, R2
0x674C	0x2001    MOVS	R0, #1
0x674E	0xB240    SXTB	R0, R0
0x6750	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 23 :: 		ADDRESS_short_2[i] = 2;
0x6752	0x4844    LDR	R0, [PC, #272]
0x6754	0x1881    ADDS	R1, R0, R2
0x6756	0x2002    MOVS	R0, #2
0x6758	0xB240    SXTB	R0, R0
0x675A	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 24 :: 		PAN_ID_1[i] = 3;
0x675C	0x4842    LDR	R0, [PC, #264]
0x675E	0x1881    ADDS	R1, R0, R2
0x6760	0x2003    MOVS	R0, #3
0x6762	0xB240    SXTB	R0, R0
0x6764	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 25 :: 		PAN_ID_2[i] = 3;
0x6766	0x4841    LDR	R0, [PC, #260]
0x6768	0x1881    ADDS	R1, R0, R2
0x676A	0x2003    MOVS	R0, #3
0x676C	0xB240    SXTB	R0, R0
0x676E	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 21 :: 		for (i = 0; i < 2; i++) {
0x6770	0x1C52    ADDS	R2, R2, #1
0x6772	0xB252    SXTB	R2, R2
;Init_Routines.c, 26 :: 		}
; i end address is: 8 (R2)
0x6774	0xE7E6    B	L_Initialize0
L_Initialize1:
;Init_Routines.c, 28 :: 		for (i = 0; i < 8; i++) {
; i start address is: 8 (R2)
0x6776	0x2200    MOVS	R2, #0
0x6778	0xB252    SXTB	R2, R2
; i end address is: 8 (R2)
L_Initialize3:
; i start address is: 8 (R2)
0x677A	0x2A08    CMP	R2, #8
0x677C	0xDA0C    BGE	L_Initialize4
;Init_Routines.c, 29 :: 		ADDRESS_long_1[i] = 1;
0x677E	0x483C    LDR	R0, [PC, #240]
0x6780	0x1881    ADDS	R1, R0, R2
0x6782	0x2001    MOVS	R0, #1
0x6784	0xB240    SXTB	R0, R0
0x6786	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 30 :: 		ADDRESS_long_2[i] = 2;
0x6788	0x483A    LDR	R0, [PC, #232]
0x678A	0x1881    ADDS	R1, R0, R2
0x678C	0x2002    MOVS	R0, #2
0x678E	0xB240    SXTB	R0, R0
0x6790	0x7008    STRB	R0, [R1, #0]
;Init_Routines.c, 28 :: 		for (i = 0; i < 8; i++) {
0x6792	0x1C52    ADDS	R2, R2, #1
0x6794	0xB252    SXTB	R2, R2
;Init_Routines.c, 31 :: 		}
; i end address is: 8 (R2)
0x6796	0xE7F0    B	L_Initialize3
L_Initialize4:
;Init_Routines.c, 34 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13);
0x6798	0xF2420100  MOVW	R1, #8192
0x679C	0x4836    LDR	R0, [PC, #216]
0x679E	0xF7FFFFA5  BL	_GPIO_Digital_Output+0
;Init_Routines.c, 35 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10);
0x67A2	0xF2404100  MOVW	R1, #1024
0x67A6	0x4834    LDR	R0, [PC, #208]
0x67A8	0xF7FFFFA0  BL	_GPIO_Digital_Output+0
;Init_Routines.c, 36 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2);
0x67AC	0xF2400104  MOVW	R1, #4
0x67B0	0x4832    LDR	R0, [PC, #200]
0x67B2	0xF7FFFF9B  BL	_GPIO_Digital_Output+0
;Init_Routines.c, 39 :: 		GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_0);
0x67B6	0xF2400101  MOVW	R1, #1
0x67BA	0x482F    LDR	R0, [PC, #188]
0x67BC	0xF7FFFE24  BL	_GPIO_Digital_Input+0
;Init_Routines.c, 42 :: 		Delay_ms(5);
0x67C0	0xF64E275F  MOVW	R7, #59999
0x67C4	0xF2C00700  MOVT	R7, #0
L_Initialize6:
0x67C8	0x1E7F    SUBS	R7, R7, #1
0x67CA	0xD1FD    BNE	L_Initialize6
0x67CC	0xBF00    NOP
0x67CE	0xBF00    NOP
0x67D0	0xBF00    NOP
0x67D2	0xBF00    NOP
0x67D4	0xBF00    NOP
;Init_Routines.c, 48 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x67D6	0x4A2A    LDR	R2, [PC, #168]
;Init_Routines.c, 47 :: 		_SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1,
0x67D8	0xF2403104  MOVW	R1, #772
;Init_Routines.c, 45 :: 		SPI3_Init_Advanced(_SPI_FPCLK_DIV4, _SPI_MASTER  | _SPI_8_BIT |
0x67DC	0x2001    MOVS	R0, #1
;Init_Routines.c, 48 :: 		&_GPIO_MODULE_SPI3_PC10_11_12);
0x67DE	0xF7FFFC2F  BL	_SPI3_Init_Advanced+0
;Init_Routines.c, 49 :: 		TFT_BLED = 1;                             // Turn on TFT Backlight
0x67E2	0x2101    MOVS	R1, #1
0x67E4	0xB249    SXTB	R1, R1
0x67E6	0x4827    LDR	R0, [PC, #156]
0x67E8	0x6001    STR	R1, [R0, #0]
;Init_Routines.c, 51 :: 		TFT_Init(320, 240);                       // Initialize TFT display
0x67EA	0x21F0    MOVS	R1, #240
0x67EC	0xF2401040  MOVW	R0, #320
0x67F0	0xF7FFFDAA  BL	_TFT_Init+0
;Init_Routines.c, 52 :: 		TFT_Fill_Screen(CL_WHITE);                // Clear Screen
0x67F4	0xF64F70FF  MOVW	R0, #65535
0x67F8	0xF7FFFA3A  BL	_TFT_Fill_Screen+0
;Init_Routines.c, 54 :: 		pin_reset();                              // Activate reset from pin
0x67FC	0xF7FFFC00  BL	_pin_reset+0
;Init_Routines.c, 55 :: 		software_reset();                         // Activate software reset
0x6800	0xF7FFFC88  BL	_software_reset+0
;Init_Routines.c, 56 :: 		RF_reset();                               // RF reset
0x6804	0xF7FFFC48  BL	_RF_reset+0
;Init_Routines.c, 57 :: 		set_WAKE_from_pin();                      // Set wake from pin
0x6808	0xF7FFFBC0  BL	_set_wake_from_pin+0
;Init_Routines.c, 59 :: 		set_long_address(ADDRESS_long_2);         // Set long address
0x680C	0x4819    LDR	R0, [PC, #100]
0x680E	0xF7FFFB9D  BL	_set_long_address+0
;Init_Routines.c, 60 :: 		set_short_address(ADDRESS_short_2);       // Set short address
0x6812	0x4814    LDR	R0, [PC, #80]
0x6814	0xF7FFFBDC  BL	_set_short_address+0
;Init_Routines.c, 61 :: 		set_PAN_ID(PAN_ID_2);                     // Set PAN_ID
0x6818	0x4814    LDR	R0, [PC, #80]
0x681A	0xF7FFFC89  BL	_set_PAN_ID+0
;Init_Routines.c, 63 :: 		init_ZIGBEE_nonbeacon();                  // Initialize ZigBee module
0x681E	0xF7FFFD5B  BL	_init_ZIGBEE_nonbeacon+0
;Init_Routines.c, 64 :: 		nonbeacon_PAN_coordinator_device();
0x6822	0xF7FFFD35  BL	_nonbeacon_PAN_coordinator_device+0
;Init_Routines.c, 65 :: 		set_TX_power(31);                         // Set max TX power
0x6826	0x201F    MOVS	R0, #31
0x6828	0xF7FFFC98  BL	_set_TX_power+0
;Init_Routines.c, 66 :: 		set_frame_format_filter(1);               // 1 all frames, 3 data frame only
0x682C	0x2001    MOVS	R0, #1
0x682E	0xB240    SXTB	R0, R0
0x6830	0xF7FFFCB2  BL	_set_frame_format_filter+0
;Init_Routines.c, 67 :: 		set_reception_mode(1);                    // 1 normal mode
0x6834	0x2001    MOVS	R0, #1
0x6836	0xB240    SXTB	R0, R0
0x6838	0xF7FFFCF4  BL	_set_reception_mode+0
;Init_Routines.c, 69 :: 		pin_wake();                               // Wake from pin
0x683C	0xF7FFFB74  BL	_pin_wake+0
;Init_Routines.c, 70 :: 		}
L_end_Initialize:
0x6840	0xF8DDE000  LDR	LR, [SP, #0]
0x6844	0xB001    ADD	SP, SP, #4
0x6846	0x4770    BX	LR
0x6848	0x004A2000  	_LQI+0
0x684C	0x004B2000  	_RSSI2+0
0x6850	0x00D02000  	_SEQ_NUMBER+0
0x6854	0x00D12000  	_lost_data+0
0x6858	0x00D22000  	_address_RX_FIFO+0
0x685C	0x00D42000  	_address_TX_normal_FIFO+0
0x6860	0x00D62000  	_ADDRESS_short_1+0
0x6864	0x00D82000  	_ADDRESS_short_2+0
0x6868	0x00DA2000  	_PAN_ID_1+0
0x686C	0x00DC2000  	_PAN_ID_2+0
0x6870	0x00DE2000  	_ADDRESS_long_1+0
0x6874	0x00E62000  	_ADDRESS_long_2+0
0x6878	0x14004001  	GPIOD_BASE+0
0x687C	0x10004001  	GPIOC_BASE+0
0x6880	0x73B80000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x6884	0x01A44223  	TFT_BLED+0
; end of _Initialize
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x6040	0xB083    SUB	SP, SP, #12
0x6042	0xF8CDE000  STR	LR, [SP, #0]
0x6046	0xF88D0004  STRB	R0, [SP, #4]
0x604A	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x604C	0x4C0B    LDR	R4, [PC, #44]
0x604E	0x4B0C    LDR	R3, [PC, #48]
0x6050	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x6052	0x4C0C    LDR	R4, [PC, #48]
0x6054	0x4B0C    LDR	R3, [PC, #48]
0x6056	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x6058	0x2401    MOVS	R4, #1
0x605A	0xB264    SXTB	R4, R4
0x605C	0x4B0B    LDR	R3, [PC, #44]
0x605E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x6060	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x6062	0xF7FFF9DB  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x6066	0x9A02    LDR	R2, [SP, #8]
0x6068	0xF89D1004  LDRB	R1, [SP, #4]
0x606C	0x4808    LDR	R0, [PC, #32]
0x606E	0xF7FFF987  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x6072	0xF8DDE000  LDR	LR, [SP, #0]
0x6076	0xB003    ADD	SP, SP, #12
0x6078	0x4770    BX	LR
0x607A	0xBF00    NOP
0x607C	0x1D850000  	_SPI3_Read+0
0x6080	0x022C2000  	_SPI_Rd_Ptr+0
0x6084	0x31B50000  	_SPI3_Write+0
0x6088	0x02302000  	_SPI_Wr_Ptr+0
0x608C	0x03BC4242  	RCC_APB1ENR+0
0x6090	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x541C	0xB081    SUB	SP, SP, #4
0x541E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x5422	0x2201    MOVS	R2, #1
0x5424	0xB252    SXTB	R2, R2
0x5426	0x493E    LDR	R1, [PC, #248]
0x5428	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x542A	0xF2000168  ADDW	R1, R0, #104
0x542E	0x680B    LDR	R3, [R1, #0]
0x5430	0xF06F6100  MVN	R1, #134217728
0x5434	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x5438	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x543A	0xF0036100  AND	R1, R3, #134217728
0x543E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x5440	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x5442	0xF0024100  AND	R1, R2, #-2147483648
0x5446	0xF1B14F00  CMP	R1, #-2147483648
0x544A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x544C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x544E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x5450	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x5452	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x5454	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x5456	0xF4042170  AND	R1, R4, #983040
0x545A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x545C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x545E	0xF64F71FF  MOVW	R1, #65535
0x5462	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x5466	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x5468	0xF4041140  AND	R1, R4, #3145728
0x546C	0xF5B11F40  CMP	R1, #3145728
0x5470	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x5472	0xF06F6170  MVN	R1, #251658240
0x5476	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x547A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x547C	0x492A    LDR	R1, [PC, #168]
0x547E	0x680A    LDR	R2, [R1, #0]
0x5480	0xF06F6170  MVN	R1, #251658240
0x5484	0x400A    ANDS	R2, R1
0x5486	0x4928    LDR	R1, [PC, #160]
0x5488	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x548A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x548C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x548E	0xF4041180  AND	R1, R4, #1048576
0x5492	0xF5B11F80  CMP	R1, #1048576
0x5496	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x5498	0xF04F0103  MOV	R1, #3
0x549C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x549E	0x43C9    MVN	R1, R1
0x54A0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x54A4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x54A8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x54AA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x54AC	0x0D61    LSRS	R1, R4, #21
0x54AE	0x0109    LSLS	R1, R1, #4
0x54B0	0xFA05F101  LSL	R1, R5, R1
0x54B4	0x43C9    MVN	R1, R1
0x54B6	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x54B8	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x54BC	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x54BE	0x0D61    LSRS	R1, R4, #21
0x54C0	0x0109    LSLS	R1, R1, #4
0x54C2	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x54C6	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x54C8	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x54CA	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x54CE	0xF1B14F00  CMP	R1, #-2147483648
0x54D2	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x54D4	0x4913    LDR	R1, [PC, #76]
0x54D6	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x54D8	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x54DA	0x4913    LDR	R1, [PC, #76]
0x54DC	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x54DE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x54E2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x54E4	0xEA4F018A  LSL	R1, R10, #2
0x54E8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x54EC	0x6809    LDR	R1, [R1, #0]
0x54EE	0xF1B13FFF  CMP	R1, #-1
0x54F2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x54F4	0xF1090134  ADD	R1, R9, #52
0x54F8	0xEA4F038A  LSL	R3, R10, #2
0x54FC	0x18C9    ADDS	R1, R1, R3
0x54FE	0x6809    LDR	R1, [R1, #0]
0x5500	0x460A    MOV	R2, R1
0x5502	0xEB090103  ADD	R1, R9, R3, LSL #0
0x5506	0x6809    LDR	R1, [R1, #0]
0x5508	0x4608    MOV	R0, R1
0x550A	0x4611    MOV	R1, R2
0x550C	0xF7FCFF4A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x5510	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x5514	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x5516	0xF8DDE000  LDR	LR, [SP, #0]
0x551A	0xB001    ADD	SP, SP, #4
0x551C	0x4770    BX	LR
0x551E	0xBF00    NOP
0x5520	0x03004242  	RCC_APB2ENRbits+0
0x5524	0x001C4001  	AFIO_MAPR2+0
0x5528	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x23A4	0xB083    SUB	SP, SP, #12
0x23A6	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x23AA	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x23AE	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x23B0	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x23B2	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x23B6	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x23B8	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x23BA	0x4A19    LDR	R2, [PC, #100]
0x23BC	0x9202    STR	R2, [SP, #8]
0x23BE	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x23C0	0x4A18    LDR	R2, [PC, #96]
0x23C2	0x9202    STR	R2, [SP, #8]
0x23C4	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x23C6	0x4A18    LDR	R2, [PC, #96]
0x23C8	0x9202    STR	R2, [SP, #8]
0x23CA	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x23CC	0x4A17    LDR	R2, [PC, #92]
0x23CE	0x9202    STR	R2, [SP, #8]
0x23D0	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x23D2	0x4A17    LDR	R2, [PC, #92]
0x23D4	0x9202    STR	R2, [SP, #8]
0x23D6	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x23D8	0x4A16    LDR	R2, [PC, #88]
0x23DA	0x9202    STR	R2, [SP, #8]
0x23DC	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x23DE	0x4A16    LDR	R2, [PC, #88]
0x23E0	0x9202    STR	R2, [SP, #8]
0x23E2	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x23E4	0x2800    CMP	R0, #0
0x23E6	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x23E8	0x2801    CMP	R0, #1
0x23EA	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x23EC	0x2802    CMP	R0, #2
0x23EE	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x23F0	0x2803    CMP	R0, #3
0x23F2	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x23F4	0x2804    CMP	R0, #4
0x23F6	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x23F8	0x2805    CMP	R0, #5
0x23FA	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x23FC	0x2806    CMP	R0, #6
0x23FE	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x2400	0x2201    MOVS	R2, #1
0x2402	0xB212    SXTH	R2, R2
0x2404	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x2406	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x240A	0x9802    LDR	R0, [SP, #8]
0x240C	0x460A    MOV	R2, R1
0x240E	0xF8BD1004  LDRH	R1, [SP, #4]
0x2412	0xF000FF1B  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x2416	0xF8DDE000  LDR	LR, [SP, #0]
0x241A	0xB003    ADD	SP, SP, #12
0x241C	0x4770    BX	LR
0x241E	0xBF00    NOP
0x2420	0x08004001  	#1073809408
0x2424	0x0C004001  	#1073810432
0x2428	0x10004001  	#1073811456
0x242C	0x14004001  	#1073812480
0x2430	0x18004001  	#1073813504
0x2434	0x1C004001  	#1073814528
0x2438	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x5380	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x5382	0x2300    MOVS	R3, #0
0x5384	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x5386	0x00CB    LSLS	R3, R1, #3
0x5388	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x538A	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x538E	0x6804    LDR	R4, [R0, #0]
0x5390	0xB29B    UXTH	R3, R3
0x5392	0xEA440303  ORR	R3, R4, R3, LSL #0
0x5396	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x5398	0x1D05    ADDS	R5, R0, #4
0x539A	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x539C	0x461C    MOV	R4, R3
0x539E	0x682B    LDR	R3, [R5, #0]
0x53A0	0xF3640382  BFI	R3, R4, #2, #1
0x53A4	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x53A6	0xF200051C  ADDW	R5, R0, #28
0x53AA	0x2400    MOVS	R4, #0
0x53AC	0x682B    LDR	R3, [R5, #0]
0x53AE	0xF36423CB  BFI	R3, R4, #11, #1
0x53B2	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x53B4	0x2401    MOVS	R4, #1
0x53B6	0x6803    LDR	R3, [R0, #0]
0x53B8	0xF3641386  BFI	R3, R4, #6, #1
0x53BC	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x53BE	0xB001    ADD	SP, SP, #4
0x53C0	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_TFT_Init:
;__Lib_TFT_Defs.c, 320 :: 		void TFT_Init(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x6348	0xB081    SUB	SP, SP, #4
0x634A	0xF8CDE000  STR	LR, [SP, #0]
0x634E	0xB28C    UXTH	R4, R1
0x6350	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 321 :: 		__controller = _8BIT_CONTROLLER;
0x6352	0xF24003FF  MOVW	R3, #255
0x6356	0x4A1F    LDR	R2, [PC, #124]
0x6358	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 322 :: 		if (Is_TFT_Set() != 1) {
0x635A	0xF7FFF833  BL	_Is_TFT_Set+0
0x635E	0x2801    CMP	R0, #1
0x6360	0xD008    BEQ	L_TFT_Init8
;__Lib_TFT_Defs.c, 323 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x6362	0x4B1D    LDR	R3, [PC, #116]
0x6364	0x4A1D    LDR	R2, [PC, #116]
0x6366	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 324 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x6368	0x4B1D    LDR	R3, [PC, #116]
0x636A	0x4A1E    LDR	R2, [PC, #120]
0x636C	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 325 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x636E	0x4B1E    LDR	R3, [PC, #120]
0x6370	0x4A1E    LDR	R2, [PC, #120]
0x6372	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 326 :: 		}
L_TFT_Init8:
;__Lib_TFT_Defs.c, 328 :: 		TFT_DISP_WIDTH = display_width;
0x6374	0x4A1E    LDR	R2, [PC, #120]
0x6376	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 329 :: 		TFT_DISP_HEIGHT = display_height;
0x6378	0x4A1E    LDR	R2, [PC, #120]
0x637A	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 330 :: 		if (display_width >= display_height)
0x637C	0x42A1    CMP	R1, R4
0x637E	0xD303    BCC	L_TFT_Init9
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 331 :: 		TFT_Disp_Rotation = 0;
0x6380	0x2300    MOVS	R3, #0
0x6382	0x4A1D    LDR	R2, [PC, #116]
0x6384	0x7013    STRB	R3, [R2, #0]
0x6386	0xE002    B	L_TFT_Init10
L_TFT_Init9:
;__Lib_TFT_Defs.c, 333 :: 		TFT_Disp_Rotation = 90;
0x6388	0x235A    MOVS	R3, #90
0x638A	0x4A1B    LDR	R2, [PC, #108]
0x638C	0x7013    STRB	R3, [R2, #0]
L_TFT_Init10:
;__Lib_TFT_Defs.c, 335 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x638E	0x2101    MOVS	R1, #1
0x6390	0xF2400000  MOVW	R0, #0
0x6394	0xF7FFF81E  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 336 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x6398	0x2300    MOVS	R3, #0
0x639A	0x2200    MOVS	R2, #0
0x639C	0xB408    PUSH	(R3)
0x639E	0xB404    PUSH	(R2)
0x63A0	0x2300    MOVS	R3, #0
0x63A2	0x2200    MOVS	R2, #0
0x63A4	0x2100    MOVS	R1, #0
0x63A6	0x2000    MOVS	R0, #0
0x63A8	0xF7FFF8D0  BL	_TFT_Set_Brush+0
0x63AC	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 338 :: 		TFT_Move_Cursor(0, 0);
0x63AE	0x2100    MOVS	R1, #0
0x63B0	0x2000    MOVS	R0, #0
0x63B2	0xF7FFF8BB  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 339 :: 		ExternalFontSet = 0;
0x63B6	0x2300    MOVS	R3, #0
0x63B8	0x4A10    LDR	R2, [PC, #64]
0x63BA	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_Set_DataPort_Direction();
0x63BC	0xF7FFF816  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 343 :: 		TFT_Reset_Device();
0x63C0	0xF7FFF90A  BL	__Lib_TFT_Defs_TFT_Reset_Device+0
;__Lib_TFT_Defs.c, 344 :: 		TFT_Set_Address_Ptr = TFT_Set_Address;
0x63C4	0x4B0E    LDR	R3, [PC, #56]
0x63C6	0x4A0F    LDR	R2, [PC, #60]
0x63C8	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 345 :: 		}
L_end_TFT_Init:
0x63CA	0xF8DDE000  LDR	LR, [SP, #0]
0x63CE	0xB001    ADD	SP, SP, #4
0x63D0	0x4770    BX	LR
0x63D2	0xBF00    NOP
0x63D4	0x00042000  	__Lib_TFT_Defs___controller+0
0x63D8	0x15250000  	_TFT_Set_Index+0
0x63DC	0x02782000  	_TFT_Set_Index_Ptr+0
0x63E0	0x17290000  	_TFT_Write_Command+0
0x63E4	0x027C2000  	_TFT_Write_Command_Ptr+0
0x63E8	0x31ED0000  	_TFT_Write_Data+0
0x63EC	0x02502000  	_TFT_Write_Data_Ptr+0
0x63F0	0x02422000  	_TFT_DISP_WIDTH+0
0x63F4	0x02482000  	_TFT_DISP_HEIGHT+0
0x63F8	0x00062000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x63FC	0x02702000  	_ExternalFontSet+0
0x6400	0x34410000  	_TFT_Set_Address+0
0x6404	0x024C2000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x53C4	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x53C6	0x4802    LDR	R0, [PC, #8]
0x53C8	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x53CA	0xB001    ADD	SP, SP, #4
0x53CC	0x4770    BX	LR
0x53CE	0xBF00    NOP
0x53D0	0x00002000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x53D4	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x53D6	0x4A03    LDR	R2, [PC, #12]
0x53D8	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x53DA	0x4A03    LDR	R2, [PC, #12]
0x53DC	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x53DE	0xB001    ADD	SP, SP, #4
0x53E0	0x4770    BX	LR
0x53E2	0xBF00    NOP
0x53E4	0x021A2000  	__Lib_TFT_PenColor+0
0x53E8	0x02192000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x554C	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x554E	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x5552	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x5556	0x4C07    LDR	R4, [PC, #28]
0x5558	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x555A	0x4C07    LDR	R4, [PC, #28]
0x555C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x555E	0x4C07    LDR	R4, [PC, #28]
0x5560	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x5562	0x4C07    LDR	R4, [PC, #28]
0x5564	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x5566	0x4C07    LDR	R4, [PC, #28]
0x5568	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x556A	0x4C07    LDR	R4, [PC, #28]
0x556C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x556E	0xB001    ADD	SP, SP, #4
0x5570	0x4770    BX	LR
0x5572	0xBF00    NOP
0x5574	0x02382000  	__Lib_TFT_BrushEnabled+0
0x5578	0x023A2000  	__Lib_TFT_BrushColor+0
0x557C	0x02392000  	__Lib_TFT_GradientEnabled+0
0x5580	0x023C2000  	__Lib_TFT_GradientOrientation+0
0x5584	0x023E2000  	__Lib_TFT_GradColorFrom+0
0x5588	0x02402000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x552C	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x552E	0x4A03    LDR	R2, [PC, #12]
0x5530	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x5532	0x4A03    LDR	R2, [PC, #12]
0x5534	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x5536	0xB001    ADD	SP, SP, #4
0x5538	0x4770    BX	LR
0x553A	0xBF00    NOP
0x553C	0x024A2000  	__Lib_TFT_x_cord+0
0x5540	0x02542000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 149 :: 		static void TFT_Set_DataPort_Direction() {
0x53EC	0xB082    SUB	SP, SP, #8
0x53EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 151 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x53F2	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 152 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x53F6	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 156 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);    // za  digitalni output
0x53FA	0x4806    LDR	R0, [PC, #24]
0x53FC	0x8800    LDRH	R0, [R0, #0]
0x53FE	0x9101    STR	R1, [SP, #4]
0x5400	0x4A05    LDR	R2, [PC, #20]
0x5402	0xB281    UXTH	R1, R0
0x5404	0x9801    LDR	R0, [SP, #4]
0x5406	0xF7FDFF21  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x540A	0xF8DDE000  LDR	LR, [SP, #0]
0x540E	0xB002    ADD	SP, SP, #8
0x5410	0x4770    BX	LR
0x5412	0xBF00    NOP
0x5414	0x00042000  	__Lib_TFT_Defs___controller+0
0x5418	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_Reset_Device:
;__Lib_TFT_Defs.c, 163 :: 		static void TFT_Reset_Device() {
0x55D8	0xB081    SUB	SP, SP, #4
0x55DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 164 :: 		TFT_Set_Pin_Directions();
0x55DE	0xF7FCFD37  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 167 :: 		Delay_100ms();
0x55E2	0xF7FCFBFD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 168 :: 		TFT_RST = 1;
0x55E6	0x2101    MOVS	R1, #1
0x55E8	0xB249    SXTB	R1, R1
0x55EA	0x4896    LDR	R0, [PC, #600]
0x55EC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 169 :: 		Delay_100ms();
0x55EE	0xF7FCFBF7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 170 :: 		Delay_100ms();
0x55F2	0xF7FCFBF5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 173 :: 		TFT_Set_Reg(0xEA, 0x00); // PTBA[15:8]
0x55F6	0x2100    MOVS	R1, #0
0x55F8	0x20EA    MOVS	R0, #234
0x55FA	0xF7FCFBD1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 174 :: 		TFT_Set_Reg(0xEB, 0x20); // PTBA[7:0]
0x55FE	0x2120    MOVS	R1, #32
0x5600	0x20EB    MOVS	R0, #235
0x5602	0xF7FCFBCD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 175 :: 		TFT_Set_Reg(0xEC, 0x0C); // STBA[15:8]
0x5606	0x210C    MOVS	R1, #12
0x5608	0x20EC    MOVS	R0, #236
0x560A	0xF7FCFBC9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 176 :: 		TFT_Set_Reg(0xED, 0xC4); // STBA[7:0]
0x560E	0x21C4    MOVS	R1, #196
0x5610	0x20ED    MOVS	R0, #237
0x5612	0xF7FCFBC5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 177 :: 		TFT_Set_Reg(0xE8, 0x40); // OPON[7:0]
0x5616	0x2140    MOVS	R1, #64
0x5618	0x20E8    MOVS	R0, #232
0x561A	0xF7FCFBC1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 178 :: 		TFT_Set_Reg(0xE9, 0x38); // OPON1[7:0]
0x561E	0x2138    MOVS	R1, #56
0x5620	0x20E9    MOVS	R0, #233
0x5622	0xF7FCFBBD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 179 :: 		TFT_Set_Reg(0xF1, 0x01); // OTPS1B
0x5626	0x2101    MOVS	R1, #1
0x5628	0x20F1    MOVS	R0, #241
0x562A	0xF7FCFBB9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 180 :: 		TFT_Set_Reg(0xF2, 0x10); // GEN
0x562E	0x2110    MOVS	R1, #16
0x5630	0x20F2    MOVS	R0, #242
0x5632	0xF7FCFBB5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 181 :: 		TFT_Set_Reg(0x27, 0xA3);
0x5636	0x21A3    MOVS	R1, #163
0x5638	0x2027    MOVS	R0, #39
0x563A	0xF7FCFBB1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 184 :: 		TFT_Set_Reg(0x40, 0x00); //
0x563E	0x2100    MOVS	R1, #0
0x5640	0x2040    MOVS	R0, #64
0x5642	0xF7FCFBAD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 185 :: 		TFT_Set_Reg(0x41, 0x00); //
0x5646	0x2100    MOVS	R1, #0
0x5648	0x2041    MOVS	R0, #65
0x564A	0xF7FCFBA9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 186 :: 		TFT_Set_Reg(0x42, 0x01); //
0x564E	0x2101    MOVS	R1, #1
0x5650	0x2042    MOVS	R0, #66
0x5652	0xF7FCFBA5  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 187 :: 		TFT_Set_Reg(0x43, 0x13); //
0x5656	0x2113    MOVS	R1, #19
0x5658	0x2043    MOVS	R0, #67
0x565A	0xF7FCFBA1  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 188 :: 		TFT_Set_Reg(0x44, 0x10); //
0x565E	0x2110    MOVS	R1, #16
0x5660	0x2044    MOVS	R0, #68
0x5662	0xF7FCFB9D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 189 :: 		TFT_Set_Reg(0x45, 0x26); //
0x5666	0x2126    MOVS	R1, #38
0x5668	0x2045    MOVS	R0, #69
0x566A	0xF7FCFB99  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 190 :: 		TFT_Set_Reg(0x46, 0x08); //
0x566E	0x2108    MOVS	R1, #8
0x5670	0x2046    MOVS	R0, #70
0x5672	0xF7FCFB95  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 191 :: 		TFT_Set_Reg(0x47, 0x51); //
0x5676	0x2151    MOVS	R1, #81
0x5678	0x2047    MOVS	R0, #71
0x567A	0xF7FCFB91  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 192 :: 		TFT_Set_Reg(0x48, 0x02); //
0x567E	0x2102    MOVS	R1, #2
0x5680	0x2048    MOVS	R0, #72
0x5682	0xF7FCFB8D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 193 :: 		TFT_Set_Reg(0x49, 0x12); //
0x5686	0x2112    MOVS	R1, #18
0x5688	0x2049    MOVS	R0, #73
0x568A	0xF7FCFB89  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 194 :: 		TFT_Set_Reg(0x4A, 0x18); //
0x568E	0x2118    MOVS	R1, #24
0x5690	0x204A    MOVS	R0, #74
0x5692	0xF7FCFB85  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 195 :: 		TFT_Set_Reg(0x4B, 0x19); //
0x5696	0x2119    MOVS	R1, #25
0x5698	0x204B    MOVS	R0, #75
0x569A	0xF7FCFB81  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 196 :: 		TFT_Set_Reg(0x4C, 0x14); //
0x569E	0x2114    MOVS	R1, #20
0x56A0	0x204C    MOVS	R0, #76
0x56A2	0xF7FCFB7D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 198 :: 		TFT_Set_Reg(0x50, 0x19); //
0x56A6	0x2119    MOVS	R1, #25
0x56A8	0x2050    MOVS	R0, #80
0x56AA	0xF7FCFB79  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 199 :: 		TFT_Set_Reg(0x51, 0x2F); //
0x56AE	0x212F    MOVS	R1, #47
0x56B0	0x2051    MOVS	R0, #81
0x56B2	0xF7FCFB75  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 200 :: 		TFT_Set_Reg(0x52, 0x2C); //
0x56B6	0x212C    MOVS	R1, #44
0x56B8	0x2052    MOVS	R0, #82
0x56BA	0xF7FCFB71  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 201 :: 		TFT_Set_Reg(0x53, 0x3E); //
0x56BE	0x213E    MOVS	R1, #62
0x56C0	0x2053    MOVS	R0, #83
0x56C2	0xF7FCFB6D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 202 :: 		TFT_Set_Reg(0x54, 0x3F); //
0x56C6	0x213F    MOVS	R1, #63
0x56C8	0x2054    MOVS	R0, #84
0x56CA	0xF7FCFB69  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 203 :: 		TFT_Set_Reg(0x55, 0x3F); //
0x56CE	0x213F    MOVS	R1, #63
0x56D0	0x2055    MOVS	R0, #85
0x56D2	0xF7FCFB65  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 204 :: 		TFT_Set_Reg(0x56, 0x2E); //
0x56D6	0x212E    MOVS	R1, #46
0x56D8	0x2056    MOVS	R0, #86
0x56DA	0xF7FCFB61  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 205 :: 		TFT_Set_Reg(0x57, 0x77); //
0x56DE	0x2177    MOVS	R1, #119
0x56E0	0x2057    MOVS	R0, #87
0x56E2	0xF7FCFB5D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 206 :: 		TFT_Set_Reg(0x58, 0x0B); //
0x56E6	0x210B    MOVS	R1, #11
0x56E8	0x2058    MOVS	R0, #88
0x56EA	0xF7FCFB59  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 207 :: 		TFT_Set_Reg(0x59, 0x06); //
0x56EE	0x2106    MOVS	R1, #6
0x56F0	0x2059    MOVS	R0, #89
0x56F2	0xF7FCFB55  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 208 :: 		TFT_Set_Reg(0x5A, 0x07); //
0x56F6	0x2107    MOVS	R1, #7
0x56F8	0x205A    MOVS	R0, #90
0x56FA	0xF7FCFB51  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 209 :: 		TFT_Set_Reg(0x5B, 0x0D); //
0x56FE	0x210D    MOVS	R1, #13
0x5700	0x205B    MOVS	R0, #91
0x5702	0xF7FCFB4D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 210 :: 		TFT_Set_Reg(0x5C, 0x1D); //
0x5706	0x211D    MOVS	R1, #29
0x5708	0x205C    MOVS	R0, #92
0x570A	0xF7FCFB49  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 211 :: 		TFT_Set_Reg(0x5D, 0xCC); //
0x570E	0x21CC    MOVS	R1, #204
0x5710	0x205D    MOVS	R0, #93
0x5712	0xF7FCFB45  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 214 :: 		if (TFT_Disp_Rotation == 90) {
0x5716	0x484C    LDR	R0, [PC, #304]
0x5718	0x7800    LDRB	R0, [R0, #0]
0x571A	0x285A    CMP	R0, #90
0x571C	0xD110    BNE	L___Lib_TFT_Defs_TFT_Reset_Device0
;__Lib_TFT_Defs.c, 215 :: 		TFT_Set_Reg(0x04, 0x00);
0x571E	0x2100    MOVS	R1, #0
0x5720	0x2004    MOVS	R0, #4
0x5722	0xF7FCFB3D  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 216 :: 		TFT_Set_Reg(0x05, 0xEF);
0x5726	0x21EF    MOVS	R1, #239
0x5728	0x2005    MOVS	R0, #5
0x572A	0xF7FCFB39  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 217 :: 		TFT_Set_Reg(0x08, 0x01);
0x572E	0x2101    MOVS	R1, #1
0x5730	0x2008    MOVS	R0, #8
0x5732	0xF7FCFB35  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 218 :: 		TFT_Set_Reg(0x09, 0x3F);
0x5736	0x213F    MOVS	R1, #63
0x5738	0x2009    MOVS	R0, #9
0x573A	0xF7FCFB31  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 219 :: 		} else {
0x573E	0xE00F    B	L___Lib_TFT_Defs_TFT_Reset_Device1
L___Lib_TFT_Defs_TFT_Reset_Device0:
;__Lib_TFT_Defs.c, 220 :: 		TFT_Set_Reg(0x04, 0x01);
0x5740	0x2101    MOVS	R1, #1
0x5742	0x2004    MOVS	R0, #4
0x5744	0xF7FCFB2C  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 221 :: 		TFT_Set_Reg(0x05, 0x3F);
0x5748	0x213F    MOVS	R1, #63
0x574A	0x2005    MOVS	R0, #5
0x574C	0xF7FCFB28  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 222 :: 		TFT_Set_Reg(0x08, 0x00);
0x5750	0x2100    MOVS	R1, #0
0x5752	0x2008    MOVS	R0, #8
0x5754	0xF7FCFB24  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 223 :: 		TFT_Set_Reg(0x09, 0xEF);
0x5758	0x21EF    MOVS	R1, #239
0x575A	0x2009    MOVS	R0, #9
0x575C	0xF7FCFB20  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 224 :: 		}
L___Lib_TFT_Defs_TFT_Reset_Device1:
;__Lib_TFT_Defs.c, 226 :: 		if (TFT_Disp_Rotation == 90) {
0x5760	0x4839    LDR	R0, [PC, #228]
0x5762	0x7800    LDRB	R0, [R0, #0]
0x5764	0x285A    CMP	R0, #90
0x5766	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_Device2
;__Lib_TFT_Defs.c, 227 :: 		if (Is_TFT_Rotated_180())
0x5768	0xF7FCFB72  BL	_Is_TFT_Rotated_180+0
0x576C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_Device3
;__Lib_TFT_Defs.c, 228 :: 		TFT_Set_Reg(0x16, 0xC8); // MY=1, MX=1, MV=0, BGR=1
0x576E	0x21C8    MOVS	R1, #200
0x5770	0x2016    MOVS	R0, #22
0x5772	0xF7FCFB15  BL	_TFT_Set_Reg+0
0x5776	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_Device4
L___Lib_TFT_Defs_TFT_Reset_Device3:
;__Lib_TFT_Defs.c, 230 :: 		TFT_Set_Reg(0x16, 0x08); // MY=0, MX=0, MV=0, BGR=1
0x5778	0x2108    MOVS	R1, #8
0x577A	0x2016    MOVS	R0, #22
0x577C	0xF7FCFB10  BL	_TFT_Set_Reg+0
L___Lib_TFT_Defs_TFT_Reset_Device4:
;__Lib_TFT_Defs.c, 231 :: 		} else {
0x5780	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_Device5
L___Lib_TFT_Defs_TFT_Reset_Device2:
;__Lib_TFT_Defs.c, 232 :: 		if (Is_TFT_Rotated_180())
0x5782	0xF7FCFB65  BL	_Is_TFT_Rotated_180+0
0x5786	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_Device6
;__Lib_TFT_Defs.c, 233 :: 		TFT_Set_Reg(0x16, 0xA8); // MY=0, MX=1, MV=1, BGR=1
0x5788	0x21A8    MOVS	R1, #168
0x578A	0x2016    MOVS	R0, #22
0x578C	0xF7FCFB08  BL	_TFT_Set_Reg+0
0x5790	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_Device7
L___Lib_TFT_Defs_TFT_Reset_Device6:
;__Lib_TFT_Defs.c, 235 :: 		TFT_Set_Reg(0x16, 0x68); // MY=1, MX=0, MV=1, BGR=1
0x5792	0x2168    MOVS	R1, #104
0x5794	0x2016    MOVS	R0, #22
0x5796	0xF7FCFB03  BL	_TFT_Set_Reg+0
L___Lib_TFT_Defs_TFT_Reset_Device7:
;__Lib_TFT_Defs.c, 236 :: 		}
L___Lib_TFT_Defs_TFT_Reset_Device5:
;__Lib_TFT_Defs.c, 239 :: 		TFT_Set_Reg(0x1B, 0x1B); // VRH = 4.65
0x579A	0x211B    MOVS	R1, #27
0x579C	0x201B    MOVS	R0, #27
0x579E	0xF7FCFAFF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 240 :: 		TFT_Set_Reg(0x1A, 0x01); // BT
0x57A2	0x2101    MOVS	R1, #1
0x57A4	0x201A    MOVS	R0, #26
0x57A6	0xF7FCFAFB  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 241 :: 		TFT_Set_Reg(0x24, 0x2F); // VMH
0x57AA	0x212F    MOVS	R1, #47
0x57AC	0x2024    MOVS	R0, #36
0x57AE	0xF7FCFAF7  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 242 :: 		TFT_Set_Reg(0x25, 0x57); // VML
0x57B2	0x2157    MOVS	R1, #87
0x57B4	0x2025    MOVS	R0, #37
0x57B6	0xF7FCFAF3  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 245 :: 		TFT_Set_Reg(0x23, 0x8D); // FLICKER ADJUST
0x57BA	0x218D    MOVS	R1, #141
0x57BC	0x2023    MOVS	R0, #35
0x57BE	0xF7FCFAEF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 248 :: 		TFT_Set_Reg(0x18, 0x36);
0x57C2	0x2136    MOVS	R1, #54
0x57C4	0x2018    MOVS	R0, #24
0x57C6	0xF7FCFAEB  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 249 :: 		TFT_Set_Reg(0x19, 0x01);
0x57CA	0x2101    MOVS	R1, #1
0x57CC	0x2019    MOVS	R0, #25
0x57CE	0xF7FCFAE7  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 250 :: 		TFT_Set_Reg(0x01, 0x00);
0x57D2	0x2100    MOVS	R1, #0
0x57D4	0x2001    MOVS	R0, #1
0x57D6	0xF7FCFAE3  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 251 :: 		TFT_Set_Reg(0x1F, 0x88);
0x57DA	0x2188    MOVS	R1, #136
0x57DC	0x201F    MOVS	R0, #31
0x57DE	0xF7FCFADF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 252 :: 		Delay_5ms();
0x57E2	0xF7FCFB29  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 253 :: 		TFT_Set_Reg(0x1F, 0x80);
0x57E6	0x2180    MOVS	R1, #128
0x57E8	0x201F    MOVS	R0, #31
0x57EA	0xF7FCFAD9  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 254 :: 		Delay_5ms();
0x57EE	0xF7FCFB23  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 255 :: 		TFT_Set_Reg(0x1F, 0x90);
0x57F2	0x2190    MOVS	R1, #144
0x57F4	0x201F    MOVS	R0, #31
0x57F6	0xF7FCFAD3  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 256 :: 		Delay_5ms();
0x57FA	0xF7FCFB1D  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 257 :: 		TFT_Set_Reg(0x1F, 0xD0);
0x57FE	0x21D0    MOVS	R1, #208
0x5800	0x201F    MOVS	R0, #31
0x5802	0xF7FCFACD  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 258 :: 		Delay_5ms();
0x5806	0xF7FCFB17  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 260 :: 		TFT_Set_Reg(0x17, 0x05);
0x580A	0x2105    MOVS	R1, #5
0x580C	0x2017    MOVS	R0, #23
0x580E	0xF7FCFAC7  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 262 :: 		TFT_Set_Reg(0x36, 0x00); // Panel characteristic control register
0x5812	0x2100    MOVS	R1, #0
0x5814	0x2036    MOVS	R0, #54
0x5816	0xF7FCFAC3  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 264 :: 		TFT_Set_Reg(0x28, 0x38);
0x581A	0x2138    MOVS	R1, #56
0x581C	0x2028    MOVS	R0, #40
0x581E	0xF7FCFABF  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 265 :: 		Delay_10ms();
0x5822	0xF7FCFAFD  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 266 :: 		Delay_10ms();
0x5826	0xF7FCFAFB  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 267 :: 		Delay_10ms();
0x582A	0xF7FCFAF9  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 268 :: 		Delay_10ms();
0x582E	0xF7FCFAF7  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 269 :: 		TFT_Set_Reg(0x28, 0x3C);
0x5832	0x213C    MOVS	R1, #60
0x5834	0x2028    MOVS	R0, #40
0x5836	0xF7FCFAB3  BL	_TFT_Set_Reg+0
;__Lib_TFT_Defs.c, 270 :: 		}
L_end_TFT_Reset_Device:
0x583A	0xF8DDE000  LDR	LR, [SP, #0]
0x583E	0xB001    ADD	SP, SP, #4
0x5840	0x4770    BX	LR
0x5842	0xBF00    NOP
0x5844	0x01A04223  	TFT_RST+0
0x5848	0x00062000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
; end of __Lib_TFT_Defs_TFT_Reset_Device
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 86 :: 		static void TFT_Set_Pin_Directions() {
0x2050	0xB081    SUB	SP, SP, #4
0x2052	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 89 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x2056	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 90 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x205A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 91 :: 		MOV   R1, #1
0x205E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 92 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x2062	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 94 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x2066	0x4A25    LDR	R2, [PC, #148]
0x2068	0xB289    UXTH	R1, R1
0x206A	0xF001F8EF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 97 :: 		TFT_RST = 0;
0x206E	0x2100    MOVS	R1, #0
0x2070	0xB249    SXTB	R1, R1
0x2072	0x4823    LDR	R0, [PC, #140]
0x2074	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 101 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x2076	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 102 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x207A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 103 :: 		MOV   R1, #1
0x207E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 104 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x2082	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 106 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x2086	0x4A1D    LDR	R2, [PC, #116]
0x2088	0xB289    UXTH	R1, R1
0x208A	0xF001F8DF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 109 :: 		TFT_RS = 1;
0x208E	0x2101    MOVS	R1, #1
0x2090	0xB249    SXTB	R1, R1
0x2092	0x481C    LDR	R0, [PC, #112]
0x2094	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 113 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x2096	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 114 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x209A	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 115 :: 		MOV   R1, #1
0x209E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 116 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x20A2	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 118 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x20A6	0x4A15    LDR	R2, [PC, #84]
0x20A8	0xB289    UXTH	R1, R1
0x20AA	0xF001F8CF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 121 :: 		TFT_CS = 1;
0x20AE	0x2101    MOVS	R1, #1
0x20B0	0xB249    SXTB	R1, R1
0x20B2	0x4815    LDR	R0, [PC, #84]
0x20B4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 125 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x20B6	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 126 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x20BA	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 127 :: 		MOV   R1, #1
0x20BE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 128 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x20C2	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 130 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x20C6	0x4A0D    LDR	R2, [PC, #52]
0x20C8	0xB289    UXTH	R1, R1
0x20CA	0xF001F8BF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 134 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x20CE	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 135 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x20D2	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 136 :: 		MOV   R1, #1
0x20D6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 137 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x20DA	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 139 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x20DE	0x4A07    LDR	R2, [PC, #28]
0x20E0	0xB289    UXTH	R1, R1
0x20E2	0xF001F8B3  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 141 :: 		TFT_RD = 1;
0x20E6	0x2101    MOVS	R1, #1
0x20E8	0xB249    SXTB	R1, R1
0x20EA	0x4808    LDR	R0, [PC, #32]
0x20EC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 142 :: 		TFT_WR = 1;
0x20EE	0x4808    LDR	R0, [PC, #32]
0x20F0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 143 :: 		}
L_end_TFT_Set_Pin_Directions:
0x20F2	0xF8DDE000  LDR	LR, [SP, #0]
0x20F6	0xB001    ADD	SP, SP, #4
0x20F8	0x4770    BX	LR
0x20FA	0xBF00    NOP
0x20FC	0x00140008  	#524308
0x2100	0x01A04223  	TFT_RST+0
0x2104	0x01B04223  	TFT_RS+0
0x2108	0x01BC4223  	TFT_CS+0
0x210C	0x01A84223  	TFT_RD+0
0x2110	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1DE0	0xF644777F  MOVW	R7, #20351
0x1DE4	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x1DE8	0x1E7F    SUBS	R7, R7, #1
0x1DEA	0xD1FD    BNE	L_Delay_100ms20
0x1DEC	0xBF00    NOP
0x1DEE	0xBF00    NOP
0x1DF0	0xBF00    NOP
0x1DF2	0xBF00    NOP
0x1DF4	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1DF6	0x4770    BX	LR
; end of _Delay_100ms
_TFT_Set_Reg:
;__Lib_TFT_Defs.c, 75 :: 		void TFT_Set_Reg(unsigned short index, unsigned short value) {
; index start address is: 0 (R0)
0x1DA0	0xB082    SUB	SP, SP, #8
0x1DA2	0xF8CDE000  STR	LR, [SP, #0]
0x1DA6	0xF88D1004  STRB	R1, [SP, #4]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 76 :: 		TFT_CS = 0;
0x1DAA	0x2300    MOVS	R3, #0
0x1DAC	0xB25B    SXTB	R3, R3
0x1DAE	0x4A09    LDR	R2, [PC, #36]
0x1DB0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 77 :: 		TFT_Set_Index_Ptr(index);
; index end address is: 0 (R0)
0x1DB2	0x4C09    LDR	R4, [PC, #36]
0x1DB4	0x6824    LDR	R4, [R4, #0]
0x1DB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 78 :: 		TFT_Write_Command_Ptr(value);
0x1DB8	0xF89D0004  LDRB	R0, [SP, #4]
0x1DBC	0x4C07    LDR	R4, [PC, #28]
0x1DBE	0x6824    LDR	R4, [R4, #0]
0x1DC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 79 :: 		TFT_CS = 1;
0x1DC2	0x2301    MOVS	R3, #1
0x1DC4	0xB25B    SXTB	R3, R3
0x1DC6	0x4A03    LDR	R2, [PC, #12]
0x1DC8	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 80 :: 		}
L_end_TFT_Set_Reg:
0x1DCA	0xF8DDE000  LDR	LR, [SP, #0]
0x1DCE	0xB002    ADD	SP, SP, #8
0x1DD0	0x4770    BX	LR
0x1DD2	0xBF00    NOP
0x1DD4	0x01BC4223  	TFT_CS+0
0x1DD8	0x02782000  	_TFT_Set_Index_Ptr+0
0x1DDC	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Reg
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 25 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 26 :: 		return TFT_Rotated_180;
0x1E50	0x4801    LDR	R0, [PC, #4]
0x1E52	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 27 :: 		}
L_end_Is_TFT_Rotated_180:
0x1E54	0x4770    BX	LR
0x1E56	0xBF00    NOP
0x1E58	0x00072000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x1E38	0xF64E275F  MOVW	R7, #59999
0x1E3C	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x1E40	0x1E7F    SUBS	R7, R7, #1
0x1E42	0xD1FD    BNE	L_Delay_5ms16
0x1E44	0xBF00    NOP
0x1E46	0xBF00    NOP
0x1E48	0xBF00    NOP
0x1E4A	0xBF00    NOP
0x1E4C	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x1E4E	0x4770    BX	LR
; end of _Delay_5ms
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x1E20	0xF24D47BF  MOVW	R7, #54463
0x1E24	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x1E28	0x1E7F    SUBS	R7, R7, #1
0x1E2A	0xD1FD    BNE	L_Delay_10ms22
0x1E2C	0xBF00    NOP
0x1E2E	0xBF00    NOP
0x1E30	0xBF00    NOP
0x1E32	0xBF00    NOP
0x1E34	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x1E36	0x4770    BX	LR
; end of _Delay_10ms
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x5C70	0xB084    SUB	SP, SP, #16
0x5C72	0xF8CDE000  STR	LR, [SP, #0]
0x5C76	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x5C7A	0x2200    MOVS	R2, #0
0x5C7C	0xB252    SXTB	R2, R2
0x5C7E	0x491A    LDR	R1, [PC, #104]
0x5C80	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x5C82	0xF7FEFD53  BL	__Lib_TFT_Is_SSD1963_Set+0
0x5C86	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x5C88	0x4918    LDR	R1, [PC, #96]
0x5C8A	0x8809    LDRH	R1, [R1, #0]
0x5C8C	0x1E4C    SUBS	R4, R1, #1
0x5C8E	0x4918    LDR	R1, [PC, #96]
0x5C90	0x8809    LDRH	R1, [R1, #0]
0x5C92	0x1E49    SUBS	R1, R1, #1
0x5C94	0xB2A3    UXTH	R3, R4
0x5C96	0xB28A    UXTH	R2, R1
0x5C98	0x2100    MOVS	R1, #0
0x5C9A	0x2000    MOVS	R0, #0
0x5C9C	0x4C15    LDR	R4, [PC, #84]
0x5C9E	0x6824    LDR	R4, [R4, #0]
0x5CA0	0x47A0    BLX	R4
0x5CA2	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x5CA4	0x2100    MOVS	R1, #0
0x5CA6	0x2000    MOVS	R0, #0
0x5CA8	0x4C13    LDR	R4, [PC, #76]
0x5CAA	0x6824    LDR	R4, [R4, #0]
0x5CAC	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x5CAE	0x4910    LDR	R1, [PC, #64]
0x5CB0	0x880A    LDRH	R2, [R1, #0]
0x5CB2	0x490E    LDR	R1, [PC, #56]
0x5CB4	0x8809    LDRH	R1, [R1, #0]
0x5CB6	0x4351    MULS	R1, R2, R1
0x5CB8	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x5CBA	0x2100    MOVS	R1, #0
0x5CBC	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x5CBE	0x9A02    LDR	R2, [SP, #8]
0x5CC0	0x9901    LDR	R1, [SP, #4]
0x5CC2	0x4291    CMP	R1, R2
0x5CC4	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x5CC6	0xF8BD000C  LDRH	R0, [SP, #12]
0x5CCA	0x4C0C    LDR	R4, [PC, #48]
0x5CCC	0x6824    LDR	R4, [R4, #0]
0x5CCE	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x5CD0	0x9901    LDR	R1, [SP, #4]
0x5CD2	0x1C49    ADDS	R1, R1, #1
0x5CD4	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x5CD6	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x5CD8	0x2201    MOVS	R2, #1
0x5CDA	0xB252    SXTB	R2, R2
0x5CDC	0x4902    LDR	R1, [PC, #8]
0x5CDE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x5CE0	0xF8DDE000  LDR	LR, [SP, #0]
0x5CE4	0xB004    ADD	SP, SP, #16
0x5CE6	0x4770    BX	LR
0x5CE8	0x01BC4223  	TFT_CS+0
0x5CEC	0x02482000  	_TFT_DISP_HEIGHT+0
0x5CF0	0x02422000  	_TFT_DISP_WIDTH+0
0x5CF4	0x02442000  	_TFT_SSD1963_Set_Address_Ptr+0
0x5CF8	0x024C2000  	_TFT_Set_Address_Ptr+0
0x5CFC	0x02502000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2374 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x34C8	0xB083    SUB	SP, SP, #12
0x34CA	0xF8CDE000  STR	LR, [SP, #0]
0x34CE	0xB29E    UXTH	R6, R3
0x34D0	0xB293    UXTH	R3, R2
0x34D2	0xB28A    UXTH	R2, R1
0x34D4	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2379 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x34D6	0x4C49    LDR	R4, [PC, #292]
0x34D8	0x8824    LDRH	R4, [R4, #0]
0x34DA	0xF5B47FF0  CMP	R4, #480
0x34DE	0xD805    BHI	L__TFT_Set_Address_SSD1963II194
0x34E0	0x4C47    LDR	R4, [PC, #284]
0x34E2	0x8824    LDRH	R4, [R4, #0]
0x34E4	0xF5B47FF0  CMP	R4, #480
0x34E8	0xD800    BHI	L__TFT_Set_Address_SSD1963II193
0x34EA	0xE004    B	L_TFT_Set_Address_SSD1963II135
L__TFT_Set_Address_SSD1963II194:
L__TFT_Set_Address_SSD1963II193:
;__Lib_TFT_Defs.c, 2380 :: 		_width = 800;
; _width start address is: 32 (R8)
0x34EC	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2381 :: 		_height = 480;
; _height start address is: 28 (R7)
0x34F0	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2382 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x34F4	0xE003    B	L_TFT_Set_Address_SSD1963II136
L_TFT_Set_Address_SSD1963II135:
;__Lib_TFT_Defs.c, 2384 :: 		_width = 480;
; _width start address is: 32 (R8)
0x34F6	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2385 :: 		_height = 272;
; _height start address is: 28 (R7)
0x34FA	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2386 :: 		}
L_TFT_Set_Address_SSD1963II136:
;__Lib_TFT_Defs.c, 2387 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x34FE	0x4C41    LDR	R4, [PC, #260]
0x3500	0x7824    LDRB	R4, [R4, #0]
0x3502	0x2C5A    CMP	R4, #90
0x3504	0xD11D    BNE	L_TFT_Set_Address_SSD1963II137
;__Lib_TFT_Defs.c, 2388 :: 		if (Is_TFT_Rotated_180()) {
0x3506	0xF7FEFCA3  BL	_Is_TFT_Rotated_180+0
0x350A	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II138
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2389 :: 		s_col = (_width - 1) - y2;
0x350C	0xF1A80501  SUB	R5, R8, #1
0x3510	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x3512	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3514	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2390 :: 		e_col = (_width - 1) - y1;
0x3518	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x351A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2391 :: 		s_page = x1;
0x351E	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2392 :: 		e_page = x2;
0x3522	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2393 :: 		} else {
0x3526	0xE00B    B	L_TFT_Set_Address_SSD1963II139
L_TFT_Set_Address_SSD1963II138:
;__Lib_TFT_Defs.c, 2394 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3528	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2395 :: 		e_col = y2;
0x352C	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2396 :: 		s_page = (_height - 1) - x2;
0x3530	0x1E7D    SUBS	R5, R7, #1
0x3532	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x3534	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3536	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2397 :: 		e_page = (_height - 1) - x1;
0x353A	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x353C	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2398 :: 		}
L_TFT_Set_Address_SSD1963II139:
;__Lib_TFT_Defs.c, 2399 :: 		} else {
0x3540	0xE01C    B	L_TFT_Set_Address_SSD1963II140
L_TFT_Set_Address_SSD1963II137:
;__Lib_TFT_Defs.c, 2400 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3542	0xF7FEFC85  BL	_Is_TFT_Rotated_180+0
0x3546	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II141
;__Lib_TFT_Defs.c, 2401 :: 		s_col = (_width - 1) - x2;
0x3548	0xF1A80501  SUB	R5, R8, #1
0x354C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x354E	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3550	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2402 :: 		e_col = (_width - 1) - x1;
0x3554	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x3556	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2403 :: 		s_page = (_height - 1) - y2;
0x355A	0x1E7D    SUBS	R5, R7, #1
0x355C	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x355E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3560	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2404 :: 		e_page = (_height - 1) - y1;
0x3564	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x3566	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2405 :: 		} else {
0x356A	0xE007    B	L_TFT_Set_Address_SSD1963II142
L_TFT_Set_Address_SSD1963II141:
;__Lib_TFT_Defs.c, 2406 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x356C	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2407 :: 		e_col = x2;
0x3570	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2408 :: 		s_page = y1;
0x3574	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2409 :: 		e_page = y2;
0x3578	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2410 :: 		}
L_TFT_Set_Address_SSD1963II142:
;__Lib_TFT_Defs.c, 2411 :: 		}
L_TFT_Set_Address_SSD1963II140:
;__Lib_TFT_Defs.c, 2412 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x357C	0x202A    MOVS	R0, #42
0x357E	0x4C22    LDR	R4, [PC, #136]
0x3580	0x6824    LDR	R4, [R4, #0]
0x3582	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2413 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x3584	0xF8BD4004  LDRH	R4, [SP, #4]
0x3588	0x0A24    LSRS	R4, R4, #8
0x358A	0xB2E0    UXTB	R0, R4
0x358C	0x4C1F    LDR	R4, [PC, #124]
0x358E	0x6824    LDR	R4, [R4, #0]
0x3590	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2414 :: 		TFT_Write_Command_Ptr(s_col);
0x3592	0xF8BD0004  LDRH	R0, [SP, #4]
0x3596	0x4C1D    LDR	R4, [PC, #116]
0x3598	0x6824    LDR	R4, [R4, #0]
0x359A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2415 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x359C	0xF8BD4006  LDRH	R4, [SP, #6]
0x35A0	0x0A24    LSRS	R4, R4, #8
0x35A2	0xB2E0    UXTB	R0, R4
0x35A4	0x4C19    LDR	R4, [PC, #100]
0x35A6	0x6824    LDR	R4, [R4, #0]
0x35A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2416 :: 		TFT_Write_Command_Ptr(e_col);
0x35AA	0xF8BD0006  LDRH	R0, [SP, #6]
0x35AE	0x4C17    LDR	R4, [PC, #92]
0x35B0	0x6824    LDR	R4, [R4, #0]
0x35B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2418 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x35B4	0x202B    MOVS	R0, #43
0x35B6	0x4C14    LDR	R4, [PC, #80]
0x35B8	0x6824    LDR	R4, [R4, #0]
0x35BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2419 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x35BC	0xF8BD4008  LDRH	R4, [SP, #8]
0x35C0	0x0A24    LSRS	R4, R4, #8
0x35C2	0xB2E0    UXTB	R0, R4
0x35C4	0x4C11    LDR	R4, [PC, #68]
0x35C6	0x6824    LDR	R4, [R4, #0]
0x35C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2420 :: 		TFT_Write_Command_Ptr(s_page);
0x35CA	0xF8BD0008  LDRH	R0, [SP, #8]
0x35CE	0x4C0F    LDR	R4, [PC, #60]
0x35D0	0x6824    LDR	R4, [R4, #0]
0x35D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x35D4	0xF8BD400A  LDRH	R4, [SP, #10]
0x35D8	0x0A24    LSRS	R4, R4, #8
0x35DA	0xB2E0    UXTB	R0, R4
0x35DC	0x4C0B    LDR	R4, [PC, #44]
0x35DE	0x6824    LDR	R4, [R4, #0]
0x35E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr(e_page);
0x35E2	0xF8BD000A  LDRH	R0, [SP, #10]
0x35E6	0x4C09    LDR	R4, [PC, #36]
0x35E8	0x6824    LDR	R4, [R4, #0]
0x35EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Set_Index_Ptr(0x2C);
0x35EC	0x202C    MOVS	R0, #44
0x35EE	0x4C06    LDR	R4, [PC, #24]
0x35F0	0x6824    LDR	R4, [R4, #0]
0x35F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2424 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x35F4	0xF8DDE000  LDR	LR, [SP, #0]
0x35F8	0xB003    ADD	SP, SP, #12
0x35FA	0x4770    BX	LR
0x35FC	0x02422000  	_TFT_DISP_WIDTH+0
0x3600	0x02482000  	_TFT_DISP_HEIGHT+0
0x3604	0x00062000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3608	0x02782000  	_TFT_Set_Index_Ptr+0
0x360C	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 277 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x3440	0xB083    SUB	SP, SP, #12
0x3442	0xF8CDE000  STR	LR, [SP, #0]
0x3446	0xF8AD0004  STRH	R0, [SP, #4]
0x344A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Index_Ptr(0x02);
0x344E	0x2002    MOVS	R0, #2
0x3450	0x4C17    LDR	R4, [PC, #92]
0x3452	0x6824    LDR	R4, [R4, #0]
0x3454	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 279 :: 		TFT_Write_Command_Ptr(x>>8);
0x3456	0xF8BD2004  LDRH	R2, [SP, #4]
0x345A	0x0A14    LSRS	R4, R2, #8
0x345C	0xB2E0    UXTB	R0, R4
0x345E	0x4C15    LDR	R4, [PC, #84]
0x3460	0x6824    LDR	R4, [R4, #0]
0x3462	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Index_Ptr(0x03);
0x3464	0x2003    MOVS	R0, #3
0x3466	0x4C12    LDR	R4, [PC, #72]
0x3468	0x6824    LDR	R4, [R4, #0]
0x346A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 281 :: 		TFT_Write_Command_Ptr(x);
0x346C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3470	0x4C10    LDR	R4, [PC, #64]
0x3472	0x6824    LDR	R4, [R4, #0]
0x3474	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 282 :: 		TFT_Set_Index_Ptr(0x06);
0x3476	0x2006    MOVS	R0, #6
0x3478	0x4C0D    LDR	R4, [PC, #52]
0x347A	0x6824    LDR	R4, [R4, #0]
0x347C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 283 :: 		TFT_Write_Command_Ptr(y>>8);
0x347E	0xF8BD2008  LDRH	R2, [SP, #8]
0x3482	0x0A14    LSRS	R4, R2, #8
0x3484	0xB2E0    UXTB	R0, R4
0x3486	0x4C0B    LDR	R4, [PC, #44]
0x3488	0x6824    LDR	R4, [R4, #0]
0x348A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 284 :: 		TFT_Set_Index_Ptr(0x07);
0x348C	0x2007    MOVS	R0, #7
0x348E	0x4C08    LDR	R4, [PC, #32]
0x3490	0x6824    LDR	R4, [R4, #0]
0x3492	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 285 :: 		TFT_Write_Command_Ptr(y);
0x3494	0xF8BD0008  LDRH	R0, [SP, #8]
0x3498	0x4C06    LDR	R4, [PC, #24]
0x349A	0x6824    LDR	R4, [R4, #0]
0x349C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 286 :: 		TFT_Set_Index_Ptr(0x22);
0x349E	0x2022    MOVS	R0, #34
0x34A0	0x4C03    LDR	R4, [PC, #12]
0x34A2	0x6824    LDR	R4, [R4, #0]
0x34A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 287 :: 		}
L_end_TFT_Set_Address:
0x34A6	0xF8DDE000  LDR	LR, [SP, #0]
0x34AA	0xB003    ADD	SP, SP, #12
0x34AC	0x4770    BX	LR
0x34AE	0xBF00    NOP
0x34B0	0x02782000  	_TFT_Set_Index_Ptr+0
0x34B4	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 386 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x36E0	0xB083    SUB	SP, SP, #12
0x36E2	0xF8CDE000  STR	LR, [SP, #0]
0x36E6	0xF8AD0004  STRH	R0, [SP, #4]
0x36EA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 387 :: 		TFT_Set_Index_Ptr(0x2A);
0x36EE	0x202A    MOVS	R0, #42
0x36F0	0x4C13    LDR	R4, [PC, #76]
0x36F2	0x6824    LDR	R4, [R4, #0]
0x36F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 388 :: 		TFT_Write_Command_Ptr(x>>8);
0x36F6	0xF8BD2004  LDRH	R2, [SP, #4]
0x36FA	0x0A14    LSRS	R4, R2, #8
0x36FC	0xB2E0    UXTB	R0, R4
0x36FE	0x4C11    LDR	R4, [PC, #68]
0x3700	0x6824    LDR	R4, [R4, #0]
0x3702	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 389 :: 		TFT_Write_Command_Ptr(x);
0x3704	0xF8BD0004  LDRH	R0, [SP, #4]
0x3708	0x4C0E    LDR	R4, [PC, #56]
0x370A	0x6824    LDR	R4, [R4, #0]
0x370C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 390 :: 		TFT_Set_Index_Ptr(0x2B);
0x370E	0x202B    MOVS	R0, #43
0x3710	0x4C0B    LDR	R4, [PC, #44]
0x3712	0x6824    LDR	R4, [R4, #0]
0x3714	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 391 :: 		TFT_Write_Command_Ptr(y>>8);
0x3716	0xF8BD2008  LDRH	R2, [SP, #8]
0x371A	0x0A14    LSRS	R4, R2, #8
0x371C	0xB2E0    UXTB	R0, R4
0x371E	0x4C09    LDR	R4, [PC, #36]
0x3720	0x6824    LDR	R4, [R4, #0]
0x3722	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 392 :: 		TFT_Write_Command_Ptr(y);
0x3724	0xF8BD0008  LDRH	R0, [SP, #8]
0x3728	0x4C06    LDR	R4, [PC, #24]
0x372A	0x6824    LDR	R4, [R4, #0]
0x372C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 393 :: 		TFT_Set_Index_Ptr(0x2C);
0x372E	0x202C    MOVS	R0, #44
0x3730	0x4C03    LDR	R4, [PC, #12]
0x3732	0x6824    LDR	R4, [R4, #0]
0x3734	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 394 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x3736	0xF8DDE000  LDR	LR, [SP, #0]
0x373A	0xB003    ADD	SP, SP, #12
0x373C	0x4770    BX	LR
0x373E	0xBF00    NOP
0x3740	0x02782000  	_TFT_Set_Index_Ptr+0
0x3744	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 611 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x3748	0xB083    SUB	SP, SP, #12
0x374A	0xF8CDE000  STR	LR, [SP, #0]
0x374E	0xF8AD0004  STRH	R0, [SP, #4]
0x3752	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 612 :: 		if (TFT_Disp_Rotation == 90) {
0x3756	0x4A2E    LDR	R2, [PC, #184]
0x3758	0x7812    LDRB	R2, [R2, #0]
0x375A	0x2A5A    CMP	R2, #90
0x375C	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 613 :: 		TFT_Set_Index_Ptr(0x02);
0x375E	0x2002    MOVS	R0, #2
0x3760	0x4C2C    LDR	R4, [PC, #176]
0x3762	0x6824    LDR	R4, [R4, #0]
0x3764	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 614 :: 		TFT_Write_Command_Ptr(x>>8);
0x3766	0xF8BD2004  LDRH	R2, [SP, #4]
0x376A	0x0A14    LSRS	R4, R2, #8
0x376C	0xB2E0    UXTB	R0, R4
0x376E	0x4C2A    LDR	R4, [PC, #168]
0x3770	0x6824    LDR	R4, [R4, #0]
0x3772	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 615 :: 		TFT_Set_Index_Ptr(0x03);
0x3774	0x2003    MOVS	R0, #3
0x3776	0x4C27    LDR	R4, [PC, #156]
0x3778	0x6824    LDR	R4, [R4, #0]
0x377A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 616 :: 		TFT_Write_Command_Ptr(x);
0x377C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3780	0x4C25    LDR	R4, [PC, #148]
0x3782	0x6824    LDR	R4, [R4, #0]
0x3784	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 617 :: 		TFT_Set_Index_Ptr(0x06);
0x3786	0x2006    MOVS	R0, #6
0x3788	0x4C22    LDR	R4, [PC, #136]
0x378A	0x6824    LDR	R4, [R4, #0]
0x378C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 618 :: 		TFT_Write_Command_Ptr(y>>8);
0x378E	0xF8BD2008  LDRH	R2, [SP, #8]
0x3792	0x0A14    LSRS	R4, R2, #8
0x3794	0xB2E0    UXTB	R0, R4
0x3796	0x4C20    LDR	R4, [PC, #128]
0x3798	0x6824    LDR	R4, [R4, #0]
0x379A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 619 :: 		TFT_Set_Index_Ptr(0x07);
0x379C	0x2007    MOVS	R0, #7
0x379E	0x4C1D    LDR	R4, [PC, #116]
0x37A0	0x6824    LDR	R4, [R4, #0]
0x37A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 620 :: 		TFT_Write_Command_Ptr(y);
0x37A4	0xF8BD0008  LDRH	R0, [SP, #8]
0x37A8	0x4C1B    LDR	R4, [PC, #108]
0x37AA	0x6824    LDR	R4, [R4, #0]
0x37AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 621 :: 		}
0x37AE	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 623 :: 		TFT_Set_Index_Ptr(0x02);
0x37B0	0x2002    MOVS	R0, #2
0x37B2	0x4C18    LDR	R4, [PC, #96]
0x37B4	0x6824    LDR	R4, [R4, #0]
0x37B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 624 :: 		TFT_Write_Command_Ptr(y>>8);
0x37B8	0xF8BD2008  LDRH	R2, [SP, #8]
0x37BC	0x0A14    LSRS	R4, R2, #8
0x37BE	0xB2E0    UXTB	R0, R4
0x37C0	0x4C15    LDR	R4, [PC, #84]
0x37C2	0x6824    LDR	R4, [R4, #0]
0x37C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 625 :: 		TFT_Set_Index_Ptr(0x03);
0x37C6	0x2003    MOVS	R0, #3
0x37C8	0x4C12    LDR	R4, [PC, #72]
0x37CA	0x6824    LDR	R4, [R4, #0]
0x37CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 626 :: 		TFT_Write_Command_Ptr(y);
0x37CE	0xF8BD0008  LDRH	R0, [SP, #8]
0x37D2	0x4C11    LDR	R4, [PC, #68]
0x37D4	0x6824    LDR	R4, [R4, #0]
0x37D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 627 :: 		TFT_Set_Index_Ptr(0x06);
0x37D8	0x2006    MOVS	R0, #6
0x37DA	0x4C0E    LDR	R4, [PC, #56]
0x37DC	0x6824    LDR	R4, [R4, #0]
0x37DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 628 :: 		TFT_Write_Command_Ptr(x>>8);
0x37E0	0xF8BD2004  LDRH	R2, [SP, #4]
0x37E4	0x0A14    LSRS	R4, R2, #8
0x37E6	0xB2E0    UXTB	R0, R4
0x37E8	0x4C0B    LDR	R4, [PC, #44]
0x37EA	0x6824    LDR	R4, [R4, #0]
0x37EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 629 :: 		TFT_Set_Index_Ptr(0x07);
0x37EE	0x2007    MOVS	R0, #7
0x37F0	0x4C08    LDR	R4, [PC, #32]
0x37F2	0x6824    LDR	R4, [R4, #0]
0x37F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 630 :: 		TFT_Write_Command_Ptr(x);
0x37F6	0xF8BD0004  LDRH	R0, [SP, #4]
0x37FA	0x4C07    LDR	R4, [PC, #28]
0x37FC	0x6824    LDR	R4, [R4, #0]
0x37FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 631 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 632 :: 		TFT_Set_Index_Ptr(0x22);
0x3800	0x2022    MOVS	R0, #34
0x3802	0x4C04    LDR	R4, [PC, #16]
0x3804	0x6824    LDR	R4, [R4, #0]
0x3806	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 633 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x3808	0xF8DDE000  LDR	LR, [SP, #0]
0x380C	0xB003    ADD	SP, SP, #12
0x380E	0x4770    BX	LR
0x3810	0x00062000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3814	0x02782000  	_TFT_Set_Index_Ptr+0
0x3818	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 877 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x3610	0xB083    SUB	SP, SP, #12
0x3612	0xF8CDE000  STR	LR, [SP, #0]
0x3616	0xF8AD0004  STRH	R0, [SP, #4]
0x361A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 878 :: 		TFT_Set_Index_Ptr(0x2A);
0x361E	0x202A    MOVS	R0, #42
0x3620	0x4C13    LDR	R4, [PC, #76]
0x3622	0x6824    LDR	R4, [R4, #0]
0x3624	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 879 :: 		TFT_Write_Command_Ptr(x>>8);
0x3626	0xF8BD2004  LDRH	R2, [SP, #4]
0x362A	0x0A14    LSRS	R4, R2, #8
0x362C	0xB2E0    UXTB	R0, R4
0x362E	0x4C11    LDR	R4, [PC, #68]
0x3630	0x6824    LDR	R4, [R4, #0]
0x3632	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 880 :: 		TFT_Write_Command_Ptr(x);
0x3634	0xF8BD0004  LDRH	R0, [SP, #4]
0x3638	0x4C0E    LDR	R4, [PC, #56]
0x363A	0x6824    LDR	R4, [R4, #0]
0x363C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 881 :: 		TFT_Set_Index_Ptr(0x2B);
0x363E	0x202B    MOVS	R0, #43
0x3640	0x4C0B    LDR	R4, [PC, #44]
0x3642	0x6824    LDR	R4, [R4, #0]
0x3644	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 882 :: 		TFT_Write_Command_Ptr(y>>8);
0x3646	0xF8BD2008  LDRH	R2, [SP, #8]
0x364A	0x0A14    LSRS	R4, R2, #8
0x364C	0xB2E0    UXTB	R0, R4
0x364E	0x4C09    LDR	R4, [PC, #36]
0x3650	0x6824    LDR	R4, [R4, #0]
0x3652	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 883 :: 		TFT_Write_Command_Ptr(y);
0x3654	0xF8BD0008  LDRH	R0, [SP, #8]
0x3658	0x4C06    LDR	R4, [PC, #24]
0x365A	0x6824    LDR	R4, [R4, #0]
0x365C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 884 :: 		TFT_Set_Index_Ptr(0x2C);
0x365E	0x202C    MOVS	R0, #44
0x3660	0x4C03    LDR	R4, [PC, #12]
0x3662	0x6824    LDR	R4, [R4, #0]
0x3664	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 885 :: 		}
L_end_TFT_Set_Address_R61526:
0x3666	0xF8DDE000  LDR	LR, [SP, #0]
0x366A	0xB003    ADD	SP, SP, #12
0x366C	0x4770    BX	LR
0x366E	0xBF00    NOP
0x3670	0x02782000  	_TFT_Set_Index_Ptr+0
0x3674	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1377 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x3678	0xB083    SUB	SP, SP, #12
0x367A	0xF8CDE000  STR	LR, [SP, #0]
0x367E	0xF8AD0004  STRH	R0, [SP, #4]
0x3682	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1378 :: 		TFT_Set_Index_Ptr(0x2A);
0x3686	0x202A    MOVS	R0, #42
0x3688	0x4C13    LDR	R4, [PC, #76]
0x368A	0x6824    LDR	R4, [R4, #0]
0x368C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1379 :: 		TFT_Write_Command_Ptr(x>>8);
0x368E	0xF8BD2004  LDRH	R2, [SP, #4]
0x3692	0x0A14    LSRS	R4, R2, #8
0x3694	0xB2E0    UXTB	R0, R4
0x3696	0x4C11    LDR	R4, [PC, #68]
0x3698	0x6824    LDR	R4, [R4, #0]
0x369A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1380 :: 		TFT_Write_Command_Ptr(x);
0x369C	0xF8BD0004  LDRH	R0, [SP, #4]
0x36A0	0x4C0E    LDR	R4, [PC, #56]
0x36A2	0x6824    LDR	R4, [R4, #0]
0x36A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1381 :: 		TFT_Set_Index_Ptr(0x2B);
0x36A6	0x202B    MOVS	R0, #43
0x36A8	0x4C0B    LDR	R4, [PC, #44]
0x36AA	0x6824    LDR	R4, [R4, #0]
0x36AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1382 :: 		TFT_Write_Command_Ptr(y>>8);
0x36AE	0xF8BD2008  LDRH	R2, [SP, #8]
0x36B2	0x0A14    LSRS	R4, R2, #8
0x36B4	0xB2E0    UXTB	R0, R4
0x36B6	0x4C09    LDR	R4, [PC, #36]
0x36B8	0x6824    LDR	R4, [R4, #0]
0x36BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1383 :: 		TFT_Write_Command_Ptr(y);
0x36BC	0xF8BD0008  LDRH	R0, [SP, #8]
0x36C0	0x4C06    LDR	R4, [PC, #24]
0x36C2	0x6824    LDR	R4, [R4, #0]
0x36C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1384 :: 		TFT_Set_Index_Ptr(0x2C);
0x36C6	0x202C    MOVS	R0, #44
0x36C8	0x4C03    LDR	R4, [PC, #12]
0x36CA	0x6824    LDR	R4, [R4, #0]
0x36CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1385 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x36CE	0xF8DDE000  LDR	LR, [SP, #0]
0x36D2	0xB003    ADD	SP, SP, #12
0x36D4	0x4770    BX	LR
0x36D6	0xBF00    NOP
0x36D8	0x02782000  	_TFT_Set_Index_Ptr+0
0x36DC	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1634 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x30E4	0xB083    SUB	SP, SP, #12
0x30E6	0xF8CDE000  STR	LR, [SP, #0]
0x30EA	0xF8AD0004  STRH	R0, [SP, #4]
0x30EE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1635 :: 		TFT_Set_Index_Ptr(0x2A);
0x30F2	0x202A    MOVS	R0, #42
0x30F4	0x4C13    LDR	R4, [PC, #76]
0x30F6	0x6824    LDR	R4, [R4, #0]
0x30F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1636 :: 		TFT_Write_Command_Ptr(x>>8);
0x30FA	0xF8BD2004  LDRH	R2, [SP, #4]
0x30FE	0x0A14    LSRS	R4, R2, #8
0x3100	0xB2E0    UXTB	R0, R4
0x3102	0x4C11    LDR	R4, [PC, #68]
0x3104	0x6824    LDR	R4, [R4, #0]
0x3106	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1637 :: 		TFT_Write_Command_Ptr(x);
0x3108	0xF8BD0004  LDRH	R0, [SP, #4]
0x310C	0x4C0E    LDR	R4, [PC, #56]
0x310E	0x6824    LDR	R4, [R4, #0]
0x3110	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1638 :: 		TFT_Set_Index_Ptr(0x2B);
0x3112	0x202B    MOVS	R0, #43
0x3114	0x4C0B    LDR	R4, [PC, #44]
0x3116	0x6824    LDR	R4, [R4, #0]
0x3118	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1639 :: 		TFT_Write_Command_Ptr(y>>8);
0x311A	0xF8BD2008  LDRH	R2, [SP, #8]
0x311E	0x0A14    LSRS	R4, R2, #8
0x3120	0xB2E0    UXTB	R0, R4
0x3122	0x4C09    LDR	R4, [PC, #36]
0x3124	0x6824    LDR	R4, [R4, #0]
0x3126	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1640 :: 		TFT_Write_Command_Ptr(y);
0x3128	0xF8BD0008  LDRH	R0, [SP, #8]
0x312C	0x4C06    LDR	R4, [PC, #24]
0x312E	0x6824    LDR	R4, [R4, #0]
0x3130	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1641 :: 		TFT_Set_Index_Ptr(0x2C);
0x3132	0x202C    MOVS	R0, #44
0x3134	0x4C03    LDR	R4, [PC, #12]
0x3136	0x6824    LDR	R4, [R4, #0]
0x3138	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1642 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x313A	0xF8DDE000  LDR	LR, [SP, #0]
0x313E	0xB003    ADD	SP, SP, #12
0x3140	0x4770    BX	LR
0x3142	0xBF00    NOP
0x3144	0x02782000  	_TFT_Set_Index_Ptr+0
0x3148	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2112 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x314C	0xB083    SUB	SP, SP, #12
0x314E	0xF8CDE000  STR	LR, [SP, #0]
0x3152	0xF8AD0004  STRH	R0, [SP, #4]
0x3156	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2113 :: 		TFT_Set_Index_Ptr(0x2A);
0x315A	0x202A    MOVS	R0, #42
0x315C	0x4C13    LDR	R4, [PC, #76]
0x315E	0x6824    LDR	R4, [R4, #0]
0x3160	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Write_Command_Ptr(x>>8);
0x3162	0xF8BD2004  LDRH	R2, [SP, #4]
0x3166	0x0A14    LSRS	R4, R2, #8
0x3168	0xB2E0    UXTB	R0, R4
0x316A	0x4C11    LDR	R4, [PC, #68]
0x316C	0x6824    LDR	R4, [R4, #0]
0x316E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2115 :: 		TFT_Write_Command_Ptr(x);
0x3170	0xF8BD0004  LDRH	R0, [SP, #4]
0x3174	0x4C0E    LDR	R4, [PC, #56]
0x3176	0x6824    LDR	R4, [R4, #0]
0x3178	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2116 :: 		TFT_Set_Index_Ptr(0x2B);
0x317A	0x202B    MOVS	R0, #43
0x317C	0x4C0B    LDR	R4, [PC, #44]
0x317E	0x6824    LDR	R4, [R4, #0]
0x3180	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2117 :: 		TFT_Write_Command_Ptr(y>>8);
0x3182	0xF8BD2008  LDRH	R2, [SP, #8]
0x3186	0x0A14    LSRS	R4, R2, #8
0x3188	0xB2E0    UXTB	R0, R4
0x318A	0x4C09    LDR	R4, [PC, #36]
0x318C	0x6824    LDR	R4, [R4, #0]
0x318E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2118 :: 		TFT_Write_Command_Ptr(y);
0x3190	0xF8BD0008  LDRH	R0, [SP, #8]
0x3194	0x4C06    LDR	R4, [PC, #24]
0x3196	0x6824    LDR	R4, [R4, #0]
0x3198	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2119 :: 		TFT_Set_Index_Ptr(0x2C);
0x319A	0x202C    MOVS	R0, #44
0x319C	0x4C03    LDR	R4, [PC, #12]
0x319E	0x6824    LDR	R4, [R4, #0]
0x31A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2120 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x31A2	0xF8DDE000  LDR	LR, [SP, #0]
0x31A6	0xB003    ADD	SP, SP, #12
0x31A8	0x4770    BX	LR
0x31AA	0xBF00    NOP
0x31AC	0x02782000  	_TFT_Set_Index_Ptr+0
0x31B0	0x027C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x309C	0xB081    SUB	SP, SP, #4
0x309E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x30A2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x30A4	0x4803    LDR	R0, [PC, #12]
0x30A6	0xF7FEFEA7  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x30AA	0xF8DDE000  LDR	LR, [SP, #0]
0x30AE	0xB001    ADD	SP, SP, #4
0x30B0	0x4770    BX	LR
0x30B2	0xBF00    NOP
0x30B4	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x1DF8	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x1DFA	0xF200020C  ADDW	R2, R0, #12
0x1DFE	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x1E00	0xF2000208  ADDW	R2, R0, #8
0x1E04	0x6813    LDR	R3, [R2, #0]
0x1E06	0xF3C30200  UBFX	R2, R3, #0, #1
0x1E0A	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x1E0C	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x1E0E	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x1E12	0x6812    LDR	R2, [R2, #0]
0x1E14	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x1E16	0xB001    ADD	SP, SP, #4
0x1E18	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Write:
;__Lib_SPI_123.c, 103 :: 		
; data_out start address is: 0 (R0)
0x31D0	0xB081    SUB	SP, SP, #4
0x31D2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 104 :: 		
0x31D6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x31D8	0x4803    LDR	R0, [PC, #12]
0x31DA	0xF7FEFE0D  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 105 :: 		
L_end_SPI2_Write:
0x31DE	0xF8DDE000  LDR	LR, [SP, #0]
0x31E2	0xB001    ADD	SP, SP, #4
0x31E4	0x4770    BX	LR
0x31E6	0xBF00    NOP
0x31E8	0x38004000  	SPI2_CR1+0
; end of _SPI2_Write
_SPI3_Write:
;__Lib_SPI_123.c, 129 :: 		
; data_out start address is: 0 (R0)
0x31B4	0xB081    SUB	SP, SP, #4
0x31B6	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 130 :: 		
0x31BA	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x31BC	0x4803    LDR	R0, [PC, #12]
0x31BE	0xF7FEFE1B  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 131 :: 		
L_end_SPI3_Write:
0x31C2	0xF8DDE000  LDR	LR, [SP, #0]
0x31C6	0xB001    ADD	SP, SP, #4
0x31C8	0x4770    BX	LR
0x31CA	0xBF00    NOP
0x31CC	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 295 :: 		void TFT_Write_Data(unsigned int _data) {
0x31EC	0xB083    SUB	SP, SP, #12
0x31EE	0xF8CDE000  STR	LR, [SP, #0]
0x31F2	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 296 :: 		TFT_RS = 1;
0x31F6	0x2201    MOVS	R2, #1
0x31F8	0xB252    SXTB	R2, R2
0x31FA	0x4912    LDR	R1, [PC, #72]
0x31FC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 297 :: 		Write_to_Port(Hi(_data));
0x31FE	0xA901    ADD	R1, SP, #4
0x3200	0x9102    STR	R1, [SP, #8]
0x3202	0x1C49    ADDS	R1, R1, #1
0x3204	0x7809    LDRB	R1, [R1, #0]
0x3206	0xB2C8    UXTB	R0, R1
0x3208	0xF7FDFD6A  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 298 :: 		TFT_Write_Strobe();
0x320C	0x2200    MOVS	R2, #0
0x320E	0xB252    SXTB	R2, R2
0x3210	0x490D    LDR	R1, [PC, #52]
0x3212	0x600A    STR	R2, [R1, #0]
0x3214	0xBF00    NOP
0x3216	0x2201    MOVS	R2, #1
0x3218	0xB252    SXTB	R2, R2
0x321A	0x490B    LDR	R1, [PC, #44]
0x321C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 299 :: 		Write_to_Port(Lo(_data));
0x321E	0x9902    LDR	R1, [SP, #8]
0x3220	0x7809    LDRB	R1, [R1, #0]
0x3222	0xB2C8    UXTB	R0, R1
0x3224	0xF7FDFD5C  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 300 :: 		TFT_Write_Strobe();
0x3228	0x2200    MOVS	R2, #0
0x322A	0xB252    SXTB	R2, R2
0x322C	0x4906    LDR	R1, [PC, #24]
0x322E	0x600A    STR	R2, [R1, #0]
0x3230	0xBF00    NOP
0x3232	0x2201    MOVS	R2, #1
0x3234	0xB252    SXTB	R2, R2
0x3236	0x4904    LDR	R1, [PC, #16]
0x3238	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 301 :: 		}
L_end_TFT_Write_Data:
0x323A	0xF8DDE000  LDR	LR, [SP, #0]
0x323E	0xB003    ADD	SP, SP, #12
0x3240	0x4770    BX	LR
0x3242	0xBF00    NOP
0x3244	0x01B04223  	TFT_RS+0
0x3248	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 309 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 310 :: 		TFT_RS = 1;
0x30B8	0x2201    MOVS	R2, #1
0x30BA	0xB252    SXTB	R2, R2
0x30BC	0x4906    LDR	R1, [PC, #24]
0x30BE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 311 :: 		TFT_DataPort = _data;
0x30C0	0x4906    LDR	R1, [PC, #24]
0x30C2	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 312 :: 		TFT_Write_Strobe();
0x30C4	0x2200    MOVS	R2, #0
0x30C6	0xB252    SXTB	R2, R2
0x30C8	0x4905    LDR	R1, [PC, #20]
0x30CA	0x600A    STR	R2, [R1, #0]
0x30CC	0xBF00    NOP
0x30CE	0x2201    MOVS	R2, #1
0x30D0	0xB252    SXTB	R2, R2
0x30D2	0x4903    LDR	R1, [PC, #12]
0x30D4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 313 :: 		}
L_end_TFT_16bit_Write_Data:
0x30D6	0x4770    BX	LR
0x30D8	0x01B04223  	TFT_RS+0
0x30DC	0x180C4001  	TFT_DataPort+0
0x30E0	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 2909 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x381C	0xB081    SUB	SP, SP, #4
0x381E	0xF8CDE000  STR	LR, [SP, #0]
0x3822	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 2911 :: 		temp = (color>>11);
0x3824	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x3826	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2912 :: 		temp = (temp<<3);
0x3828	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x382A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x382C	0x09E1    LSRS	R1, R4, #7
0x382E	0xB2C9    UXTB	R1, R1
0x3830	0x2901    CMP	R1, #1
0x3832	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data195
;__Lib_TFT_Defs.c, 2914 :: 		temp += 7;
0x3834	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x3836	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2915 :: 		}
0x3838	0xE000    B	L_TFT_SSD1963_8bit_Write_Data171
L__TFT_SSD1963_8bit_Write_Data195:
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x383A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2915 :: 		}
L_TFT_SSD1963_8bit_Write_Data171:
;__Lib_TFT_Defs.c, 2916 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x383C	0xF7FEFA78  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2917 :: 		temp = (color>>5);
0x3840	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x3842	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2918 :: 		temp = (temp<<2);
0x3844	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x3846	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x3848	0x09E1    LSRS	R1, R4, #7
0x384A	0xB2C9    UXTB	R1, R1
0x384C	0x2901    CMP	R1, #1
0x384E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data196
;__Lib_TFT_Defs.c, 2920 :: 		temp += 3;
0x3850	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x3852	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2921 :: 		}
0x3854	0xE000    B	L_TFT_SSD1963_8bit_Write_Data172
L__TFT_SSD1963_8bit_Write_Data196:
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x3856	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2921 :: 		}
L_TFT_SSD1963_8bit_Write_Data172:
;__Lib_TFT_Defs.c, 2922 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x3858	0xF7FEFA6A  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2923 :: 		temp = (color<<3);
0x385C	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x385E	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x3860	0x09D9    LSRS	R1, R3, #7
0x3862	0xB2C9    UXTB	R1, R1
0x3864	0x2901    CMP	R1, #1
0x3866	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data197
;__Lib_TFT_Defs.c, 2925 :: 		temp += 7;
0x3868	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x386A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2926 :: 		}
0x386C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data173
L__TFT_SSD1963_8bit_Write_Data197:
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x386E	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 2926 :: 		}
L_TFT_SSD1963_8bit_Write_Data173:
;__Lib_TFT_Defs.c, 2927 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x3870	0xF7FEFA5E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2928 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x3874	0xF8DDE000  LDR	LR, [SP, #0]
0x3878	0xB001    ADD	SP, SP, #4
0x387A	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x472C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x472E	0x4802    LDR	R0, [PC, #8]
0x4730	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x4732	0xB001    ADD	SP, SP, #4
0x4734	0x4770    BX	LR
0x4736	0xBF00    NOP
0x4738	0x00032000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_pin_reset:
;Reset_Routines.c, 12 :: 		void pin_reset() {
;Reset_Routines.c, 13 :: 		RST = 0;  // activate reset
0x6000	0x2100    MOVS	R1, #0
0x6002	0x480E    LDR	R0, [PC, #56]
0x6004	0x6001    STR	R1, [R0, #0]
;Reset_Routines.c, 14 :: 		Delay_ms(5);
0x6006	0xF64E275F  MOVW	R7, #59999
0x600A	0xF2C00700  MOVT	R7, #0
0x600E	0xBF00    NOP
0x6010	0xBF00    NOP
L_pin_reset0:
0x6012	0x1E7F    SUBS	R7, R7, #1
0x6014	0xD1FD    BNE	L_pin_reset0
0x6016	0xBF00    NOP
0x6018	0xBF00    NOP
0x601A	0xBF00    NOP
;Reset_Routines.c, 15 :: 		RST = 1;  // deactivate reset
0x601C	0x2101    MOVS	R1, #1
0x601E	0xB249    SXTB	R1, R1
0x6020	0x4806    LDR	R0, [PC, #24]
0x6022	0x6001    STR	R1, [R0, #0]
;Reset_Routines.c, 16 :: 		Delay_ms(5);
0x6024	0xF64E275F  MOVW	R7, #59999
0x6028	0xF2C00700  MOVT	R7, #0
0x602C	0xBF00    NOP
0x602E	0xBF00    NOP
L_pin_reset2:
0x6030	0x1E7F    SUBS	R7, R7, #1
0x6032	0xD1FD    BNE	L_pin_reset2
0x6034	0xBF00    NOP
0x6036	0xBF00    NOP
0x6038	0xBF00    NOP
;Reset_Routines.c, 17 :: 		}
L_end_pin_reset:
0x603A	0x4770    BX	LR
0x603C	0x01884222  	RST+0
; end of _pin_reset
_software_reset:
;Reset_Routines.c, 31 :: 		void software_reset() {                // PWR_reset,BB_reset and MAC_reset at once
0x6114	0xB081    SUB	SP, SP, #4
0x6116	0xF8CDE000  STR	LR, [SP, #0]
;Reset_Routines.c, 32 :: 		write_ZIGBEE_short(SOFTRST, 0x07);
0x611A	0x2107    MOVS	R1, #7
0x611C	0xB249    SXTB	R1, R1
0x611E	0x202A    MOVS	R0, #42
0x6120	0xB240    SXTB	R0, R0
0x6122	0xF7FEFB0B  BL	_write_ZIGBEE_short+0
;Reset_Routines.c, 33 :: 		}
L_end_software_reset:
0x6126	0xF8DDE000  LDR	LR, [SP, #0]
0x612A	0xB001    ADD	SP, SP, #4
0x612C	0x4770    BX	LR
; end of _software_reset
_write_ZIGBEE_short:
;ReadWrite_Routines.c, 25 :: 		void write_ZIGBEE_short(short int address, short int data_r) {
; data_r start address is: 4 (R1)
; address start address is: 0 (R0)
0x473C	0xB081    SUB	SP, SP, #4
0x473E	0xF8CDE000  STR	LR, [SP, #0]
0x4742	0xB24C    SXTB	R4, R1
; data_r end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; data_r start address is: 16 (R4)
;ReadWrite_Routines.c, 26 :: 		CS = 0;
0x4744	0x2300    MOVS	R3, #0
0x4746	0x4A0C    LDR	R2, [PC, #48]
0x4748	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 28 :: 		address = ((address << 1) & 0b01111111) | 0x01; // calculating addressing mode
0x474A	0x0042    LSLS	R2, R0, #1
0x474C	0xB212    SXTH	R2, R2
; address end address is: 0 (R0)
0x474E	0xF002027F  AND	R2, R2, #127
0x4752	0xB212    SXTH	R2, R2
0x4754	0xF0420201  ORR	R2, R2, #1
;ReadWrite_Routines.c, 29 :: 		SPI3_Write(address);       // addressing register
0x4758	0xB250    SXTB	R0, R2
0x475A	0xB280    UXTH	R0, R0
0x475C	0xF7FEFD2A  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 30 :: 		SPI3_Write(data_r);        // write data in register
0x4760	0xB260    SXTB	R0, R4
0x4762	0xB280    UXTH	R0, R0
; data_r end address is: 16 (R4)
0x4764	0xF7FEFD26  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 32 :: 		CS = 1;
0x4768	0x2301    MOVS	R3, #1
0x476A	0xB25B    SXTB	R3, R3
0x476C	0x4A02    LDR	R2, [PC, #8]
0x476E	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 33 :: 		}
L_end_write_ZIGBEE_short:
0x4770	0xF8DDE000  LDR	LR, [SP, #0]
0x4774	0xB001    ADD	SP, SP, #4
0x4776	0x4770    BX	LR
0x4778	0x81B44222  	CS+0
; end of _write_ZIGBEE_short
_RF_reset:
;Reset_Routines.c, 35 :: 		void RF_reset() {
0x6098	0xB082    SUB	SP, SP, #8
0x609A	0xF8CDE000  STR	LR, [SP, #0]
;Reset_Routines.c, 36 :: 		short int temp = 0;
;Reset_Routines.c, 37 :: 		temp = read_ZIGBEE_short(RFCTL);
0x609E	0x2036    MOVS	R0, #54
0x60A0	0xB240    SXTB	R0, R0
0x60A2	0xF7FEFAEB  BL	_read_ZIGBEE_short+0
;Reset_Routines.c, 38 :: 		temp = temp | 0x04;                  // mask for RFRST bit
0x60A6	0xF0400004  ORR	R0, R0, #4
; temp start address is: 4 (R1)
0x60AA	0xB241    SXTB	R1, R0
;Reset_Routines.c, 39 :: 		write_ZIGBEE_short(RFCTL, temp);
0x60AC	0xF88D1004  STRB	R1, [SP, #4]
0x60B0	0xB241    SXTB	R1, R0
0x60B2	0x2036    MOVS	R0, #54
0x60B4	0xB240    SXTB	R0, R0
0x60B6	0xF7FEFB41  BL	_write_ZIGBEE_short+0
0x60BA	0xF99D1004  LDRSB	R1, [SP, #4]
;Reset_Routines.c, 40 :: 		temp = temp & (!0x04);               // mask for RFRST bit
0x60BE	0xF0010000  AND	R0, R1, #0
; temp end address is: 4 (R1)
;Reset_Routines.c, 41 :: 		write_ZIGBEE_short(RFCTL, temp);
0x60C2	0xB241    SXTB	R1, R0
0x60C4	0x2036    MOVS	R0, #54
0x60C6	0xB240    SXTB	R0, R0
0x60C8	0xF7FEFB38  BL	_write_ZIGBEE_short+0
;Reset_Routines.c, 42 :: 		Delay_ms(1);
0x60CC	0xF64267DF  MOVW	R7, #11999
0x60D0	0xF2C00700  MOVT	R7, #0
0x60D4	0xBF00    NOP
0x60D6	0xBF00    NOP
L_RF_reset4:
0x60D8	0x1E7F    SUBS	R7, R7, #1
0x60DA	0xD1FD    BNE	L_RF_reset4
0x60DC	0xBF00    NOP
0x60DE	0xBF00    NOP
0x60E0	0xBF00    NOP
;Reset_Routines.c, 43 :: 		}
L_end_RF_reset:
0x60E2	0xF8DDE000  LDR	LR, [SP, #0]
0x60E6	0xB002    ADD	SP, SP, #8
0x60E8	0x4770    BX	LR
; end of _RF_reset
_read_ZIGBEE_short:
;ReadWrite_Routines.c, 36 :: 		short int read_ZIGBEE_short(short int address) {
; address start address is: 0 (R0)
0x467C	0xB081    SUB	SP, SP, #4
0x467E	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;ReadWrite_Routines.c, 37 :: 		short int data_r = 0, dummy_data_r = 0;
; dummy_data_r start address is: 16 (R4)
0x4682	0x2400    MOVS	R4, #0
0x4684	0xB264    SXTB	R4, R4
;ReadWrite_Routines.c, 39 :: 		CS = 0;
0x4686	0x2200    MOVS	R2, #0
0x4688	0x490B    LDR	R1, [PC, #44]
0x468A	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 41 :: 		address = (address << 1) & 0b01111110;      // calculating addressing mode
0x468C	0x0041    LSLS	R1, R0, #1
0x468E	0xB209    SXTH	R1, R1
; address end address is: 0 (R0)
0x4690	0xF001017E  AND	R1, R1, #126
;ReadWrite_Routines.c, 42 :: 		SPI3_Write(address);                        // addressing register
0x4694	0xB248    SXTB	R0, R1
0x4696	0xB280    UXTH	R0, R0
0x4698	0xF7FEFD8C  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 43 :: 		data_r = SPI3_Read(dummy_data_r);           // read data from register
0x469C	0xB260    SXTB	R0, R4
0x469E	0xB280    UXTH	R0, R0
; dummy_data_r end address is: 16 (R4)
0x46A0	0xF7FDFB70  BL	_SPI3_Read+0
;ReadWrite_Routines.c, 44 :: 		CS = 1;
0x46A4	0x2201    MOVS	R2, #1
0x46A6	0xB252    SXTB	R2, R2
0x46A8	0x4903    LDR	R1, [PC, #12]
0x46AA	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 45 :: 		return data_r;
0x46AC	0xB240    SXTB	R0, R0
;ReadWrite_Routines.c, 46 :: 		}
L_end_read_ZIGBEE_short:
0x46AE	0xF8DDE000  LDR	LR, [SP, #0]
0x46B2	0xB001    ADD	SP, SP, #4
0x46B4	0x4770    BX	LR
0x46B6	0xBF00    NOP
0x46B8	0x81B44222  	CS+0
; end of _read_ZIGBEE_short
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x1D84	0xB081    SUB	SP, SP, #4
0x1D86	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x1D8A	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x1D8C	0x4803    LDR	R0, [PC, #12]
0x1D8E	0xF000F833  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x1D92	0xF8DDE000  LDR	LR, [SP, #0]
0x1D96	0xB001    ADD	SP, SP, #4
0x1D98	0x4770    BX	LR
0x1D9A	0xBF00    NOP
0x1D9C	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_set_wake_from_pin:
;Misc_Routines.c, 364 :: 		void set_wake_from_pin() {
0x5F8C	0xB081    SUB	SP, SP, #4
0x5F8E	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 365 :: 		short int temp = 0;
;Misc_Routines.c, 367 :: 		WAKE_ = 0;
0x5F92	0x2100    MOVS	R1, #0
0x5F94	0x480D    LDR	R0, [PC, #52]
0x5F96	0x6001    STR	R1, [R0, #0]
;Misc_Routines.c, 368 :: 		temp = read_ZIGBEE_short(RXFLUSH);
0x5F98	0x200D    MOVS	R0, #13
0x5F9A	0xB240    SXTB	R0, R0
0x5F9C	0xF7FEFB6E  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 369 :: 		temp = temp | 0x60;                     // mask
0x5FA0	0xF0400060  ORR	R0, R0, #96
;Misc_Routines.c, 370 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x5FA4	0xB241    SXTB	R1, R0
0x5FA6	0x200D    MOVS	R0, #13
0x5FA8	0xB240    SXTB	R0, R0
0x5FAA	0xF7FEFBC7  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 372 :: 		temp = read_ZIGBEE_short(WAKECON);
0x5FAE	0x2022    MOVS	R0, #34
0x5FB0	0xB240    SXTB	R0, R0
0x5FB2	0xF7FEFB63  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 373 :: 		temp = temp | 0x80;
0x5FB6	0xF0400080  ORR	R0, R0, #128
;Misc_Routines.c, 374 :: 		write_ZIGBEE_short(WAKECON, temp);
0x5FBA	0xB241    SXTB	R1, R0
0x5FBC	0x2022    MOVS	R0, #34
0x5FBE	0xB240    SXTB	R0, R0
0x5FC0	0xF7FEFBBC  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 375 :: 		}
L_end_set_wake_from_pin:
0x5FC4	0xF8DDE000  LDR	LR, [SP, #0]
0x5FC8	0xB001    ADD	SP, SP, #4
0x5FCA	0x4770    BX	LR
0x5FCC	0x01904221  	WAKE_+0
; end of _set_wake_from_pin
_set_long_address:
;Misc_Routines.c, 348 :: 		void set_long_address(short int * address) {
; i start address is: 12 (R3)
0x5F4C	0xB083    SUB	SP, SP, #12
0x5F4E	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
;Misc_Routines.c, 348 :: 		void set_long_address(short int * address) {
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
;Misc_Routines.c, 348 :: 		void set_long_address(short int * address) {
0x5F52	0x9002    STR	R0, [SP, #8]
; i end address is: 12 (R3)
;Misc_Routines.c, 349 :: 		short int i = 0;
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
; i start address is: 12 (R3)
0x5F54	0x2300    MOVS	R3, #0
0x5F56	0xB25B    SXTB	R3, R3
; i end address is: 12 (R3)
0x5F58	0xB258    SXTB	R0, R3
L_set_long_address41:
; i start address is: 0 (R0)
0x5F5A	0x2808    CMP	R0, #8
0x5F5C	0xDA11    BGE	L_set_long_address42
;Misc_Routines.c, 352 :: 		write_ZIGBEE_short(EADR0 + i, address[i]);   // 0x05 address of EADR0
0x5F5E	0x9902    LDR	R1, [SP, #8]
0x5F60	0x1809    ADDS	R1, R1, R0
0x5F62	0xF9911000  LDRSB	R1, [R1, #0]
0x5F66	0xB24A    SXTB	R2, R1
0x5F68	0x1D41    ADDS	R1, R0, #5
0x5F6A	0xF88D0004  STRB	R0, [SP, #4]
0x5F6E	0xB248    SXTB	R0, R1
0x5F70	0xB251    SXTB	R1, R2
0x5F72	0xF7FEFBE3  BL	_write_ZIGBEE_short+0
0x5F76	0xF99D0004  LDRSB	R0, [SP, #4]
;Misc_Routines.c, 351 :: 		for(i = 0; i < 8; i++) {
0x5F7A	0x1C41    ADDS	R1, R0, #1
; i end address is: 0 (R0)
; i start address is: 12 (R3)
0x5F7C	0xB24B    SXTB	R3, R1
;Misc_Routines.c, 353 :: 		}
0x5F7E	0xB258    SXTB	R0, R3
; i end address is: 12 (R3)
0x5F80	0xE7EB    B	L_set_long_address41
L_set_long_address42:
;Misc_Routines.c, 354 :: 		}
L_end_set_long_address:
0x5F82	0xF8DDE000  LDR	LR, [SP, #0]
0x5F86	0xB003    ADD	SP, SP, #12
0x5F88	0x4770    BX	LR
; end of _set_long_address
_set_short_address:
;Misc_Routines.c, 343 :: 		void set_short_address(short int * address) {
; address start address is: 0 (R0)
0x5FD0	0xB082    SUB	SP, SP, #8
0x5FD2	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;Misc_Routines.c, 344 :: 		write_ZIGBEE_short(SADRL, address[0]);
0x5FD6	0xF9901000  LDRSB	R1, [R0, #0]
0x5FDA	0x9001    STR	R0, [SP, #4]
0x5FDC	0x2003    MOVS	R0, #3
0x5FDE	0xB240    SXTB	R0, R0
0x5FE0	0xF7FEFBAC  BL	_write_ZIGBEE_short+0
0x5FE4	0x9801    LDR	R0, [SP, #4]
;Misc_Routines.c, 345 :: 		write_ZIGBEE_short(SADRH, address[1]);
0x5FE6	0x1C41    ADDS	R1, R0, #1
; address end address is: 0 (R0)
0x5FE8	0xF9911000  LDRSB	R1, [R1, #0]
0x5FEC	0x2004    MOVS	R0, #4
0x5FEE	0xB240    SXTB	R0, R0
0x5FF0	0xF7FEFBA4  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 346 :: 		}
L_end_set_short_address:
0x5FF4	0xF8DDE000  LDR	LR, [SP, #0]
0x5FF8	0xB002    ADD	SP, SP, #8
0x5FFA	0x4770    BX	LR
; end of _set_short_address
_set_PAN_ID:
;Misc_Routines.c, 356 :: 		void set_PAN_ID(short int * address) {
; address start address is: 0 (R0)
0x6130	0xB082    SUB	SP, SP, #8
0x6132	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;Misc_Routines.c, 357 :: 		write_ZIGBEE_short(PANIDL, address[0]);
0x6136	0xF9901000  LDRSB	R1, [R0, #0]
0x613A	0x9001    STR	R0, [SP, #4]
0x613C	0x2001    MOVS	R0, #1
0x613E	0xB240    SXTB	R0, R0
0x6140	0xF7FEFAFC  BL	_write_ZIGBEE_short+0
0x6144	0x9801    LDR	R0, [SP, #4]
;Misc_Routines.c, 358 :: 		write_ZIGBEE_short(PANIDH, address[1]);
0x6146	0x1C41    ADDS	R1, R0, #1
; address end address is: 0 (R0)
0x6148	0xF9911000  LDRSB	R1, [R1, #0]
0x614C	0x2002    MOVS	R0, #2
0x614E	0xB240    SXTB	R0, R0
0x6150	0xF7FEFAF4  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 359 :: 		}
L_end_set_PAN_ID:
0x6154	0xF8DDE000  LDR	LR, [SP, #0]
0x6158	0xB002    ADD	SP, SP, #8
0x615A	0x4770    BX	LR
; end of _set_PAN_ID
_init_ZIGBEE_nonbeacon:
;Misc_Routines.c, 418 :: 		void init_ZIGBEE_nonbeacon() {
0x62D8	0xB081    SUB	SP, SP, #4
0x62DA	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 419 :: 		init_ZIGBEE_basic();
0x62DE	0xF7FEF9ED  BL	_init_ZIGBEE_basic+0
;Misc_Routines.c, 420 :: 		set_CCA_mode(1);     // Set CCA mode to ED and set threshold
0x62E2	0x2001    MOVS	R0, #1
0x62E4	0xB240    SXTB	R0, R0
0x62E6	0xF7FEFAB1  BL	_set_CCA_mode+0
;Misc_Routines.c, 421 :: 		set_RSSI_mode(2);    // RSSI2 mode
0x62EA	0x2002    MOVS	R0, #2
0x62EC	0xB240    SXTB	R0, R0
0x62EE	0xF7FEFA45  BL	_set_RSSI_mode+0
;Misc_Routines.c, 422 :: 		enable_interrupt();  // Enables all interrupts
0x62F2	0xF7FEFA63  BL	_enable_interrupt+0
;Misc_Routines.c, 423 :: 		set_channel(11);     // Channel 11
0x62F6	0x200B    MOVS	R0, #11
0x62F8	0xB240    SXTB	R0, R0
0x62FA	0xF7FEF90D  BL	_set_channel+0
;Misc_Routines.c, 424 :: 		RF_reset();
0x62FE	0xF7FFFECB  BL	_RF_reset+0
;Misc_Routines.c, 425 :: 		}
L_end_init_ZIGBEE_nonbeacon:
0x6302	0xF8DDE000  LDR	LR, [SP, #0]
0x6306	0xB001    ADD	SP, SP, #4
0x6308	0x4770    BX	LR
; end of _init_ZIGBEE_nonbeacon
_init_ZIGBEE_basic:
;Misc_Routines.c, 407 :: 		void init_ZIGBEE_basic() {
0x46BC	0xB081    SUB	SP, SP, #4
0x46BE	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 408 :: 		write_ZIGBEE_short(PACON2, 0x98);   // Initialize FIFOEN = 1 and TXONTS = 0x6
0x46C2	0x2198    MOVS	R1, #152
0x46C4	0xB249    SXTB	R1, R1
0x46C6	0x2018    MOVS	R0, #24
0x46C8	0xB240    SXTB	R0, R0
0x46CA	0xF000F837  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 409 :: 		write_ZIGBEE_short(TXSTBL, 0x95);   // Initialize RFSTBL = 0x9
0x46CE	0x2195    MOVS	R1, #149
0x46D0	0xB249    SXTB	R1, R1
0x46D2	0x202E    MOVS	R0, #46
0x46D4	0xB240    SXTB	R0, R0
0x46D6	0xF000F831  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 410 :: 		write_ZIGBEE_long(RFCON1, 0x01);    // Initialize VCOOPT = 0x01
0x46DA	0x2101    MOVS	R1, #1
0x46DC	0xB249    SXTB	R1, R1
0x46DE	0xF2402001  MOVW	R0, #513
0x46E2	0xB200    SXTH	R0, R0
0x46E4	0xF7FDFBBA  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 411 :: 		enable_PLL();                       // Enable PLL (PLLEN = 1)
0x46E8	0xF7FDFC2E  BL	_enable_PLL+0
;Misc_Routines.c, 412 :: 		write_ZIGBEE_long(RFCON6, 0x90);    // Initialize TXFIL = 1 and 20MRECVR = 1
0x46EC	0x2190    MOVS	R1, #144
0x46EE	0xB249    SXTB	R1, R1
0x46F0	0xF2402006  MOVW	R0, #518
0x46F4	0xB200    SXTH	R0, R0
0x46F6	0xF7FDFBB1  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 413 :: 		write_ZIGBEE_long(RFCON7, 0x80);    // Initialize SLPCLKSEL = 0x2 (100 kHz Internal oscillator)
0x46FA	0x2180    MOVS	R1, #128
0x46FC	0xB249    SXTB	R1, R1
0x46FE	0xF2402007  MOVW	R0, #519
0x4702	0xB200    SXTH	R0, R0
0x4704	0xF7FDFBAA  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 414 :: 		write_ZIGBEE_long(RFCON8, 0x10);    // Initialize RFVCO = 1
0x4708	0x2110    MOVS	R1, #16
0x470A	0xB249    SXTB	R1, R1
0x470C	0xF2402008  MOVW	R0, #520
0x4710	0xB200    SXTH	R0, R0
0x4712	0xF7FDFBA3  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 415 :: 		write_ZIGBEE_long(SLPCON1, 0x21);   // Initialize CLKOUTEN = 1 and SLPCLKDIV = 0x01
0x4716	0x2121    MOVS	R1, #33
0x4718	0xB249    SXTB	R1, R1
0x471A	0xF2402020  MOVW	R0, #544
0x471E	0xB200    SXTH	R0, R0
0x4720	0xF7FDFB9C  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 416 :: 		}
L_end_init_ZIGBEE_basic:
0x4724	0xF8DDE000  LDR	LR, [SP, #0]
0x4728	0xB001    ADD	SP, SP, #4
0x472A	0x4770    BX	LR
; end of _init_ZIGBEE_basic
_write_ZIGBEE_long:
;ReadWrite_Routines.c, 52 :: 		void write_ZIGBEE_long(int address, short int data_r) {
; data_r start address is: 4 (R1)
; address start address is: 0 (R0)
0x1E5C	0xB081    SUB	SP, SP, #4
0x1E5E	0xF8CDE000  STR	LR, [SP, #0]
0x1E62	0xB24C    SXTB	R4, R1
; data_r end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; data_r start address is: 16 (R4)
;ReadWrite_Routines.c, 53 :: 		short int address_high = 0, address_low = 0;
;ReadWrite_Routines.c, 55 :: 		CS = 0;
0x1E64	0x2300    MOVS	R3, #0
0x1E66	0x4A12    LDR	R2, [PC, #72]
0x1E68	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 57 :: 		address_high = (((short int)(address >> 3)) & 0b01111111) | 0x80;  // calculating addressing mode
0x1E6A	0x10C2    ASRS	R2, R0, #3
0x1E6C	0xB252    SXTB	R2, R2
0x1E6E	0xF002027F  AND	R2, R2, #127
0x1E72	0xB252    SXTB	R2, R2
0x1E74	0xF0420380  ORR	R3, R2, #128
;ReadWrite_Routines.c, 58 :: 		address_low  = (((short int)(address << 5)) & 0b11100000) | 0x10;  // calculating addressing mode
0x1E78	0x0142    LSLS	R2, R0, #5
; address end address is: 0 (R0)
0x1E7A	0xB252    SXTB	R2, R2
0x1E7C	0xF00202E0  AND	R2, R2, #224
0x1E80	0xB212    SXTH	R2, R2
0x1E82	0xF0420210  ORR	R2, R2, #16
; address_low start address is: 20 (R5)
0x1E86	0xB255    SXTB	R5, R2
;ReadWrite_Routines.c, 59 :: 		SPI3_Write(address_high);           // addressing register
0x1E88	0xB258    SXTB	R0, R3
0x1E8A	0xB280    UXTH	R0, R0
0x1E8C	0xF001F992  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 60 :: 		SPI3_Write(address_low);            // addressing register
0x1E90	0xB268    SXTB	R0, R5
0x1E92	0xB280    UXTH	R0, R0
; address_low end address is: 20 (R5)
0x1E94	0xF001F98E  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 61 :: 		SPI3_Write(data_r);                 // write data in registerr
0x1E98	0xB260    SXTB	R0, R4
0x1E9A	0xB280    UXTH	R0, R0
; data_r end address is: 16 (R4)
0x1E9C	0xF001F98A  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 63 :: 		CS = 1;
0x1EA0	0x2301    MOVS	R3, #1
0x1EA2	0xB25B    SXTB	R3, R3
0x1EA4	0x4A02    LDR	R2, [PC, #8]
0x1EA6	0x6013    STR	R3, [R2, #0]
;ReadWrite_Routines.c, 64 :: 		}
L_end_write_ZIGBEE_long:
0x1EA8	0xF8DDE000  LDR	LR, [SP, #0]
0x1EAC	0xB001    ADD	SP, SP, #4
0x1EAE	0x4770    BX	LR
0x1EB0	0x81B44222  	CS+0
; end of _write_ZIGBEE_long
_enable_PLL:
;Misc_Routines.c, 385 :: 		void enable_PLL() {
0x1F48	0xB081    SUB	SP, SP, #4
0x1F4A	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 386 :: 		write_ZIGBEE_long(RFCON2, 0x80);       // mask for PLL enable
0x1F4E	0x2180    MOVS	R1, #128
0x1F50	0xB249    SXTB	R1, R1
0x1F52	0xF2402002  MOVW	R0, #514
0x1F56	0xB200    SXTH	R0, R0
0x1F58	0xF7FFFF80  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 387 :: 		}
L_end_enable_PLL:
0x1F5C	0xF8DDE000  LDR	LR, [SP, #0]
0x1F60	0xB001    ADD	SP, SP, #4
0x1F62	0x4770    BX	LR
; end of _enable_PLL
_set_CCA_mode:
;Misc_Routines.c, 76 :: 		void set_CCA_mode(short int CCA_mode) {
; CCA_mode start address is: 0 (R0)
0x484C	0xB081    SUB	SP, SP, #4
0x484E	0xF8CDE000  STR	LR, [SP, #0]
; CCA_mode end address is: 0 (R0)
; CCA_mode start address is: 0 (R0)
;Misc_Routines.c, 77 :: 		short int temp = 0;
;Misc_Routines.c, 78 :: 		switch(CCA_mode) {
0x4852	0xE050    B	L_set_CCA_mode21
; CCA_mode end address is: 0 (R0)
;Misc_Routines.c, 79 :: 		case 1: {                               // ENERGY ABOVE THRESHOLD
L_set_CCA_mode23:
;Misc_Routines.c, 80 :: 		temp = read_ZIGBEE_short(BBREG2);
0x4854	0x203A    MOVS	R0, #58
0x4856	0xB240    SXTB	R0, R0
0x4858	0xF7FFFF10  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 81 :: 		temp = temp | 0x80;                   // 0x80 mask
0x485C	0xF0400180  ORR	R1, R0, #128
;Misc_Routines.c, 82 :: 		temp = temp & 0xDF;                   // 0xDF mask
0x4860	0xB249    SXTB	R1, R1
0x4862	0xF00101DF  AND	R1, R1, #223
;Misc_Routines.c, 83 :: 		write_ZIGBEE_short(BBREG2, temp);
0x4866	0xB249    SXTB	R1, R1
0x4868	0x203A    MOVS	R0, #58
0x486A	0xB240    SXTB	R0, R0
0x486C	0xF7FFFF66  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 84 :: 		write_ZIGBEE_short(CCAEDTH, 0x60);    // Set CCA ED threshold to -69 dBm
0x4870	0x2160    MOVS	R1, #96
0x4872	0xB249    SXTB	R1, R1
0x4874	0x203F    MOVS	R0, #63
0x4876	0xB240    SXTB	R0, R0
0x4878	0xF7FFFF60  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 86 :: 		break;
0x487C	0xE041    B	L_set_CCA_mode22
;Misc_Routines.c, 88 :: 		case 2: {                               // CARRIER SENSE ONLY
L_set_CCA_mode24:
;Misc_Routines.c, 89 :: 		temp = read_ZIGBEE_short(BBREG2);
0x487E	0x203A    MOVS	R0, #58
0x4880	0xB240    SXTB	R0, R0
0x4882	0xF7FFFEFB  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 90 :: 		temp = temp | 0x40;                   // 0x40 mask
0x4886	0xF0400140  ORR	R1, R0, #64
0x488A	0xB249    SXTB	R1, R1
;Misc_Routines.c, 91 :: 		temp = temp & 0x7F;                   // 0x7F mask
0x488C	0xF001017F  AND	R1, R1, #127
;Misc_Routines.c, 92 :: 		write_ZIGBEE_short(BBREG2, temp);
0x4890	0x203A    MOVS	R0, #58
0x4892	0xB240    SXTB	R0, R0
0x4894	0xF7FFFF52  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 94 :: 		temp = read_ZIGBEE_short(BBREG2);     // carrier sense threshold
0x4898	0x203A    MOVS	R0, #58
0x489A	0xB240    SXTB	R0, R0
0x489C	0xF7FFFEEE  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 95 :: 		temp = temp | 0x38;
0x48A0	0xF0400138  ORR	R1, R0, #56
0x48A4	0xB249    SXTB	R1, R1
;Misc_Routines.c, 96 :: 		temp = temp & 0xFB;
0x48A6	0xF00101FB  AND	R1, R1, #251
;Misc_Routines.c, 97 :: 		write_ZIGBEE_short(BBREG2, temp);
0x48AA	0xB249    SXTB	R1, R1
0x48AC	0x203A    MOVS	R0, #58
0x48AE	0xB240    SXTB	R0, R0
0x48B0	0xF7FFFF44  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 99 :: 		break;
0x48B4	0xE025    B	L_set_CCA_mode22
;Misc_Routines.c, 101 :: 		case 3: {                               // CARRIER SENSE AND ENERGY ABOVE THRESHOLD
L_set_CCA_mode25:
;Misc_Routines.c, 102 :: 		temp = read_ZIGBEE_short(BBREG2);
0x48B6	0x203A    MOVS	R0, #58
0x48B8	0xB240    SXTB	R0, R0
0x48BA	0xF7FFFEDF  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 103 :: 		temp = temp | 0xC0;                   // 0xC0 mask
0x48BE	0xF04001C0  ORR	R1, R0, #192
;Misc_Routines.c, 104 :: 		write_ZIGBEE_short(BBREG2, temp);
0x48C2	0xB249    SXTB	R1, R1
0x48C4	0x203A    MOVS	R0, #58
0x48C6	0xB240    SXTB	R0, R0
0x48C8	0xF7FFFF38  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 106 :: 		temp = read_ZIGBEE_short(BBREG2);     // carrier sense threshold
0x48CC	0x203A    MOVS	R0, #58
0x48CE	0xB240    SXTB	R0, R0
0x48D0	0xF7FFFED4  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 107 :: 		temp = temp | 0x38;                   // 0x38 mask
0x48D4	0xF0400138  ORR	R1, R0, #56
0x48D8	0xB249    SXTB	R1, R1
;Misc_Routines.c, 108 :: 		temp = temp & 0xFB;                   // 0xFB mask
0x48DA	0xF00101FB  AND	R1, R1, #251
;Misc_Routines.c, 109 :: 		write_ZIGBEE_short(BBREG2, temp);
0x48DE	0xB249    SXTB	R1, R1
0x48E0	0x203A    MOVS	R0, #58
0x48E2	0xB240    SXTB	R0, R0
0x48E4	0xF7FFFF2A  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 111 :: 		write_ZIGBEE_short(CCAEDTH, 0x60);    // Set CCA ED threshold to -69 dBm
0x48E8	0x2160    MOVS	R1, #96
0x48EA	0xB249    SXTB	R1, R1
0x48EC	0x203F    MOVS	R0, #63
0x48EE	0xB240    SXTB	R0, R0
0x48F0	0xF7FFFF24  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 113 :: 		break;
0x48F4	0xE005    B	L_set_CCA_mode22
;Misc_Routines.c, 114 :: 		}
L_set_CCA_mode21:
; CCA_mode start address is: 0 (R0)
0x48F6	0x2801    CMP	R0, #1
0x48F8	0xD0AC    BEQ	L_set_CCA_mode23
0x48FA	0x2802    CMP	R0, #2
0x48FC	0xD0BF    BEQ	L_set_CCA_mode24
0x48FE	0x2803    CMP	R0, #3
0x4900	0xD0D9    BEQ	L_set_CCA_mode25
; CCA_mode end address is: 0 (R0)
L_set_CCA_mode22:
;Misc_Routines.c, 115 :: 		}
L_end_set_CCA_mode:
0x4902	0xF8DDE000  LDR	LR, [SP, #0]
0x4906	0xB001    ADD	SP, SP, #4
0x4908	0x4770    BX	LR
; end of _set_CCA_mode
_set_RSSI_mode:
;Misc_Routines.c, 120 :: 		void set_RSSI_mode(short int RSSI_mode) {       // 1 for RSSI1, 2 for RSSI2 mode
; RSSI_mode start address is: 0 (R0)
0x477C	0xB081    SUB	SP, SP, #4
0x477E	0xF8CDE000  STR	LR, [SP, #0]
; RSSI_mode end address is: 0 (R0)
; RSSI_mode start address is: 0 (R0)
;Misc_Routines.c, 121 :: 		short int temp = 0;
;Misc_Routines.c, 123 :: 		switch(RSSI_mode) {
0x4782	0xE012    B	L_set_RSSI_mode26
; RSSI_mode end address is: 0 (R0)
;Misc_Routines.c, 124 :: 		case 1: {
L_set_RSSI_mode28:
;Misc_Routines.c, 125 :: 		temp = read_ZIGBEE_short(BBREG6);
0x4784	0x203E    MOVS	R0, #62
0x4786	0xB240    SXTB	R0, R0
0x4788	0xF7FFFF78  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 126 :: 		temp = temp | 0x80;                       // 0x80 mask for RSSI1 mode
0x478C	0xF0400180  ORR	R1, R0, #128
;Misc_Routines.c, 127 :: 		write_ZIGBEE_short(BBREG6, temp);
0x4790	0xB249    SXTB	R1, R1
0x4792	0x203E    MOVS	R0, #62
0x4794	0xB240    SXTB	R0, R0
0x4796	0xF7FFFFD1  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 129 :: 		break;
0x479A	0xE00A    B	L_set_RSSI_mode27
;Misc_Routines.c, 131 :: 		case 2:
L_set_RSSI_mode29:
;Misc_Routines.c, 132 :: 		write_ZIGBEE_short(BBREG6, 0x40);         // 0x40 data for RSSI2 mode
0x479C	0x2140    MOVS	R1, #64
0x479E	0xB249    SXTB	R1, R1
0x47A0	0x203E    MOVS	R0, #62
0x47A2	0xB240    SXTB	R0, R0
0x47A4	0xF7FFFFCA  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 133 :: 		break;
0x47A8	0xE003    B	L_set_RSSI_mode27
;Misc_Routines.c, 134 :: 		}
L_set_RSSI_mode26:
; RSSI_mode start address is: 0 (R0)
0x47AA	0x2801    CMP	R0, #1
0x47AC	0xD0EA    BEQ	L_set_RSSI_mode28
0x47AE	0x2802    CMP	R0, #2
0x47B0	0xD0F4    BEQ	L_set_RSSI_mode29
; RSSI_mode end address is: 0 (R0)
L_set_RSSI_mode27:
;Misc_Routines.c, 135 :: 		}
L_end_set_RSSI_mode:
0x47B2	0xF8DDE000  LDR	LR, [SP, #0]
0x47B6	0xB001    ADD	SP, SP, #4
0x47B8	0x4770    BX	LR
; end of _set_RSSI_mode
_enable_interrupt:
;Misc_Routines.c, 11 :: 		void enable_interrupt() {
0x47BC	0xB081    SUB	SP, SP, #4
0x47BE	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 12 :: 		write_ZIGBEE_short(INTCON_M, 0x00);   //0x00  all INTerrupts are enable
0x47C2	0x2100    MOVS	R1, #0
0x47C4	0xB249    SXTB	R1, R1
0x47C6	0x2032    MOVS	R0, #50
0x47C8	0xB240    SXTB	R0, R0
0x47CA	0xF7FFFFB7  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 13 :: 		}
L_end_enable_interrupt:
0x47CE	0xF8DDE000  LDR	LR, [SP, #0]
0x47D2	0xB001    ADD	SP, SP, #4
0x47D4	0x4770    BX	LR
; end of _enable_interrupt
_set_channel:
;Misc_Routines.c, 18 :: 		void set_channel(short int channel_number) {               // 11-26 possible channels
; channel_number start address is: 0 (R0)
0x4518	0xB081    SUB	SP, SP, #4
0x451A	0xF8CDE000  STR	LR, [SP, #0]
; channel_number end address is: 0 (R0)
; channel_number start address is: 0 (R0)
;Misc_Routines.c, 19 :: 		if((channel_number > 26) || (channel_number < 11)) channel_number = 11;
0x451E	0x281A    CMP	R0, #26
0x4520	0xDC02    BGT	L__set_channel57
0x4522	0x280B    CMP	R0, #11
0x4524	0xDB00    BLT	L__set_channel56
; channel_number end address is: 0 (R0)
0x4526	0xE001    B	L_set_channel2
L__set_channel57:
L__set_channel56:
; channel_number start address is: 0 (R0)
0x4528	0x200B    MOVS	R0, #11
0x452A	0xB240    SXTB	R0, R0
; channel_number end address is: 0 (R0)
L_set_channel2:
;Misc_Routines.c, 20 :: 		switch(channel_number) {
; channel_number start address is: 0 (R0)
0x452C	0xE07F    B	L_set_channel3
; channel_number end address is: 0 (R0)
;Misc_Routines.c, 21 :: 		case 11:
L_set_channel5:
;Misc_Routines.c, 22 :: 		write_ZIGBEE_long(RFCON0, 0x02);  // 0x02 for 11. channel
0x452E	0x2102    MOVS	R1, #2
0x4530	0xB249    SXTB	R1, R1
0x4532	0xF2402000  MOVW	R0, #512
0x4536	0xB200    SXTH	R0, R0
0x4538	0xF7FDFC90  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 23 :: 		break;
0x453C	0xE098    B	L_set_channel4
;Misc_Routines.c, 24 :: 		case 12:
L_set_channel6:
;Misc_Routines.c, 25 :: 		write_ZIGBEE_long(RFCON0, 0x12);  // 0x12 for 12. channel
0x453E	0x2112    MOVS	R1, #18
0x4540	0xB249    SXTB	R1, R1
0x4542	0xF2402000  MOVW	R0, #512
0x4546	0xB200    SXTH	R0, R0
0x4548	0xF7FDFC88  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 26 :: 		break;
0x454C	0xE090    B	L_set_channel4
;Misc_Routines.c, 27 :: 		case 13:
L_set_channel7:
;Misc_Routines.c, 28 :: 		write_ZIGBEE_long(RFCON0, 0x22);  // 0x22 for 13. channel
0x454E	0x2122    MOVS	R1, #34
0x4550	0xB249    SXTB	R1, R1
0x4552	0xF2402000  MOVW	R0, #512
0x4556	0xB200    SXTH	R0, R0
0x4558	0xF7FDFC80  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 29 :: 		break;
0x455C	0xE088    B	L_set_channel4
;Misc_Routines.c, 30 :: 		case 14:
L_set_channel8:
;Misc_Routines.c, 31 :: 		write_ZIGBEE_long(RFCON0, 0x32);  // 0x32 for 14. channel
0x455E	0x2132    MOVS	R1, #50
0x4560	0xB249    SXTB	R1, R1
0x4562	0xF2402000  MOVW	R0, #512
0x4566	0xB200    SXTH	R0, R0
0x4568	0xF7FDFC78  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 32 :: 		break;
0x456C	0xE080    B	L_set_channel4
;Misc_Routines.c, 33 :: 		case 15:
L_set_channel9:
;Misc_Routines.c, 34 :: 		write_ZIGBEE_long(RFCON0, 0x42);  // 0x42 for 15. channel
0x456E	0x2142    MOVS	R1, #66
0x4570	0xB249    SXTB	R1, R1
0x4572	0xF2402000  MOVW	R0, #512
0x4576	0xB200    SXTH	R0, R0
0x4578	0xF7FDFC70  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 35 :: 		break;
0x457C	0xE078    B	L_set_channel4
;Misc_Routines.c, 36 :: 		case 16:
L_set_channel10:
;Misc_Routines.c, 37 :: 		write_ZIGBEE_long(RFCON0, 0x52);  // 0x52 for 16. channel
0x457E	0x2152    MOVS	R1, #82
0x4580	0xB249    SXTB	R1, R1
0x4582	0xF2402000  MOVW	R0, #512
0x4586	0xB200    SXTH	R0, R0
0x4588	0xF7FDFC68  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 38 :: 		break;
0x458C	0xE070    B	L_set_channel4
;Misc_Routines.c, 39 :: 		case 17:
L_set_channel11:
;Misc_Routines.c, 40 :: 		write_ZIGBEE_long(RFCON0, 0x62);  // 0x62 for 17. channel
0x458E	0x2162    MOVS	R1, #98
0x4590	0xB249    SXTB	R1, R1
0x4592	0xF2402000  MOVW	R0, #512
0x4596	0xB200    SXTH	R0, R0
0x4598	0xF7FDFC60  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 41 :: 		break;
0x459C	0xE068    B	L_set_channel4
;Misc_Routines.c, 42 :: 		case 18:
L_set_channel12:
;Misc_Routines.c, 43 :: 		write_ZIGBEE_long(RFCON0, 0x72);  // 0x72 for 18. channel
0x459E	0x2172    MOVS	R1, #114
0x45A0	0xB249    SXTB	R1, R1
0x45A2	0xF2402000  MOVW	R0, #512
0x45A6	0xB200    SXTH	R0, R0
0x45A8	0xF7FDFC58  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 44 :: 		break;
0x45AC	0xE060    B	L_set_channel4
;Misc_Routines.c, 45 :: 		case 19:
L_set_channel13:
;Misc_Routines.c, 46 :: 		write_ZIGBEE_long(RFCON0, 0x82);  // 0x82 for 19. channel
0x45AE	0x2182    MOVS	R1, #130
0x45B0	0xB249    SXTB	R1, R1
0x45B2	0xF2402000  MOVW	R0, #512
0x45B6	0xB200    SXTH	R0, R0
0x45B8	0xF7FDFC50  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 47 :: 		break;
0x45BC	0xE058    B	L_set_channel4
;Misc_Routines.c, 48 :: 		case 20:
L_set_channel14:
;Misc_Routines.c, 49 :: 		write_ZIGBEE_long(RFCON0, 0x92);  // 0x92 for 20. channel
0x45BE	0x2192    MOVS	R1, #146
0x45C0	0xB249    SXTB	R1, R1
0x45C2	0xF2402000  MOVW	R0, #512
0x45C6	0xB200    SXTH	R0, R0
0x45C8	0xF7FDFC48  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 50 :: 		break;
0x45CC	0xE050    B	L_set_channel4
;Misc_Routines.c, 51 :: 		case 21:
L_set_channel15:
;Misc_Routines.c, 52 :: 		write_ZIGBEE_long(RFCON0, 0xA2);  // 0xA2 for 21. channel
0x45CE	0x21A2    MOVS	R1, #162
0x45D0	0xB249    SXTB	R1, R1
0x45D2	0xF2402000  MOVW	R0, #512
0x45D6	0xB200    SXTH	R0, R0
0x45D8	0xF7FDFC40  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 53 :: 		break;
0x45DC	0xE048    B	L_set_channel4
;Misc_Routines.c, 54 :: 		case 22:
L_set_channel16:
;Misc_Routines.c, 55 :: 		write_ZIGBEE_long(RFCON0, 0xB2);  // 0xB2 for 22. channel
0x45DE	0x21B2    MOVS	R1, #178
0x45E0	0xB249    SXTB	R1, R1
0x45E2	0xF2402000  MOVW	R0, #512
0x45E6	0xB200    SXTH	R0, R0
0x45E8	0xF7FDFC38  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 56 :: 		break;
0x45EC	0xE040    B	L_set_channel4
;Misc_Routines.c, 57 :: 		case 23:
L_set_channel17:
;Misc_Routines.c, 58 :: 		write_ZIGBEE_long(RFCON0, 0xC2);  // 0xC2 for 23. channel
0x45EE	0x21C2    MOVS	R1, #194
0x45F0	0xB249    SXTB	R1, R1
0x45F2	0xF2402000  MOVW	R0, #512
0x45F6	0xB200    SXTH	R0, R0
0x45F8	0xF7FDFC30  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 59 :: 		break;
0x45FC	0xE038    B	L_set_channel4
;Misc_Routines.c, 60 :: 		case 24:
L_set_channel18:
;Misc_Routines.c, 61 :: 		write_ZIGBEE_long(RFCON0, 0xD2);  // 0xD2 for 24. channel
0x45FE	0x21D2    MOVS	R1, #210
0x4600	0xB249    SXTB	R1, R1
0x4602	0xF2402000  MOVW	R0, #512
0x4606	0xB200    SXTH	R0, R0
0x4608	0xF7FDFC28  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 62 :: 		break;
0x460C	0xE030    B	L_set_channel4
;Misc_Routines.c, 63 :: 		case 25:
L_set_channel19:
;Misc_Routines.c, 64 :: 		write_ZIGBEE_long(RFCON0, 0xE2);  // 0xE2 for 25. channel
0x460E	0x21E2    MOVS	R1, #226
0x4610	0xB249    SXTB	R1, R1
0x4612	0xF2402000  MOVW	R0, #512
0x4616	0xB200    SXTH	R0, R0
0x4618	0xF7FDFC20  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 65 :: 		break;
0x461C	0xE028    B	L_set_channel4
;Misc_Routines.c, 66 :: 		case 26:
L_set_channel20:
;Misc_Routines.c, 67 :: 		write_ZIGBEE_long(RFCON0, 0xF2);  // 0xF2 for 26. channel
0x461E	0x21F2    MOVS	R1, #242
0x4620	0xB249    SXTB	R1, R1
0x4622	0xF2402000  MOVW	R0, #512
0x4626	0xB200    SXTH	R0, R0
0x4628	0xF7FDFC18  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 68 :: 		break;
0x462C	0xE020    B	L_set_channel4
;Misc_Routines.c, 69 :: 		}
L_set_channel3:
; channel_number start address is: 0 (R0)
0x462E	0x280B    CMP	R0, #11
0x4630	0xF43FAF7D  BEQ	L_set_channel5
0x4634	0x280C    CMP	R0, #12
0x4636	0xD082    BEQ	L_set_channel6
0x4638	0x280D    CMP	R0, #13
0x463A	0xD088    BEQ	L_set_channel7
0x463C	0x280E    CMP	R0, #14
0x463E	0xD08E    BEQ	L_set_channel8
0x4640	0x280F    CMP	R0, #15
0x4642	0xD094    BEQ	L_set_channel9
0x4644	0x2810    CMP	R0, #16
0x4646	0xD09A    BEQ	L_set_channel10
0x4648	0x2811    CMP	R0, #17
0x464A	0xD0A0    BEQ	L_set_channel11
0x464C	0x2812    CMP	R0, #18
0x464E	0xD0A6    BEQ	L_set_channel12
0x4650	0x2813    CMP	R0, #19
0x4652	0xD0AC    BEQ	L_set_channel13
0x4654	0x2814    CMP	R0, #20
0x4656	0xD0B2    BEQ	L_set_channel14
0x4658	0x2815    CMP	R0, #21
0x465A	0xD0B8    BEQ	L_set_channel15
0x465C	0x2816    CMP	R0, #22
0x465E	0xD0BE    BEQ	L_set_channel16
0x4660	0x2817    CMP	R0, #23
0x4662	0xD0C4    BEQ	L_set_channel17
0x4664	0x2818    CMP	R0, #24
0x4666	0xD0CA    BEQ	L_set_channel18
0x4668	0x2819    CMP	R0, #25
0x466A	0xD0D0    BEQ	L_set_channel19
0x466C	0x281A    CMP	R0, #26
0x466E	0xD0D6    BEQ	L_set_channel20
; channel_number end address is: 0 (R0)
L_set_channel4:
;Misc_Routines.c, 70 :: 		RF_reset();
0x4670	0xF001FD12  BL	_RF_reset+0
;Misc_Routines.c, 71 :: 		}
L_end_set_channel:
0x4674	0xF8DDE000  LDR	LR, [SP, #0]
0x4678	0xB001    ADD	SP, SP, #4
0x467A	0x4770    BX	LR
; end of _set_channel
_nonbeacon_PAN_coordinator_device:
;Misc_Routines.c, 140 :: 		void nonbeacon_PAN_coordinator_device() {
0x6290	0xB081    SUB	SP, SP, #4
0x6292	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 141 :: 		short int temp = 0;
;Misc_Routines.c, 143 :: 		temp = read_ZIGBEE_short(RXMCR);
0x6296	0x2000    MOVS	R0, #0
0x6298	0xB240    SXTB	R0, R0
0x629A	0xF7FEF9EF  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 144 :: 		temp = temp | 0x08;                 // 0x08 mask for PAN coordinator
0x629E	0xF0400008  ORR	R0, R0, #8
;Misc_Routines.c, 145 :: 		write_ZIGBEE_short(RXMCR, temp);
0x62A2	0xB241    SXTB	R1, R0
0x62A4	0x2000    MOVS	R0, #0
0x62A6	0xB240    SXTB	R0, R0
0x62A8	0xF7FEFA48  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 147 :: 		temp = read_ZIGBEE_short(TXMCR);
0x62AC	0x2011    MOVS	R0, #17
0x62AE	0xB240    SXTB	R0, R0
0x62B0	0xF7FEF9E4  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 148 :: 		temp = temp & 0xDF;                 // 0xDF mask for CSMA-CA mode
0x62B4	0xF00000DF  AND	R0, R0, #223
;Misc_Routines.c, 149 :: 		write_ZIGBEE_short(TXMCR, temp);
0x62B8	0xB241    SXTB	R1, R0
0x62BA	0x2011    MOVS	R0, #17
0x62BC	0xB240    SXTB	R0, R0
0x62BE	0xF7FEFA3D  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 151 :: 		write_ZIGBEE_short(ORDER, 0xFF);    // BO, SO are 15
0x62C2	0x21FF    MOVS	R1, #255
0x62C4	0xB249    SXTB	R1, R1
0x62C6	0x2010    MOVS	R0, #16
0x62C8	0xB240    SXTB	R0, R0
0x62CA	0xF7FEFA37  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 152 :: 		}
L_end_nonbeacon_PAN_coordinator_device:
0x62CE	0xF8DDE000  LDR	LR, [SP, #0]
0x62D2	0xB001    ADD	SP, SP, #4
0x62D4	0x4770    BX	LR
; end of _nonbeacon_PAN_coordinator_device
_set_TX_power:
;Misc_Routines.c, 396 :: 		void set_TX_power(unsigned short int power) {             // 0-31 possible variants
; power start address is: 0 (R0)
0x615C	0xB081    SUB	SP, SP, #4
0x615E	0xF8CDE000  STR	LR, [SP, #0]
; power end address is: 0 (R0)
; power start address is: 0 (R0)
;Misc_Routines.c, 397 :: 		if((power < 0) || (power > 31))
0x6162	0x2800    CMP	R0, #0
0x6164	0xD302    BCC	L__set_TX_power60
0x6166	0x281F    CMP	R0, #31
0x6168	0xD800    BHI	L__set_TX_power59
; power end address is: 0 (R0)
0x616A	0xE000    B	L_set_TX_power48
L__set_TX_power60:
L__set_TX_power59:
;Misc_Routines.c, 398 :: 		power = 31;
; power start address is: 0 (R0)
0x616C	0x201F    MOVS	R0, #31
; power end address is: 0 (R0)
L_set_TX_power48:
;Misc_Routines.c, 399 :: 		power = 31 - power;                                     // 0 max, 31 min -> 31 max, 0 min
; power start address is: 0 (R0)
0x616E	0xF1C0011F  RSB	R1, R0, #31
; power end address is: 0 (R0)
;Misc_Routines.c, 400 :: 		power = ((power & 0b00011111) << 3) & 0b11111000;       // calculating power
0x6172	0xB2C9    UXTB	R1, R1
0x6174	0xF001011F  AND	R1, R1, #31
0x6178	0xB2C9    UXTB	R1, R1
0x617A	0x00C9    LSLS	R1, R1, #3
0x617C	0xB289    UXTH	R1, R1
0x617E	0xF00101F8  AND	R1, R1, #248
;Misc_Routines.c, 401 :: 		write_ZIGBEE_long(RFCON3, power);
0x6182	0xB249    SXTB	R1, R1
0x6184	0xF2402003  MOVW	R0, #515
0x6188	0xB200    SXTH	R0, R0
0x618A	0xF7FBFE67  BL	_write_ZIGBEE_long+0
;Misc_Routines.c, 402 :: 		}
L_end_set_TX_power:
0x618E	0xF8DDE000  LDR	LR, [SP, #0]
0x6192	0xB001    ADD	SP, SP, #4
0x6194	0x4770    BX	LR
; end of _set_TX_power
_set_frame_format_filter:
;Misc_Routines.c, 292 :: 		void set_frame_format_filter(short int fff_mode) {   // 1 all frames, 2 command only, 3 data only, 4 beacon only
; fff_mode start address is: 0 (R0)
0x6198	0xB081    SUB	SP, SP, #4
0x619A	0xF8CDE000  STR	LR, [SP, #0]
; fff_mode end address is: 0 (R0)
; fff_mode start address is: 0 (R0)
;Misc_Routines.c, 293 :: 		short int temp = 0;
;Misc_Routines.c, 295 :: 		switch(fff_mode) {
0x619E	0xE034    B	L_set_frame_format_filter35
; fff_mode end address is: 0 (R0)
;Misc_Routines.c, 296 :: 		case 1: {
L_set_frame_format_filter37:
;Misc_Routines.c, 297 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // all frames
0x61A0	0x200D    MOVS	R0, #13
0x61A2	0xB240    SXTB	R0, R0
0x61A4	0xF7FEFA6A  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 298 :: 		temp = temp & (!0x0E);                  // mask for all frames
0x61A8	0xF0000100  AND	R1, R0, #0
;Misc_Routines.c, 299 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x61AC	0x200D    MOVS	R0, #13
0x61AE	0xB240    SXTB	R0, R0
0x61B0	0xF7FEFAC4  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 301 :: 		break;
0x61B4	0xE031    B	L_set_frame_format_filter36
;Misc_Routines.c, 303 :: 		case 2: {
L_set_frame_format_filter38:
;Misc_Routines.c, 304 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // command only
0x61B6	0x200D    MOVS	R0, #13
0x61B8	0xB240    SXTB	R0, R0
0x61BA	0xF7FEFA5F  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 305 :: 		temp = temp & (!0x06);                  // mask for command only
0x61BE	0xF0000100  AND	R1, R0, #0
0x61C2	0xB249    SXTB	R1, R1
;Misc_Routines.c, 306 :: 		temp = temp | 0x08;                     // mask for command only
0x61C4	0xF0410108  ORR	R1, R1, #8
;Misc_Routines.c, 307 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x61C8	0x200D    MOVS	R0, #13
0x61CA	0xB240    SXTB	R0, R0
0x61CC	0xF7FEFAB6  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 309 :: 		break;
0x61D0	0xE023    B	L_set_frame_format_filter36
;Misc_Routines.c, 311 :: 		case 3: {
L_set_frame_format_filter39:
;Misc_Routines.c, 312 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // data only
0x61D2	0x200D    MOVS	R0, #13
0x61D4	0xB240    SXTB	R0, R0
0x61D6	0xF7FEFA51  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 313 :: 		temp = temp & (!0x0A);                  // mask for data only
0x61DA	0xF0000100  AND	R1, R0, #0
0x61DE	0xB249    SXTB	R1, R1
;Misc_Routines.c, 314 :: 		temp = temp | 0x04;                     // mask for data only
0x61E0	0xF0410104  ORR	R1, R1, #4
;Misc_Routines.c, 315 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x61E4	0x200D    MOVS	R0, #13
0x61E6	0xB240    SXTB	R0, R0
0x61E8	0xF7FEFAA8  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 317 :: 		break;
0x61EC	0xE015    B	L_set_frame_format_filter36
;Misc_Routines.c, 319 :: 		case 4: {
L_set_frame_format_filter40:
;Misc_Routines.c, 320 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // beacon only
0x61EE	0x200D    MOVS	R0, #13
0x61F0	0xB240    SXTB	R0, R0
0x61F2	0xF7FEFA43  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 321 :: 		temp = temp & (!0x0C);                  // mask for beacon only
0x61F6	0xF0000100  AND	R1, R0, #0
0x61FA	0xB249    SXTB	R1, R1
;Misc_Routines.c, 322 :: 		temp = temp | 0x02;                     // mask for beacon only
0x61FC	0xF0410102  ORR	R1, R1, #2
;Misc_Routines.c, 323 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x6200	0x200D    MOVS	R0, #13
0x6202	0xB240    SXTB	R0, R0
0x6204	0xF7FEFA9A  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 325 :: 		break;
0x6208	0xE007    B	L_set_frame_format_filter36
;Misc_Routines.c, 326 :: 		}
L_set_frame_format_filter35:
; fff_mode start address is: 0 (R0)
0x620A	0x2801    CMP	R0, #1
0x620C	0xD0C8    BEQ	L_set_frame_format_filter37
0x620E	0x2802    CMP	R0, #2
0x6210	0xD0D1    BEQ	L_set_frame_format_filter38
0x6212	0x2803    CMP	R0, #3
0x6214	0xD0DD    BEQ	L_set_frame_format_filter39
0x6216	0x2804    CMP	R0, #4
0x6218	0xD0E9    BEQ	L_set_frame_format_filter40
; fff_mode end address is: 0 (R0)
L_set_frame_format_filter36:
;Misc_Routines.c, 327 :: 		}
L_end_set_frame_format_filter:
0x621A	0xF8DDE000  LDR	LR, [SP, #0]
0x621E	0xB001    ADD	SP, SP, #4
0x6220	0x4770    BX	LR
; end of _set_frame_format_filter
_set_reception_mode:
;Misc_Routines.c, 260 :: 		void set_reception_mode(short int r_mode) { // 1 normal, 2 error, 3 promiscuous mode
; r_mode start address is: 0 (R0)
0x6224	0xB081    SUB	SP, SP, #4
0x6226	0xF8CDE000  STR	LR, [SP, #0]
; r_mode end address is: 0 (R0)
; r_mode start address is: 0 (R0)
;Misc_Routines.c, 261 :: 		short int temp = 0;
;Misc_Routines.c, 263 :: 		switch(r_mode) {
0x622A	0xE026    B	L_set_reception_mode30
; r_mode end address is: 0 (R0)
;Misc_Routines.c, 264 :: 		case 1: {
L_set_reception_mode32:
;Misc_Routines.c, 265 :: 		temp = read_ZIGBEE_short(RXMCR);      // normal mode
0x622C	0x2000    MOVS	R0, #0
0x622E	0xB240    SXTB	R0, R0
0x6230	0xF7FEFA24  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 266 :: 		temp = temp & (!0x03);                // mask for normal mode
0x6234	0xF0000100  AND	R1, R0, #0
;Misc_Routines.c, 267 :: 		write_ZIGBEE_short(RXMCR, temp);
0x6238	0x2000    MOVS	R0, #0
0x623A	0xB240    SXTB	R0, R0
0x623C	0xF7FEFA7E  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 269 :: 		break;
0x6240	0xE021    B	L_set_reception_mode31
;Misc_Routines.c, 271 :: 		case 2: {
L_set_reception_mode33:
;Misc_Routines.c, 272 :: 		temp = read_ZIGBEE_short(RXMCR);      // error mode
0x6242	0x2000    MOVS	R0, #0
0x6244	0xB240    SXTB	R0, R0
0x6246	0xF7FEFA19  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 273 :: 		temp = temp & (!0x01);                // mask for error mode
0x624A	0xF0000100  AND	R1, R0, #0
0x624E	0xB249    SXTB	R1, R1
;Misc_Routines.c, 274 :: 		temp = temp | 0x02;                   // mask for error mode
0x6250	0xF0410102  ORR	R1, R1, #2
;Misc_Routines.c, 275 :: 		write_ZIGBEE_short(RXMCR, temp);
0x6254	0x2000    MOVS	R0, #0
0x6256	0xB240    SXTB	R0, R0
0x6258	0xF7FEFA70  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 277 :: 		break;
0x625C	0xE013    B	L_set_reception_mode31
;Misc_Routines.c, 279 :: 		case 3: {
L_set_reception_mode34:
;Misc_Routines.c, 280 :: 		temp = read_ZIGBEE_short(RXMCR);      // promiscuous mode
0x625E	0x2000    MOVS	R0, #0
0x6260	0xB240    SXTB	R0, R0
0x6262	0xF7FEFA0B  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 281 :: 		temp = temp & (!0x02);                // mask for promiscuous mode
0x6266	0xF0000100  AND	R1, R0, #0
0x626A	0xB249    SXTB	R1, R1
;Misc_Routines.c, 282 :: 		temp = temp | 0x01;                   // mask for promiscuous mode
0x626C	0xF0410101  ORR	R1, R1, #1
;Misc_Routines.c, 283 :: 		write_ZIGBEE_short(RXMCR, temp);
0x6270	0x2000    MOVS	R0, #0
0x6272	0xB240    SXTB	R0, R0
0x6274	0xF7FEFA62  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 285 :: 		break;
0x6278	0xE005    B	L_set_reception_mode31
;Misc_Routines.c, 286 :: 		}
L_set_reception_mode30:
; r_mode start address is: 0 (R0)
0x627A	0x2801    CMP	R0, #1
0x627C	0xD0D6    BEQ	L_set_reception_mode32
0x627E	0x2802    CMP	R0, #2
0x6280	0xD0DF    BEQ	L_set_reception_mode33
0x6282	0x2803    CMP	R0, #3
0x6284	0xD0EB    BEQ	L_set_reception_mode34
; r_mode end address is: 0 (R0)
L_set_reception_mode31:
;Misc_Routines.c, 287 :: 		}
L_end_set_reception_mode:
0x6286	0xF8DDE000  LDR	LR, [SP, #0]
0x628A	0xB001    ADD	SP, SP, #4
0x628C	0x4770    BX	LR
; end of _set_reception_mode
_pin_wake:
;Misc_Routines.c, 377 :: 		void pin_wake() {
;Misc_Routines.c, 378 :: 		WAKE_ = 1;
0x5F28	0x2101    MOVS	R1, #1
0x5F2A	0xB249    SXTB	R1, R1
0x5F2C	0x4806    LDR	R0, [PC, #24]
0x5F2E	0x6001    STR	R1, [R0, #0]
;Misc_Routines.c, 379 :: 		Delay_ms(5);
0x5F30	0xF64E275F  MOVW	R7, #59999
0x5F34	0xF2C00700  MOVT	R7, #0
L_pin_wake44:
0x5F38	0x1E7F    SUBS	R7, R7, #1
0x5F3A	0xD1FD    BNE	L_pin_wake44
0x5F3C	0xBF00    NOP
0x5F3E	0xBF00    NOP
0x5F40	0xBF00    NOP
0x5F42	0xBF00    NOP
0x5F44	0xBF00    NOP
;Misc_Routines.c, 380 :: 		}
L_end_pin_wake:
0x5F46	0x4770    BX	LR
0x5F48	0x01904221  	WAKE_+0
; end of _pin_wake
_DrawFrame:
;Kominikator.c, 79 :: 		void DrawFrame() {
0x663C	0xB081    SUB	SP, SP, #4
0x663E	0xF8CDE000  STR	LR, [SP, #0]
;Kominikator.c, 80 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x6642	0x21F0    MOVS	R1, #240
0x6644	0xF2401040  MOVW	R0, #320
0x6648	0xF7FFF9A2  BL	_TFT_Init_ILI9341_8bit+0
;Kominikator.c, 81 :: 		TFT_Fill_Screen(CL_WHITE);
0x664C	0xF64F70FF  MOVW	R0, #65535
0x6650	0xF7FFFB0E  BL	_TFT_Fill_Screen+0
;Kominikator.c, 83 :: 		TFT_Set_Font(&TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x6654	0x2200    MOVS	R2, #0
0x6656	0xF2400100  MOVW	R1, #0
0x665A	0x4814    LDR	R0, [PC, #80]
0x665C	0xF7FFF8F6  BL	_TFT_Set_Font+0
;Kominikator.c, 84 :: 		ByteToStr(DATA_RX[0], &txt);         // Convert third byte to string
0x6660	0x4813    LDR	R0, [PC, #76]
0x6662	0xF9900000  LDRSB	R0, [R0, #0]
0x6666	0x4913    LDR	R1, [PC, #76]
0x6668	0xF7FFF926  BL	_ByteToStr+0
;Kominikator.c, 86 :: 		TFT_Write_Text(txt, 195, 80);       // Display string on TFT
0x666C	0x2250    MOVS	R2, #80
0x666E	0x21C3    MOVS	R1, #195
0x6670	0x4810    LDR	R0, [PC, #64]
0x6672	0xF7FFF949  BL	_TFT_Write_Text+0
;Kominikator.c, 88 :: 		ByteToStr(DATA_RX[1], &txt);
0x6676	0x4810    LDR	R0, [PC, #64]
0x6678	0xF9900000  LDRSB	R0, [R0, #0]
0x667C	0x490D    LDR	R1, [PC, #52]
0x667E	0xF7FFF91B  BL	_ByteToStr+0
;Kominikator.c, 89 :: 		TFT_Write_Text(txt, 195, 90);
0x6682	0x225A    MOVS	R2, #90
0x6684	0x21C3    MOVS	R1, #195
0x6686	0x480B    LDR	R0, [PC, #44]
0x6688	0xF7FFF93E  BL	_TFT_Write_Text+0
;Kominikator.c, 91 :: 		ByteToStr(DATA_RX[2], &txt);
0x668C	0x480B    LDR	R0, [PC, #44]
0x668E	0xF9900000  LDRSB	R0, [R0, #0]
0x6692	0x4908    LDR	R1, [PC, #32]
0x6694	0xF7FFF910  BL	_ByteToStr+0
;Kominikator.c, 92 :: 		TFT_Write_Text(txt, 195, 100);
0x6698	0x2264    MOVS	R2, #100
0x669A	0x21C3    MOVS	R1, #195
0x669C	0x4805    LDR	R0, [PC, #20]
0x669E	0xF7FFF933  BL	_TFT_Write_Text+0
;Kominikator.c, 94 :: 		}
L_end_DrawFrame:
0x66A2	0xF8DDE000  LDR	LR, [SP, #0]
0x66A6	0xB001    ADD	SP, SP, #4
0x66A8	0x4770    BX	LR
0x66AA	0xBF00    NOP
0x66AC	0x6ABC0000  	_TFT_defaultFont+0
0x66B0	0x01722000  	_DATA_RX+0
0x66B4	0x01752000  	_txt+0
0x66B8	0x01732000  	_DATA_RX+1
0x66BC	0x01742000  	_DATA_RX+2
; end of _DrawFrame
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2046 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x5990	0xB081    SUB	SP, SP, #4
0x5992	0xF8CDE000  STR	LR, [SP, #0]
0x5996	0xB28C    UXTH	R4, R1
0x5998	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2047 :: 		__controller = _8BIT_CONTROLLER;
0x599A	0xF24003FF  MOVW	R3, #255
0x599E	0x4A1F    LDR	R2, [PC, #124]
0x59A0	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2048 :: 		if (Is_TFT_Set() != 1) {
0x59A2	0xF7FFFD0F  BL	_Is_TFT_Set+0
0x59A6	0x2801    CMP	R0, #1
0x59A8	0xD008    BEQ	L_TFT_Init_ILI9341_8bit109
;__Lib_TFT_Defs.c, 2049 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x59AA	0x4B1D    LDR	R3, [PC, #116]
0x59AC	0x4A1D    LDR	R2, [PC, #116]
0x59AE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2050 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x59B0	0x4B1D    LDR	R3, [PC, #116]
0x59B2	0x4A1E    LDR	R2, [PC, #120]
0x59B4	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2051 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x59B6	0x4B1E    LDR	R3, [PC, #120]
0x59B8	0x4A1E    LDR	R2, [PC, #120]
0x59BA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2052 :: 		}
L_TFT_Init_ILI9341_8bit109:
;__Lib_TFT_Defs.c, 2054 :: 		TFT_DISP_WIDTH = display_width;
0x59BC	0x4A1E    LDR	R2, [PC, #120]
0x59BE	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2055 :: 		TFT_DISP_HEIGHT = display_height;
0x59C0	0x4A1E    LDR	R2, [PC, #120]
0x59C2	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2056 :: 		if (display_width >= display_height)
0x59C4	0x42A1    CMP	R1, R4
0x59C6	0xD303    BCC	L_TFT_Init_ILI9341_8bit110
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2057 :: 		TFT_Disp_Rotation = 0;
0x59C8	0x2300    MOVS	R3, #0
0x59CA	0x4A1D    LDR	R2, [PC, #116]
0x59CC	0x7013    STRB	R3, [R2, #0]
0x59CE	0xE002    B	L_TFT_Init_ILI9341_8bit111
L_TFT_Init_ILI9341_8bit110:
;__Lib_TFT_Defs.c, 2059 :: 		TFT_Disp_Rotation = 90;
0x59D0	0x235A    MOVS	R3, #90
0x59D2	0x4A1B    LDR	R2, [PC, #108]
0x59D4	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit111:
;__Lib_TFT_Defs.c, 2061 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x59D6	0x2101    MOVS	R1, #1
0x59D8	0xF2400000  MOVW	R0, #0
0x59DC	0xF7FFFCFA  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2062 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x59E0	0x2300    MOVS	R3, #0
0x59E2	0x2200    MOVS	R2, #0
0x59E4	0xB408    PUSH	(R3)
0x59E6	0xB404    PUSH	(R2)
0x59E8	0x2300    MOVS	R3, #0
0x59EA	0x2200    MOVS	R2, #0
0x59EC	0x2100    MOVS	R1, #0
0x59EE	0x2000    MOVS	R0, #0
0x59F0	0xF7FFFDAC  BL	_TFT_Set_Brush+0
0x59F4	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2064 :: 		TFT_Move_Cursor(0, 0);
0x59F6	0x2100    MOVS	R1, #0
0x59F8	0x2000    MOVS	R0, #0
0x59FA	0xF7FFFD97  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2065 :: 		ExternalFontSet = 0;
0x59FE	0x2300    MOVS	R3, #0
0x5A00	0x4A10    LDR	R2, [PC, #64]
0x5A02	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2066 :: 		TFT_Set_DataPort_Direction();
0x5A04	0xF7FFFCF2  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2068 :: 		TFT_Reset_ILI9341();
0x5A08	0xF7FEF858  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2069 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x5A0C	0x4B0E    LDR	R3, [PC, #56]
0x5A0E	0x4A0F    LDR	R2, [PC, #60]
0x5A10	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2070 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x5A12	0xF8DDE000  LDR	LR, [SP, #0]
0x5A16	0xB001    ADD	SP, SP, #4
0x5A18	0x4770    BX	LR
0x5A1A	0xBF00    NOP
0x5A1C	0x00042000  	__Lib_TFT_Defs___controller+0
0x5A20	0x15250000  	_TFT_Set_Index+0
0x5A24	0x02782000  	_TFT_Set_Index_Ptr+0
0x5A28	0x17290000  	_TFT_Write_Command+0
0x5A2C	0x027C2000  	_TFT_Write_Command_Ptr+0
0x5A30	0x31ED0000  	_TFT_Write_Data+0
0x5A34	0x02502000  	_TFT_Write_Data_Ptr+0
0x5A38	0x02422000  	_TFT_DISP_WIDTH+0
0x5A3C	0x02482000  	_TFT_DISP_HEIGHT+0
0x5A40	0x00062000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x5A44	0x02702000  	_ExternalFontSet+0
0x5A48	0x30E50000  	_TFT_Set_Address_ILI9342+0
0x5A4C	0x024C2000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init_ILI9341_8bit
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 1828 :: 		static void TFT_Reset_ILI9341(){
0x3ABC	0xB081    SUB	SP, SP, #4
0x3ABE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1829 :: 		TFT_Set_Pin_Directions();
0x3AC2	0xF7FEFAC5  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1831 :: 		Delay_100ms();
0x3AC6	0xF7FEF98B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1832 :: 		TFT_RST = 1;
0x3ACA	0x2101    MOVS	R1, #1
0x3ACC	0xB249    SXTB	R1, R1
0x3ACE	0x4895    LDR	R0, [PC, #596]
0x3AD0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1833 :: 		Delay_100ms();
0x3AD2	0xF7FEF985  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1834 :: 		Delay_100ms();
0x3AD6	0xF7FEF983  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1836 :: 		TFT_CS = 0;
0x3ADA	0x2100    MOVS	R1, #0
0x3ADC	0xB249    SXTB	R1, R1
0x3ADE	0x4892    LDR	R0, [PC, #584]
0x3AE0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1837 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x3AE2	0x2001    MOVS	R0, #1
0x3AE4	0x4C91    LDR	R4, [PC, #580]
0x3AE6	0x6824    LDR	R4, [R4, #0]
0x3AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1838 :: 		Delay_5ms();
0x3AEA	0xF7FEF9A5  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 1839 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x3AEE	0x2028    MOVS	R0, #40
0x3AF0	0x4C8E    LDR	R4, [PC, #568]
0x3AF2	0x6824    LDR	R4, [R4, #0]
0x3AF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1841 :: 		TFT_Set_Index_Ptr(0xcf);
0x3AF6	0x20CF    MOVS	R0, #207
0x3AF8	0x4C8C    LDR	R4, [PC, #560]
0x3AFA	0x6824    LDR	R4, [R4, #0]
0x3AFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1842 :: 		TFT_Write_Command_Ptr(0x00);
0x3AFE	0x2000    MOVS	R0, #0
0x3B00	0x4C8B    LDR	R4, [PC, #556]
0x3B02	0x6824    LDR	R4, [R4, #0]
0x3B04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1843 :: 		TFT_Write_Command_Ptr(0x83);
0x3B06	0x2083    MOVS	R0, #131
0x3B08	0x4C89    LDR	R4, [PC, #548]
0x3B0A	0x6824    LDR	R4, [R4, #0]
0x3B0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1844 :: 		TFT_Write_Command_Ptr(0x30);
0x3B0E	0x2030    MOVS	R0, #48
0x3B10	0x4C87    LDR	R4, [PC, #540]
0x3B12	0x6824    LDR	R4, [R4, #0]
0x3B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1846 :: 		TFT_Set_Index_Ptr(0xed);
0x3B16	0x20ED    MOVS	R0, #237
0x3B18	0x4C84    LDR	R4, [PC, #528]
0x3B1A	0x6824    LDR	R4, [R4, #0]
0x3B1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1847 :: 		TFT_Write_Command_Ptr(0x64);
0x3B1E	0x2064    MOVS	R0, #100
0x3B20	0x4C83    LDR	R4, [PC, #524]
0x3B22	0x6824    LDR	R4, [R4, #0]
0x3B24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1848 :: 		TFT_Write_Command_Ptr(0x03);
0x3B26	0x2003    MOVS	R0, #3
0x3B28	0x4C81    LDR	R4, [PC, #516]
0x3B2A	0x6824    LDR	R4, [R4, #0]
0x3B2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1849 :: 		TFT_Write_Command_Ptr(0x12);
0x3B2E	0x2012    MOVS	R0, #18
0x3B30	0x4C7F    LDR	R4, [PC, #508]
0x3B32	0x6824    LDR	R4, [R4, #0]
0x3B34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1850 :: 		TFT_Write_Command_Ptr(0x81);
0x3B36	0x2081    MOVS	R0, #129
0x3B38	0x4C7D    LDR	R4, [PC, #500]
0x3B3A	0x6824    LDR	R4, [R4, #0]
0x3B3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1852 :: 		TFT_Set_Index_Ptr(0xe8);
0x3B3E	0x20E8    MOVS	R0, #232
0x3B40	0x4C7A    LDR	R4, [PC, #488]
0x3B42	0x6824    LDR	R4, [R4, #0]
0x3B44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1853 :: 		TFT_Write_Command_Ptr(0x85);
0x3B46	0x2085    MOVS	R0, #133
0x3B48	0x4C79    LDR	R4, [PC, #484]
0x3B4A	0x6824    LDR	R4, [R4, #0]
0x3B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1854 :: 		TFT_Write_Command_Ptr(0x01);
0x3B4E	0x2001    MOVS	R0, #1
0x3B50	0x4C77    LDR	R4, [PC, #476]
0x3B52	0x6824    LDR	R4, [R4, #0]
0x3B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1855 :: 		TFT_Write_Command_Ptr(0x79);
0x3B56	0x2079    MOVS	R0, #121
0x3B58	0x4C75    LDR	R4, [PC, #468]
0x3B5A	0x6824    LDR	R4, [R4, #0]
0x3B5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1857 :: 		TFT_Set_Index_Ptr(0xcb);
0x3B5E	0x20CB    MOVS	R0, #203
0x3B60	0x4C72    LDR	R4, [PC, #456]
0x3B62	0x6824    LDR	R4, [R4, #0]
0x3B64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1858 :: 		TFT_Write_Command_Ptr(0x39);
0x3B66	0x2039    MOVS	R0, #57
0x3B68	0x4C71    LDR	R4, [PC, #452]
0x3B6A	0x6824    LDR	R4, [R4, #0]
0x3B6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1859 :: 		TFT_Write_Command_Ptr(0x2c);
0x3B6E	0x202C    MOVS	R0, #44
0x3B70	0x4C6F    LDR	R4, [PC, #444]
0x3B72	0x6824    LDR	R4, [R4, #0]
0x3B74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1860 :: 		TFT_Write_Command_Ptr(0x00);
0x3B76	0x2000    MOVS	R0, #0
0x3B78	0x4C6D    LDR	R4, [PC, #436]
0x3B7A	0x6824    LDR	R4, [R4, #0]
0x3B7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1861 :: 		TFT_Write_Command_Ptr(0x34);
0x3B7E	0x2034    MOVS	R0, #52
0x3B80	0x4C6B    LDR	R4, [PC, #428]
0x3B82	0x6824    LDR	R4, [R4, #0]
0x3B84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1862 :: 		TFT_Write_Command_Ptr(0x02);
0x3B86	0x2002    MOVS	R0, #2
0x3B88	0x4C69    LDR	R4, [PC, #420]
0x3B8A	0x6824    LDR	R4, [R4, #0]
0x3B8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1864 :: 		TFT_Set_Index_Ptr(0xf7);
0x3B8E	0x20F7    MOVS	R0, #247
0x3B90	0x4C66    LDR	R4, [PC, #408]
0x3B92	0x6824    LDR	R4, [R4, #0]
0x3B94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1865 :: 		TFT_Write_Command_Ptr(0x20);
0x3B96	0x2020    MOVS	R0, #32
0x3B98	0x4C65    LDR	R4, [PC, #404]
0x3B9A	0x6824    LDR	R4, [R4, #0]
0x3B9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1867 :: 		TFT_Set_Index_Ptr(0xea);
0x3B9E	0x20EA    MOVS	R0, #234
0x3BA0	0x4C62    LDR	R4, [PC, #392]
0x3BA2	0x6824    LDR	R4, [R4, #0]
0x3BA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1868 :: 		TFT_Write_Command_Ptr(0x00);
0x3BA6	0x2000    MOVS	R0, #0
0x3BA8	0x4C61    LDR	R4, [PC, #388]
0x3BAA	0x6824    LDR	R4, [R4, #0]
0x3BAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1869 :: 		TFT_Write_Command_Ptr(0x00);
0x3BAE	0x2000    MOVS	R0, #0
0x3BB0	0x4C5F    LDR	R4, [PC, #380]
0x3BB2	0x6824    LDR	R4, [R4, #0]
0x3BB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1871 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x3BB6	0x20C0    MOVS	R0, #192
0x3BB8	0x4C5C    LDR	R4, [PC, #368]
0x3BBA	0x6824    LDR	R4, [R4, #0]
0x3BBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Write_Command_Ptr(0x26);
0x3BBE	0x2026    MOVS	R0, #38
0x3BC0	0x4C5B    LDR	R4, [PC, #364]
0x3BC2	0x6824    LDR	R4, [R4, #0]
0x3BC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1874 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x3BC6	0x20C1    MOVS	R0, #193
0x3BC8	0x4C58    LDR	R4, [PC, #352]
0x3BCA	0x6824    LDR	R4, [R4, #0]
0x3BCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1875 :: 		TFT_Write_Command_Ptr(0x11);
0x3BCE	0x2011    MOVS	R0, #17
0x3BD0	0x4C57    LDR	R4, [PC, #348]
0x3BD2	0x6824    LDR	R4, [R4, #0]
0x3BD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x3BD6	0x20C5    MOVS	R0, #197
0x3BD8	0x4C54    LDR	R4, [PC, #336]
0x3BDA	0x6824    LDR	R4, [R4, #0]
0x3BDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1878 :: 		TFT_Write_Command_Ptr(0x35);
0x3BDE	0x2035    MOVS	R0, #53
0x3BE0	0x4C53    LDR	R4, [PC, #332]
0x3BE2	0x6824    LDR	R4, [R4, #0]
0x3BE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Write_Command_Ptr(0x3e);
0x3BE6	0x203E    MOVS	R0, #62
0x3BE8	0x4C51    LDR	R4, [PC, #324]
0x3BEA	0x6824    LDR	R4, [R4, #0]
0x3BEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1881 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x3BEE	0x20C7    MOVS	R0, #199
0x3BF0	0x4C4E    LDR	R4, [PC, #312]
0x3BF2	0x6824    LDR	R4, [R4, #0]
0x3BF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Write_Command_Ptr(0xbe);
0x3BF6	0x20BE    MOVS	R0, #190
0x3BF8	0x4C4D    LDR	R4, [PC, #308]
0x3BFA	0x6824    LDR	R4, [R4, #0]
0x3BFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x3BFE	0x2036    MOVS	R0, #54
0x3C00	0x4C4A    LDR	R4, [PC, #296]
0x3C02	0x6824    LDR	R4, [R4, #0]
0x3C04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		if (TFT_Disp_Rotation == 90)
0x3C06	0x484B    LDR	R0, [PC, #300]
0x3C08	0x7800    LDRB	R0, [R0, #0]
0x3C0A	0x285A    CMP	R0, #90
0x3C0C	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI934197
;__Lib_TFT_Defs.c, 1886 :: 		if (Is_TFT_Rotated_180())
0x3C0E	0xF7FEF91F  BL	_Is_TFT_Rotated_180+0
0x3C12	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI934198
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr (0x88);
0x3C14	0x2088    MOVS	R0, #136
0x3C16	0x4C46    LDR	R4, [PC, #280]
0x3C18	0x6824    LDR	R4, [R4, #0]
0x3C1A	0x47A0    BLX	R4
0x3C1C	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI934199
L___Lib_TFT_Defs_TFT_Reset_ILI934198:
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Write_Command_Ptr (0x48);
0x3C1E	0x2048    MOVS	R0, #72
0x3C20	0x4C43    LDR	R4, [PC, #268]
0x3C22	0x6824    LDR	R4, [R4, #0]
0x3C24	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI934199:
0x3C26	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341100
L___Lib_TFT_Defs_TFT_Reset_ILI934197:
;__Lib_TFT_Defs.c, 1891 :: 		if (Is_TFT_Rotated_180())
0x3C28	0xF7FEF912  BL	_Is_TFT_Rotated_180+0
0x3C2C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341101
;__Lib_TFT_Defs.c, 1892 :: 		TFT_Write_Command_Ptr (0xE8);
0x3C2E	0x20E8    MOVS	R0, #232
0x3C30	0x4C3F    LDR	R4, [PC, #252]
0x3C32	0x6824    LDR	R4, [R4, #0]
0x3C34	0x47A0    BLX	R4
0x3C36	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341102
L___Lib_TFT_Defs_TFT_Reset_ILI9341101:
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr (0x28);
0x3C38	0x2028    MOVS	R0, #40
0x3C3A	0x4C3D    LDR	R4, [PC, #244]
0x3C3C	0x6824    LDR	R4, [R4, #0]
0x3C3E	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341102:
L___Lib_TFT_Defs_TFT_Reset_ILI9341100:
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x3C40	0x203A    MOVS	R0, #58
0x3C42	0x4C3A    LDR	R4, [PC, #232]
0x3C44	0x6824    LDR	R4, [R4, #0]
0x3C46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x3C48	0x2055    MOVS	R0, #85
0x3C4A	0x4C39    LDR	R4, [PC, #228]
0x3C4C	0x6824    LDR	R4, [R4, #0]
0x3C4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x3C50	0x20B1    MOVS	R0, #177
0x3C52	0x4C36    LDR	R4, [PC, #216]
0x3C54	0x6824    LDR	R4, [R4, #0]
0x3C56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x00);
0x3C58	0x2000    MOVS	R0, #0
0x3C5A	0x4C35    LDR	R4, [PC, #212]
0x3C5C	0x6824    LDR	R4, [R4, #0]
0x3C5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1901 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x3C60	0x201B    MOVS	R0, #27
0x3C62	0x4C33    LDR	R4, [PC, #204]
0x3C64	0x6824    LDR	R4, [R4, #0]
0x3C66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1904 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x3C68	0x20F2    MOVS	R0, #242
0x3C6A	0x4C30    LDR	R4, [PC, #192]
0x3C6C	0x6824    LDR	R4, [R4, #0]
0x3C6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Write_Command_Ptr(0x08);
0x3C70	0x2008    MOVS	R0, #8
0x3C72	0x4C2F    LDR	R4, [PC, #188]
0x3C74	0x6824    LDR	R4, [R4, #0]
0x3C76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1907 :: 		TFT_Set_Index_Ptr(0x26);
0x3C78	0x2026    MOVS	R0, #38
0x3C7A	0x4C2C    LDR	R4, [PC, #176]
0x3C7C	0x6824    LDR	R4, [R4, #0]
0x3C7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x3C80	0x2001    MOVS	R0, #1
0x3C82	0x4C2B    LDR	R4, [PC, #172]
0x3C84	0x6824    LDR	R4, [R4, #0]
0x3C86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1910 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x3C88	0x20E0    MOVS	R0, #224
0x3C8A	0x4C28    LDR	R4, [PC, #160]
0x3C8C	0x6824    LDR	R4, [R4, #0]
0x3C8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Write_Command_Ptr(0x1f);
0x3C90	0x201F    MOVS	R0, #31
0x3C92	0x4C27    LDR	R4, [PC, #156]
0x3C94	0x6824    LDR	R4, [R4, #0]
0x3C96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0x1a);
0x3C98	0x201A    MOVS	R0, #26
0x3C9A	0x4C25    LDR	R4, [PC, #148]
0x3C9C	0x6824    LDR	R4, [R4, #0]
0x3C9E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0x18);
0x3CA0	0x2018    MOVS	R0, #24
0x3CA2	0x4C23    LDR	R4, [PC, #140]
0x3CA4	0x6824    LDR	R4, [R4, #0]
0x3CA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1914 :: 		TFT_Write_Command_Ptr(0x0a);
0x3CA8	0x200A    MOVS	R0, #10
0x3CAA	0x4C21    LDR	R4, [PC, #132]
0x3CAC	0x6824    LDR	R4, [R4, #0]
0x3CAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Write_Command_Ptr(0x0f);
0x3CB0	0x200F    MOVS	R0, #15
0x3CB2	0x4C1F    LDR	R4, [PC, #124]
0x3CB4	0x6824    LDR	R4, [R4, #0]
0x3CB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0x06);
0x3CB8	0x2006    MOVS	R0, #6
0x3CBA	0x4C1D    LDR	R4, [PC, #116]
0x3CBC	0x6824    LDR	R4, [R4, #0]
0x3CBE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x45);
0x3CC0	0x2045    MOVS	R0, #69
0x3CC2	0x4C1B    LDR	R4, [PC, #108]
0x3CC4	0x6824    LDR	R4, [R4, #0]
0x3CC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x87);
0x3CC8	0x2087    MOVS	R0, #135
0x3CCA	0x4C19    LDR	R4, [PC, #100]
0x3CCC	0x6824    LDR	R4, [R4, #0]
0x3CCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x32);
0x3CD0	0x2032    MOVS	R0, #50
0x3CD2	0x4C17    LDR	R4, [PC, #92]
0x3CD4	0x6824    LDR	R4, [R4, #0]
0x3CD6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x0a);
0x3CD8	0x200A    MOVS	R0, #10
0x3CDA	0x4C15    LDR	R4, [PC, #84]
0x3CDC	0x6824    LDR	R4, [R4, #0]
0x3CDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x07);
0x3CE0	0x2007    MOVS	R0, #7
0x3CE2	0x4C13    LDR	R4, [PC, #76]
0x3CE4	0x6824    LDR	R4, [R4, #0]
0x3CE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x02);
0x3CE8	0x2002    MOVS	R0, #2
0x3CEA	0x4C11    LDR	R4, [PC, #68]
0x3CEC	0x6824    LDR	R4, [R4, #0]
0x3CEE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x07);
0x3CF0	0x2007    MOVS	R0, #7
0x3CF2	0x4C0F    LDR	R4, [PC, #60]
0x3CF4	0x6824    LDR	R4, [R4, #0]
0x3CF6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x05);
0x3CF8	0x2005    MOVS	R0, #5
0x3CFA	0x4C0D    LDR	R4, [PC, #52]
0x3CFC	0x6824    LDR	R4, [R4, #0]
0x3CFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x00);
0x3D00	0x2000    MOVS	R0, #0
0x3D02	0x4C0B    LDR	R4, [PC, #44]
0x3D04	0x6824    LDR	R4, [R4, #0]
0x3D06	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x3D08	0x20E1    MOVS	R0, #225
0x3D0A	0x4C08    LDR	R4, [PC, #32]
0x3D0C	0x6824    LDR	R4, [R4, #0]
0x3D0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x00);
0x3D10	0x2000    MOVS	R0, #0
0x3D12	0x4C07    LDR	R4, [PC, #28]
0x3D14	0x6824    LDR	R4, [R4, #0]
0x3D16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x25);
0x3D18	0x2025    MOVS	R0, #37
0x3D1A	0x4C05    LDR	R4, [PC, #20]
0x3D1C	0x6824    LDR	R4, [R4, #0]
0x3D1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1930 :: 		TFT_Write_Command_Ptr(0x27);
0x3D20	0x2027    MOVS	R0, #39
0x3D22	0xE009    B	#18
0x3D24	0x01A04223  	TFT_RST+0
0x3D28	0x01BC4223  	TFT_CS+0
0x3D2C	0x02782000  	_TFT_Set_Index_Ptr+0
0x3D30	0x027C2000  	_TFT_Write_Command_Ptr+0
0x3D34	0x00062000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3D38	0x4C4F    LDR	R4, [PC, #316]
0x3D3A	0x6824    LDR	R4, [R4, #0]
0x3D3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Write_Command_Ptr(0x05);
0x3D3E	0x2005    MOVS	R0, #5
0x3D40	0x4C4D    LDR	R4, [PC, #308]
0x3D42	0x6824    LDR	R4, [R4, #0]
0x3D44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0x10);
0x3D46	0x2010    MOVS	R0, #16
0x3D48	0x4C4B    LDR	R4, [PC, #300]
0x3D4A	0x6824    LDR	R4, [R4, #0]
0x3D4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x09);
0x3D4E	0x2009    MOVS	R0, #9
0x3D50	0x4C49    LDR	R4, [PC, #292]
0x3D52	0x6824    LDR	R4, [R4, #0]
0x3D54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x3a);
0x3D56	0x203A    MOVS	R0, #58
0x3D58	0x4C47    LDR	R4, [PC, #284]
0x3D5A	0x6824    LDR	R4, [R4, #0]
0x3D5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x78);
0x3D5E	0x2078    MOVS	R0, #120
0x3D60	0x4C45    LDR	R4, [PC, #276]
0x3D62	0x6824    LDR	R4, [R4, #0]
0x3D64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x4d);
0x3D66	0x204D    MOVS	R0, #77
0x3D68	0x4C43    LDR	R4, [PC, #268]
0x3D6A	0x6824    LDR	R4, [R4, #0]
0x3D6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x05);
0x3D6E	0x2005    MOVS	R0, #5
0x3D70	0x4C41    LDR	R4, [PC, #260]
0x3D72	0x6824    LDR	R4, [R4, #0]
0x3D74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x18);
0x3D76	0x2018    MOVS	R0, #24
0x3D78	0x4C3F    LDR	R4, [PC, #252]
0x3D7A	0x6824    LDR	R4, [R4, #0]
0x3D7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x0d);
0x3D7E	0x200D    MOVS	R0, #13
0x3D80	0x4C3D    LDR	R4, [PC, #244]
0x3D82	0x6824    LDR	R4, [R4, #0]
0x3D84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x38);
0x3D86	0x2038    MOVS	R0, #56
0x3D88	0x4C3B    LDR	R4, [PC, #236]
0x3D8A	0x6824    LDR	R4, [R4, #0]
0x3D8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x3a);
0x3D8E	0x203A    MOVS	R0, #58
0x3D90	0x4C39    LDR	R4, [PC, #228]
0x3D92	0x6824    LDR	R4, [R4, #0]
0x3D94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x1f);
0x3D96	0x201F    MOVS	R0, #31
0x3D98	0x4C37    LDR	R4, [PC, #220]
0x3D9A	0x6824    LDR	R4, [R4, #0]
0x3D9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1946 :: 		TFT_Set_Index_Ptr(0x2A);
0x3D9E	0x202A    MOVS	R0, #42
0x3DA0	0x4C36    LDR	R4, [PC, #216]
0x3DA2	0x6824    LDR	R4, [R4, #0]
0x3DA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Write_Command_Ptr(0);
0x3DA6	0x2000    MOVS	R0, #0
0x3DA8	0x4C33    LDR	R4, [PC, #204]
0x3DAA	0x6824    LDR	R4, [R4, #0]
0x3DAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1948 :: 		TFT_Write_Command_Ptr(0);
0x3DAE	0x2000    MOVS	R0, #0
0x3DB0	0x4C31    LDR	R4, [PC, #196]
0x3DB2	0x6824    LDR	R4, [R4, #0]
0x3DB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x3DB6	0x4832    LDR	R0, [PC, #200]
0x3DB8	0x8800    LDRH	R0, [R0, #0]
0x3DBA	0x1E40    SUBS	R0, R0, #1
0x3DBC	0xB280    UXTH	R0, R0
0x3DBE	0x0A04    LSRS	R4, R0, #8
0x3DC0	0xB2E0    UXTB	R0, R4
0x3DC2	0x4C2D    LDR	R4, [PC, #180]
0x3DC4	0x6824    LDR	R4, [R4, #0]
0x3DC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x3DC8	0x482D    LDR	R0, [PC, #180]
0x3DCA	0x8800    LDRH	R0, [R0, #0]
0x3DCC	0x1E44    SUBS	R4, R0, #1
0x3DCE	0xB2E0    UXTB	R0, R4
0x3DD0	0x4C29    LDR	R4, [PC, #164]
0x3DD2	0x6824    LDR	R4, [R4, #0]
0x3DD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Set_Index_Ptr(0x2B);
0x3DD6	0x202B    MOVS	R0, #43
0x3DD8	0x4C28    LDR	R4, [PC, #160]
0x3DDA	0x6824    LDR	R4, [R4, #0]
0x3DDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(0);
0x3DDE	0x2000    MOVS	R0, #0
0x3DE0	0x4C25    LDR	R4, [PC, #148]
0x3DE2	0x6824    LDR	R4, [R4, #0]
0x3DE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Write_Command_Ptr(0);
0x3DE6	0x2000    MOVS	R0, #0
0x3DE8	0x4C23    LDR	R4, [PC, #140]
0x3DEA	0x6824    LDR	R4, [R4, #0]
0x3DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x3DEE	0x4825    LDR	R0, [PC, #148]
0x3DF0	0x8800    LDRH	R0, [R0, #0]
0x3DF2	0x1E40    SUBS	R0, R0, #1
0x3DF4	0xB280    UXTH	R0, R0
0x3DF6	0x0A04    LSRS	R4, R0, #8
0x3DF8	0xB2E0    UXTB	R0, R4
0x3DFA	0x4C1F    LDR	R4, [PC, #124]
0x3DFC	0x6824    LDR	R4, [R4, #0]
0x3DFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x3E00	0x4820    LDR	R0, [PC, #128]
0x3E02	0x8800    LDRH	R0, [R0, #0]
0x3E04	0x1E44    SUBS	R4, R0, #1
0x3E06	0xB2E0    UXTB	R0, R4
0x3E08	0x4C1B    LDR	R4, [PC, #108]
0x3E0A	0x6824    LDR	R4, [R4, #0]
0x3E0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x3E0E	0x20B7    MOVS	R0, #183
0x3E10	0x4C1A    LDR	R4, [PC, #104]
0x3E12	0x6824    LDR	R4, [R4, #0]
0x3E14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1959 :: 		TFT_Write_Command_Ptr(0x07);
0x3E16	0x2007    MOVS	R0, #7
0x3E18	0x4C17    LDR	R4, [PC, #92]
0x3E1A	0x6824    LDR	R4, [R4, #0]
0x3E1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x3E1E	0x20B6    MOVS	R0, #182
0x3E20	0x4C16    LDR	R4, [PC, #88]
0x3E22	0x6824    LDR	R4, [R4, #0]
0x3E24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1962 :: 		TFT_Write_Command_Ptr(0x0a);
0x3E26	0x200A    MOVS	R0, #10
0x3E28	0x4C13    LDR	R4, [PC, #76]
0x3E2A	0x6824    LDR	R4, [R4, #0]
0x3E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr(0x82);
0x3E2E	0x2082    MOVS	R0, #130
0x3E30	0x4C11    LDR	R4, [PC, #68]
0x3E32	0x6824    LDR	R4, [R4, #0]
0x3E34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1964 :: 		TFT_Write_Command_Ptr(0x27);
0x3E36	0x2027    MOVS	R0, #39
0x3E38	0x4C0F    LDR	R4, [PC, #60]
0x3E3A	0x6824    LDR	R4, [R4, #0]
0x3E3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr(0x00);
0x3E3E	0x2000    MOVS	R0, #0
0x3E40	0x4C0D    LDR	R4, [PC, #52]
0x3E42	0x6824    LDR	R4, [R4, #0]
0x3E44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1967 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x3E46	0x2011    MOVS	R0, #17
0x3E48	0x4C0C    LDR	R4, [PC, #48]
0x3E4A	0x6824    LDR	R4, [R4, #0]
0x3E4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1968 :: 		Delay_100ms();
0x3E4E	0xF7FDFFC7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1969 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x3E52	0x2029    MOVS	R0, #41
0x3E54	0x4C09    LDR	R4, [PC, #36]
0x3E56	0x6824    LDR	R4, [R4, #0]
0x3E58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1970 :: 		Delay_100ms();
0x3E5A	0xF7FDFFC1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1971 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x3E5E	0x202C    MOVS	R0, #44
0x3E60	0x4C06    LDR	R4, [PC, #24]
0x3E62	0x6824    LDR	R4, [R4, #0]
0x3E64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1972 :: 		TFT_CS = 1;
0x3E66	0x2101    MOVS	R1, #1
0x3E68	0xB249    SXTB	R1, R1
0x3E6A	0x4807    LDR	R0, [PC, #28]
0x3E6C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1973 :: 		}
L_end_TFT_Reset_ILI9341:
0x3E6E	0xF8DDE000  LDR	LR, [SP, #0]
0x3E72	0xB001    ADD	SP, SP, #4
0x3E74	0x4770    BX	LR
0x3E76	0xBF00    NOP
0x3E78	0x027C2000  	_TFT_Write_Command_Ptr+0
0x3E7C	0x02782000  	_TFT_Set_Index_Ptr+0
0x3E80	0x02422000  	_TFT_DISP_WIDTH+0
0x3E84	0x02482000  	_TFT_DISP_HEIGHT+0
0x3E88	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x584C	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x584E	0x4B12    LDR	R3, [PC, #72]
0x5850	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x5852	0x1C83    ADDS	R3, R0, #2
0x5854	0x781C    LDRB	R4, [R3, #0]
0x5856	0x1CC3    ADDS	R3, R0, #3
0x5858	0x781B    LDRB	R3, [R3, #0]
0x585A	0x021B    LSLS	R3, R3, #8
0x585C	0xB29B    UXTH	R3, R3
0x585E	0x18E4    ADDS	R4, R4, R3
0x5860	0x4B0E    LDR	R3, [PC, #56]
0x5862	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x5864	0x1D03    ADDS	R3, R0, #4
0x5866	0x781C    LDRB	R4, [R3, #0]
0x5868	0x1D43    ADDS	R3, R0, #5
0x586A	0x781B    LDRB	R3, [R3, #0]
0x586C	0x021B    LSLS	R3, R3, #8
0x586E	0xB29B    UXTH	R3, R3
0x5870	0x18E4    ADDS	R4, R4, R3
0x5872	0x4B0B    LDR	R3, [PC, #44]
0x5874	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x5876	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x5878	0x781C    LDRB	R4, [R3, #0]
0x587A	0x4B0A    LDR	R3, [PC, #40]
0x587C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x587E	0x4B0A    LDR	R3, [PC, #40]
0x5880	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x5882	0x4B0A    LDR	R3, [PC, #40]
0x5884	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x5886	0x2401    MOVS	R4, #1
0x5888	0x4B09    LDR	R3, [PC, #36]
0x588A	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x588C	0x2400    MOVS	R4, #0
0x588E	0x4B09    LDR	R3, [PC, #36]
0x5890	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x5892	0xB001    ADD	SP, SP, #4
0x5894	0x4770    BX	LR
0x5896	0xBF00    NOP
0x5898	0x025C2000  	__Lib_TFT__font+0
0x589C	0x02562000  	__Lib_TFT__fontFirstChar+0
0x58A0	0x02582000  	__Lib_TFT__fontLastChar+0
0x58A4	0x025A2000  	__Lib_TFT__fontHeight+0
0x58A8	0x02602000  	__Lib_TFT_FontColor+0
0x58AC	0x023D2000  	__Lib_TFT_FontOrientation+0
0x58B0	0x00022000  	__Lib_TFT_FontInitialized+0
0x58B4	0x02702000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_ByteToStr:
;__Lib_Conversions.c, 82 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x58B8	0xB081    SUB	SP, SP, #4
0x58BA	0x460A    MOV	R2, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 85 :: 		
; DigitPos start address is: 4 (R1)
0x58BC	0x2100    MOVS	R1, #0
; input end address is: 0 (R0)
; output end address is: 8 (R2)
; DigitPos end address is: 4 (R1)
0x58BE	0xB2C5    UXTB	R5, R0
0x58C0	0x4610    MOV	R0, R2
L_ByteToStr0:
; DigitPos start address is: 4 (R1)
; output start address is: 0 (R0)
; input start address is: 20 (R5)
0x58C2	0x2903    CMP	R1, #3
0x58C4	0xD205    BCS	L_ByteToStr1
;__Lib_Conversions.c, 86 :: 		
0x58C6	0x1843    ADDS	R3, R0, R1
0x58C8	0x2220    MOVS	R2, #32
0x58CA	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 85 :: 		
0x58CC	0x1C49    ADDS	R1, R1, #1
0x58CE	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 86 :: 		
0x58D0	0xE7F7    B	L_ByteToStr0
L_ByteToStr1:
;__Lib_Conversions.c, 88 :: 		
0x58D2	0x1843    ADDS	R3, R0, R1
0x58D4	0x2200    MOVS	R2, #0
0x58D6	0x701A    STRB	R2, [R3, #0]
0x58D8	0x1E49    SUBS	R1, R1, #1
0x58DA	0xB2C9    UXTB	R1, R1
; output end address is: 0 (R0)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 90 :: 		
L_ByteToStr3:
;__Lib_Conversions.c, 91 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x58DC	0x1844    ADDS	R4, R0, R1
0x58DE	0x230A    MOVS	R3, #10
0x58E0	0xFBB5F2F3  UDIV	R2, R5, R3
0x58E4	0xFB035212  MLS	R2, R3, R2, R5
0x58E8	0xB2D2    UXTB	R2, R2
0x58EA	0x3230    ADDS	R2, #48
0x58EC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 92 :: 		
0x58EE	0x220A    MOVS	R2, #10
0x58F0	0xFBB5F2F2  UDIV	R2, R5, R2
0x58F4	0xB2D2    UXTB	R2, R2
0x58F6	0xB2D5    UXTB	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 93 :: 		
0x58F8	0xB902    CBNZ	R2, L_ByteToStr5
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 94 :: 		
0x58FA	0xE002    B	L_ByteToStr4
L_ByteToStr5:
;__Lib_Conversions.c, 95 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x58FC	0x1E49    SUBS	R1, R1, #1
0x58FE	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 96 :: 		
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
0x5900	0xE7EC    B	L_ByteToStr3
L_ByteToStr4:
;__Lib_Conversions.c, 97 :: 		
L_end_ByteToStr:
0x5902	0xB001    ADD	SP, SP, #4
0x5904	0x4770    BX	LR
; end of _ByteToStr
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x5908	0xB083    SUB	SP, SP, #12
0x590A	0xF8CDE000  STR	LR, [SP, #0]
0x590E	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x5910	0x4B1C    LDR	R3, [PC, #112]
0x5912	0x881B    LDRH	R3, [R3, #0]
0x5914	0x4299    CMP	R1, R3
0x5916	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x5918	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x591A	0x4B1B    LDR	R3, [PC, #108]
0x591C	0x881B    LDRH	R3, [R3, #0]
0x591E	0x429A    CMP	R2, R3
0x5920	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x5922	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x5924	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x5926	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x592A	0xB288    UXTH	R0, R1
0x592C	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x592E	0xF7FFFDFD  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x5932	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x5936	0x9B02    LDR	R3, [SP, #8]
0x5938	0x181B    ADDS	R3, R3, R0
0x593A	0x781B    LDRB	R3, [R3, #0]
0x593C	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x593E	0x4B13    LDR	R3, [PC, #76]
0x5940	0x781B    LDRB	R3, [R3, #0]
0x5942	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x5944	0x9B02    LDR	R3, [SP, #8]
0x5946	0x181B    ADDS	R3, R3, R0
0x5948	0x781B    LDRB	R3, [R3, #0]
0x594A	0xF8AD0004  STRH	R0, [SP, #4]
0x594E	0xB298    UXTH	R0, R3
0x5950	0xF7FEFA9C  BL	__Lib_TFT__TFT_Write_Char_E+0
0x5954	0xF8BD0004  LDRH	R0, [SP, #4]
0x5958	0x1C41    ADDS	R1, R0, #1
0x595A	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x595C	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x595E	0x9B02    LDR	R3, [SP, #8]
0x5960	0x181B    ADDS	R3, R3, R0
0x5962	0x781B    LDRB	R3, [R3, #0]
0x5964	0xF8AD0004  STRH	R0, [SP, #4]
0x5968	0xB298    UXTH	R0, R3
0x596A	0xF7FDFFA7  BL	__Lib_TFT__TFT_Write_Char+0
0x596E	0xF8BD0004  LDRH	R0, [SP, #4]
0x5972	0x1C41    ADDS	R1, R0, #1
0x5974	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x5976	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x5978	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x597A	0xF8DDE000  LDR	LR, [SP, #0]
0x597E	0xB003    ADD	SP, SP, #12
0x5980	0x4770    BX	LR
0x5982	0xBF00    NOP
0x5984	0x02422000  	_TFT_DISP_WIDTH+0
0x5988	0x02482000  	_TFT_DISP_HEIGHT+0
0x598C	0x02702000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x3E8C	0xB08B    SUB	SP, SP, #44
0x3E8E	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x3E92	0xF2400100  MOVW	R1, #0
0x3E96	0xF8AD1026  STRH	R1, [SP, #38]
0x3E9A	0x2100    MOVS	R1, #0
0x3E9C	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x3EA0	0x49B5    LDR	R1, [PC, #724]
0x3EA2	0x8809    LDRH	R1, [R1, #0]
0x3EA4	0x4288    CMP	R0, R1
0x3EA6	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x3EA8	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x3EAA	0x49B4    LDR	R1, [PC, #720]
0x3EAC	0x8809    LDRH	R1, [R1, #0]
0x3EAE	0x4288    CMP	R0, R1
0x3EB0	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x3EB2	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x3EB4	0x49B0    LDR	R1, [PC, #704]
0x3EB6	0x8809    LDRH	R1, [R1, #0]
0x3EB8	0x1A41    SUB	R1, R0, R1
0x3EBA	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x3EBC	0x008A    LSLS	R2, R1, #2
0x3EBE	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x3EC0	0x49AF    LDR	R1, [PC, #700]
0x3EC2	0x6809    LDR	R1, [R1, #0]
0x3EC4	0x3108    ADDS	R1, #8
0x3EC6	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x3EC8	0x4608    MOV	R0, R1
0x3ECA	0x2104    MOVS	R1, #4
0x3ECC	0xF7FEF84A  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x3ED0	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x3ED2	0x7803    LDRB	R3, [R0, #0]
0x3ED4	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3388 :: 		
0x3ED8	0x1C41    ADDS	R1, R0, #1
0x3EDA	0x7809    LDRB	R1, [R1, #0]
0x3EDC	0xB2CA    UXTB	R2, R1
0x3EDE	0x1C81    ADDS	R1, R0, #2
0x3EE0	0x7809    LDRB	R1, [R1, #0]
0x3EE2	0x0209    LSLS	R1, R1, #8
0x3EE4	0x1852    ADDS	R2, R2, R1
0x3EE6	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x3EE8	0x7809    LDRB	R1, [R1, #0]
0x3EEA	0x0409    LSLS	R1, R1, #16
0x3EEC	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x3EEE	0x49A4    LDR	R1, [PC, #656]
0x3EF0	0x6809    LDR	R1, [R1, #0]
0x3EF2	0x1889    ADDS	R1, R1, R2
0x3EF4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x3EF6	0x08DA    LSRS	R2, R3, #3
0x3EF8	0xB2D2    UXTB	R2, R2
0x3EFA	0x49A3    LDR	R1, [PC, #652]
0x3EFC	0x8809    LDRH	R1, [R1, #0]
0x3EFE	0x4351    MULS	R1, R2, R1
0x3F00	0xB289    UXTH	R1, R1
0x3F02	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x3F04	0xF0030107  AND	R1, R3, #7
0x3F08	0xB2C9    UXTB	R1, R1
0x3F0A	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x3F0C	0x499E    LDR	R1, [PC, #632]
0x3F0E	0x880A    LDRH	R2, [R1, #0]
0x3F10	0x9906    LDR	R1, [SP, #24]
0x3F12	0x1889    ADDS	R1, R1, R2
0x3F14	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x3F16	0x9906    LDR	R1, [SP, #24]
0x3F18	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x3F1A	0xAC05    ADD	R4, SP, #20
0x3F1C	0x4622    MOV	R2, R4
0x3F1E	0x9906    LDR	R1, [SP, #24]
0x3F20	0x9804    LDR	R0, [SP, #16]
0x3F22	0x4C9A    LDR	R4, [PC, #616]
0x3F24	0x6824    LDR	R4, [R4, #0]
0x3F26	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x3F28	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x3F2A	0x9A05    LDR	R2, [SP, #20]
0x3F2C	0x9904    LDR	R1, [SP, #16]
0x3F2E	0x1889    ADDS	R1, R1, R2
0x3F30	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x3F32	0x9A05    LDR	R2, [SP, #20]
0x3F34	0x9906    LDR	R1, [SP, #24]
0x3F36	0x1A89    SUB	R1, R1, R2
0x3F38	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x3F3A	0x2100    MOVS	R1, #0
0x3F3C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x3F3E	0x4994    LDR	R1, [PC, #592]
0x3F40	0x7809    LDRB	R1, [R1, #0]
0x3F42	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x3F44	0x4992    LDR	R1, [PC, #584]
0x3F46	0x7809    LDRB	R1, [R1, #0]
0x3F48	0x2902    CMP	R1, #2
0x3F4A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x3F4C	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x3F4E	0x4991    LDR	R1, [PC, #580]
0x3F50	0x8809    LDRH	R1, [R1, #0]
0x3F52	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x3F56	0x2100    MOVS	R1, #0
0x3F58	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x3F5C	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x3F5E	0x498A    LDR	R1, [PC, #552]
0x3F60	0x880A    LDRH	R2, [R1, #0]
0x3F62	0xF89D1009  LDRB	R1, [SP, #9]
0x3F66	0x4291    CMP	R1, R2
0x3F68	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x3F6C	0x498A    LDR	R1, [PC, #552]
0x3F6E	0x8809    LDRH	R1, [R1, #0]
0x3F70	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3405 :: 		
0x3F74	0x2100    MOVS	R1, #0
0x3F76	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x3F7A	0x2100    MOVS	R1, #0
0x3F7C	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x3F80	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x3F82	0xF89D2024  LDRB	R2, [SP, #36]
0x3F86	0xF89D1008  LDRB	R1, [SP, #8]
0x3F8A	0x4291    CMP	R1, R2
0x3F8C	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x3F8E	0xF89D100C  LDRB	R1, [SP, #12]
0x3F92	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x3F94	0x9907    LDR	R1, [SP, #28]
0x3F96	0x1C49    ADDS	R1, R1, #1
0x3F98	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x3F9A	0x9A08    LDR	R2, [SP, #32]
0x3F9C	0x9905    LDR	R1, [SP, #20]
0x3F9E	0x4291    CMP	R1, R2
0x3FA0	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x3FA2	0x9A05    LDR	R2, [SP, #20]
0x3FA4	0x9907    LDR	R1, [SP, #28]
0x3FA6	0x4291    CMP	R1, R2
0x3FA8	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x3FAA	0x2101    MOVS	R1, #1
0x3FAC	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x3FAE	0xAC05    ADD	R4, SP, #20
0x3FB0	0x4622    MOV	R2, R4
0x3FB2	0x9906    LDR	R1, [SP, #24]
0x3FB4	0x9804    LDR	R0, [SP, #16]
0x3FB6	0x4C75    LDR	R4, [PC, #468]
0x3FB8	0x6824    LDR	R4, [R4, #0]
0x3FBA	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x3FBC	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x3FBE	0x9906    LDR	R1, [SP, #24]
0x3FC0	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x3FC2	0x9A05    LDR	R2, [SP, #20]
0x3FC4	0x9904    LDR	R1, [SP, #16]
0x3FC6	0x1889    ADDS	R1, R1, R2
0x3FC8	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x3FCA	0x9A05    LDR	R2, [SP, #20]
0x3FCC	0x9906    LDR	R1, [SP, #24]
0x3FCE	0x1A89    SUB	R1, R1, R2
0x3FD0	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x3FD2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x3FD4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x3FD6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x3FD8	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x3FDA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x3FDC	0x7801    LDRB	R1, [R0, #0]
0x3FDE	0xF88D1028  STRB	R1, [SP, #40]
0x3FE2	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x3FE4	0x2101    MOVS	R1, #1
0x3FE6	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x3FEA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x3FEC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x3FEE	0xF89D200C  LDRB	R2, [SP, #12]
0x3FF2	0xF89D1028  LDRB	R1, [SP, #40]
0x3FF6	0x4011    ANDS	R1, R2
0x3FF8	0xB2C9    UXTB	R1, R1
0x3FFA	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x3FFC	0x4967    LDR	R1, [PC, #412]
0x3FFE	0x8809    LDRH	R1, [R1, #0]
0x4000	0x9001    STR	R0, [SP, #4]
0x4002	0xB28A    UXTH	R2, R1
0x4004	0xF8BD100A  LDRH	R1, [SP, #10]
0x4008	0xF8BD0026  LDRH	R0, [SP, #38]
0x400C	0xF7FDFFDC  BL	_TFT_Dot+0
0x4010	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x4012	0xF8BD1026  LDRH	R1, [SP, #38]
0x4016	0x1C49    ADDS	R1, R1, #1
0x4018	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3427 :: 		
0x401C	0xF89D100C  LDRB	R1, [SP, #12]
0x4020	0x0049    LSLS	R1, R1, #1
0x4022	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x4026	0xF89D1008  LDRB	R1, [SP, #8]
0x402A	0x1C49    ADDS	R1, R1, #1
0x402C	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x4030	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x4032	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x4034	0xF8BD100A  LDRH	R1, [SP, #10]
0x4038	0x1C49    ADDS	R1, R1, #1
0x403A	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x403E	0xF89D1009  LDRB	R1, [SP, #9]
0x4042	0x1C49    ADDS	R1, R1, #1
0x4044	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x4048	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x404A	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x404C	0x4950    LDR	R1, [PC, #320]
0x404E	0x7809    LDRB	R1, [R1, #0]
0x4050	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x4052	0xF8BD1026  LDRH	R1, [SP, #38]
0x4056	0x1C4A    ADDS	R2, R1, #1
0x4058	0x494F    LDR	R1, [PC, #316]
0x405A	0x800A    STRH	R2, [R1, #0]
0x405C	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x405E	0xF8BD200A  LDRH	R2, [SP, #10]
0x4062	0x494C    LDR	R1, [PC, #304]
0x4064	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x4066	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x4068	0x494B    LDR	R1, [PC, #300]
0x406A	0x8809    LDRH	R1, [R1, #0]
0x406C	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x4070	0x2100    MOVS	R1, #0
0x4072	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x4076	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x4078	0x4943    LDR	R1, [PC, #268]
0x407A	0x880A    LDRH	R2, [R1, #0]
0x407C	0xF89D1009  LDRB	R1, [SP, #9]
0x4080	0x4291    CMP	R1, R2
0x4082	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x4086	0x4943    LDR	R1, [PC, #268]
0x4088	0x8809    LDRH	R1, [R1, #0]
0x408A	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3440 :: 		
0x408E	0x2100    MOVS	R1, #0
0x4090	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x4094	0x2100    MOVS	R1, #0
0x4096	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x409A	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x409C	0xF89D2024  LDRB	R2, [SP, #36]
0x40A0	0xF89D1008  LDRB	R1, [SP, #8]
0x40A4	0x4291    CMP	R1, R2
0x40A6	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x40A8	0xF89D100C  LDRB	R1, [SP, #12]
0x40AC	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x40AE	0x9907    LDR	R1, [SP, #28]
0x40B0	0x1C49    ADDS	R1, R1, #1
0x40B2	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x40B4	0x9A08    LDR	R2, [SP, #32]
0x40B6	0x9905    LDR	R1, [SP, #20]
0x40B8	0x4291    CMP	R1, R2
0x40BA	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x40BC	0x9A05    LDR	R2, [SP, #20]
0x40BE	0x9907    LDR	R1, [SP, #28]
0x40C0	0x4291    CMP	R1, R2
0x40C2	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x40C4	0x2101    MOVS	R1, #1
0x40C6	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x40C8	0xAC05    ADD	R4, SP, #20
0x40CA	0x4622    MOV	R2, R4
0x40CC	0x9906    LDR	R1, [SP, #24]
0x40CE	0x9804    LDR	R0, [SP, #16]
0x40D0	0x4C2E    LDR	R4, [PC, #184]
0x40D2	0x6824    LDR	R4, [R4, #0]
0x40D4	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x40D6	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x40D8	0x9906    LDR	R1, [SP, #24]
0x40DA	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x40DC	0x9A05    LDR	R2, [SP, #20]
0x40DE	0x9904    LDR	R1, [SP, #16]
0x40E0	0x1889    ADDS	R1, R1, R2
0x40E2	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x40E4	0x9A05    LDR	R2, [SP, #20]
0x40E6	0x9906    LDR	R1, [SP, #24]
0x40E8	0x1A89    SUB	R1, R1, R2
0x40EA	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x40EC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x40EE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x40F0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x40F2	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x40F4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x40F6	0x7801    LDRB	R1, [R0, #0]
0x40F8	0xF88D1028  STRB	R1, [SP, #40]
0x40FC	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x40FE	0x2101    MOVS	R1, #1
0x4100	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x4104	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x4106	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x4108	0xF89D200C  LDRB	R2, [SP, #12]
0x410C	0xF89D1028  LDRB	R1, [SP, #40]
0x4110	0x4011    ANDS	R1, R2
0x4112	0xB2C9    UXTB	R1, R1
0x4114	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x4116	0x4921    LDR	R1, [PC, #132]
0x4118	0x8809    LDRH	R1, [R1, #0]
0x411A	0x9001    STR	R0, [SP, #4]
0x411C	0xB28A    UXTH	R2, R1
0x411E	0xF8BD1026  LDRH	R1, [SP, #38]
0x4122	0xF8BD000A  LDRH	R0, [SP, #10]
0x4126	0xF7FDFF4F  BL	_TFT_Dot+0
0x412A	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x412C	0xF8BD1026  LDRH	R1, [SP, #38]
0x4130	0x1E49    SUBS	R1, R1, #1
0x4132	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3462 :: 		
0x4136	0xF89D100C  LDRB	R1, [SP, #12]
0x413A	0x0049    LSLS	R1, R1, #1
0x413C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x4140	0xF89D1008  LDRB	R1, [SP, #8]
0x4144	0x1C49    ADDS	R1, R1, #1
0x4146	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x414A	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x414C	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x414E	0xF8BD100A  LDRH	R1, [SP, #10]
0x4152	0x1C49    ADDS	R1, R1, #1
0x4154	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x4158	0xF89D1009  LDRB	R1, [SP, #9]
0x415C	0x1C49    ADDS	R1, R1, #1
0x415E	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x4162	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x4164	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x4166	0xF8BD1026  LDRH	R1, [SP, #38]
0x416A	0x1E4A    SUBS	R2, R1, #1
0x416C	0x4909    LDR	R1, [PC, #36]
0x416E	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x4170	0xF8DDE000  LDR	LR, [SP, #0]
0x4174	0xB00B    ADD	SP, SP, #44
0x4176	0x4770    BX	LR
0x4178	0x02562000  	__Lib_TFT__fontFirstChar+0
0x417C	0x02582000  	__Lib_TFT__fontLastChar+0
0x4180	0x02742000  	__Lib_TFT_activeExtFont+0
0x4184	0x02622000  	__Lib_TFT_headerBuffer+0
0x4188	0x025A2000  	__Lib_TFT__fontHeight+0
0x418C	0x026C2000  	_TFT_Get_Ext_Data_Ptr+0
0x4190	0x023D2000  	__Lib_TFT_FontOrientation+0
0x4194	0x02542000  	__Lib_TFT_y_cord+0
0x4198	0x024A2000  	__Lib_TFT_x_cord+0
0x419C	0x02602000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x1F64	0xB085    SUB	SP, SP, #20
0x1F66	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x1F6A	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x1F6C	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x1F6E	0x2900    CMP	R1, #0
0x1F70	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x1F72	0xAC04    ADD	R4, SP, #16
0x1F74	0x9301    STR	R3, [SP, #4]
0x1F76	0xF8AD1008  STRH	R1, [SP, #8]
0x1F7A	0x9503    STR	R5, [SP, #12]
0x1F7C	0x4622    MOV	R2, R4
0x1F7E	0x4618    MOV	R0, R3
0x1F80	0x4C10    LDR	R4, [PC, #64]
0x1F82	0x6824    LDR	R4, [R4, #0]
0x1F84	0x47A0    BLX	R4
0x1F86	0x9D03    LDR	R5, [SP, #12]
0x1F88	0xF8BD1008  LDRH	R1, [SP, #8]
0x1F8C	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x1F8E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x1F90	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x1F92	0xF8BD2010  LDRH	R2, [SP, #16]
0x1F96	0x4290    CMP	R0, R2
0x1F98	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x1F9A	0x7822    LDRB	R2, [R4, #0]
0x1F9C	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x1F9E	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x1FA0	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x1FA2	0x1C40    ADDS	R0, R0, #1
0x1FA4	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x1FA6	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x1FA8	0xF8BD2010  LDRH	R2, [SP, #16]
0x1FAC	0x1A89    SUB	R1, R1, R2
0x1FAE	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x1FB0	0xF8BD2010  LDRH	R2, [SP, #16]
0x1FB4	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x1FB6	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x1FB8	0xF8DDE000  LDR	LR, [SP, #0]
0x1FBC	0xB005    ADD	SP, SP, #20
0x1FBE	0x4770    BX	LR
0x1FC0	0x02622000  	__Lib_TFT_headerBuffer+0
0x1FC4	0x026C2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x1FC8	0xB082    SUB	SP, SP, #8
0x1FCA	0xF8CDE000  STR	LR, [SP, #0]
0x1FCE	0xF8AD2004  STRH	R2, [SP, #4]
0x1FD2	0xB20A    SXTH	R2, R1
0x1FD4	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x1FD6	0x2900    CMP	R1, #0
0x1FD8	0xDB04    BLT	L__TFT_Dot949
0x1FDA	0x4B17    LDR	R3, [PC, #92]
0x1FDC	0x881B    LDRH	R3, [R3, #0]
0x1FDE	0x4299    CMP	R1, R3
0x1FE0	0xD200    BCS	L__TFT_Dot948
0x1FE2	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x1FE4	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1FE6	0x2A00    CMP	R2, #0
0x1FE8	0xDB04    BLT	L__TFT_Dot951
0x1FEA	0x4B14    LDR	R3, [PC, #80]
0x1FEC	0x881B    LDRH	R3, [R3, #0]
0x1FEE	0x429A    CMP	R2, R3
0x1FF0	0xD200    BCS	L__TFT_Dot950
0x1FF2	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x1FF4	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x1FF6	0x2400    MOVS	R4, #0
0x1FF8	0xB264    SXTB	R4, R4
0x1FFA	0x4B11    LDR	R3, [PC, #68]
0x1FFC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x1FFE	0xF002FB95  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2002	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x2004	0xB293    UXTH	R3, R2
0x2006	0xB28A    UXTH	R2, R1
0x2008	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x200A	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x200C	0x4C0D    LDR	R4, [PC, #52]
0x200E	0x6824    LDR	R4, [R4, #0]
0x2010	0x47A0    BLX	R4
0x2012	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2014	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x2016	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x2018	0x4C0B    LDR	R4, [PC, #44]
0x201A	0x6824    LDR	R4, [R4, #0]
0x201C	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x201E	0xF8BD0004  LDRH	R0, [SP, #4]
0x2022	0x4C0A    LDR	R4, [PC, #40]
0x2024	0x6824    LDR	R4, [R4, #0]
0x2026	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x2028	0x2401    MOVS	R4, #1
0x202A	0xB264    SXTB	R4, R4
0x202C	0x4B04    LDR	R3, [PC, #16]
0x202E	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x2030	0xF8DDE000  LDR	LR, [SP, #0]
0x2034	0xB002    ADD	SP, SP, #8
0x2036	0x4770    BX	LR
0x2038	0x02422000  	_TFT_DISP_WIDTH+0
0x203C	0x02482000  	_TFT_DISP_HEIGHT+0
0x2040	0x01BC4223  	TFT_CS+0
0x2044	0x02442000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2048	0x024C2000  	_TFT_Set_Address_Ptr+0
0x204C	0x02502000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x38BC	0xB086    SUB	SP, SP, #24
0x38BE	0xF8CDE000  STR	LR, [SP, #0]
0x38C2	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x38C4	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x38C8	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x38CA	0x4972    LDR	R1, [PC, #456]
0x38CC	0x7809    LDRB	R1, [R1, #0]
0x38CE	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x38D0	0x4971    LDR	R1, [PC, #452]
0x38D2	0x2200    MOVS	R2, #0
0x38D4	0x4608    MOV	R0, R1
0x38D6	0xF2400100  MOVW	R1, #0
0x38DA	0xF001FFB7  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x38DE	0x2201    MOVS	R2, #1
0x38E0	0x496C    LDR	R1, [PC, #432]
0x38E2	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x38E4	0x496D    LDR	R1, [PC, #436]
0x38E6	0x8809    LDRH	R1, [R1, #0]
0x38E8	0x428F    CMP	R7, R1
0x38EA	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x38EC	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x38EE	0x496C    LDR	R1, [PC, #432]
0x38F0	0x8809    LDRH	R1, [R1, #0]
0x38F2	0x428F    CMP	R7, R1
0x38F4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x38F6	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x38F8	0x4968    LDR	R1, [PC, #416]
0x38FA	0x8809    LDRH	R1, [R1, #0]
0x38FC	0x1A79    SUB	R1, R7, R1
0x38FE	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x3900	0x008A    LSLS	R2, R1, #2
0x3902	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x3904	0x4C67    LDR	R4, [PC, #412]
0x3906	0x6821    LDR	R1, [R4, #0]
0x3908	0x3108    ADDS	R1, #8
0x390A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x390C	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x390E	0x1C59    ADDS	R1, R3, #1
0x3910	0x7809    LDRB	R1, [R1, #0]
0x3912	0xB2CA    UXTB	R2, R1
0x3914	0x1C99    ADDS	R1, R3, #2
0x3916	0x7809    LDRB	R1, [R1, #0]
0x3918	0x0209    LSLS	R1, R1, #8
0x391A	0x1852    ADDS	R2, R2, R1
0x391C	0x1CD9    ADDS	R1, R3, #3
0x391E	0x7809    LDRB	R1, [R1, #0]
0x3920	0x0409    LSLS	R1, R1, #16
0x3922	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x3924	0x4621    MOV	R1, R4
0x3926	0x6809    LDR	R1, [R1, #0]
0x3928	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x392A	0x495F    LDR	R1, [PC, #380]
0x392C	0x7809    LDRB	R1, [R1, #0]
0x392E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x3930	0x495D    LDR	R1, [PC, #372]
0x3932	0x7809    LDRB	R1, [R1, #0]
0x3934	0x2902    CMP	R1, #2
0x3936	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x3938	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x393A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x393C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x393E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3940	0x46A0    MOV	R8, R4
0x3942	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x3944	0x495A    LDR	R1, [PC, #360]
0x3946	0x8809    LDRH	R1, [R1, #0]
0x3948	0x428A    CMP	R2, R1
0x394A	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x394C	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x394E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x3950	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x3952	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x3954	0x4284    CMP	R4, R0
0x3956	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x3958	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x395A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x395E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x3962	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x3964	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x3966	0xEA060107  AND	R1, R6, R7, LSL #0
0x396A	0xB2C9    UXTB	R1, R1
0x396C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x396E	0x4952    LDR	R1, [PC, #328]
0x3970	0x8809    LDRH	R1, [R1, #0]
0x3972	0xF88D6004  STRB	R6, [SP, #4]
0x3976	0xF8CD8008  STR	R8, [SP, #8]
0x397A	0xF88D700C  STRB	R7, [SP, #12]
0x397E	0xF88D200D  STRB	R2, [SP, #13]
0x3982	0xF8AD300E  STRH	R3, [SP, #14]
0x3986	0xF88D0010  STRB	R0, [SP, #16]
0x398A	0xF8AD5012  STRH	R5, [SP, #18]
0x398E	0xF88D4014  STRB	R4, [SP, #20]
0x3992	0xB28A    UXTH	R2, R1
0x3994	0xB219    SXTH	R1, R3
0x3996	0xB228    SXTH	R0, R5
0x3998	0xF7FEFB16  BL	_TFT_Dot+0
0x399C	0xF89D4014  LDRB	R4, [SP, #20]
0x39A0	0xF8BD5012  LDRH	R5, [SP, #18]
0x39A4	0xF89D0010  LDRB	R0, [SP, #16]
0x39A8	0xF8BD300E  LDRH	R3, [SP, #14]
0x39AC	0xF89D200D  LDRB	R2, [SP, #13]
0x39B0	0xF89D700C  LDRB	R7, [SP, #12]
0x39B4	0xF8DD8008  LDR	R8, [SP, #8]
0x39B8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x39BC	0x1C6D    ADDS	R5, R5, #1
0x39BE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x39C0	0x0079    LSLS	R1, R7, #1
0x39C2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x39C4	0x1C64    ADDS	R4, R4, #1
0x39C6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x39C8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x39CA	0x1C5B    ADDS	R3, R3, #1
0x39CC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x39CE	0x1C52    ADDS	R2, R2, #1
0x39D0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x39D2	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x39D4	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x39D6	0x4934    LDR	R1, [PC, #208]
0x39D8	0x7809    LDRB	R1, [R1, #0]
0x39DA	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x39DC	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x39DE	0x4935    LDR	R1, [PC, #212]
0x39E0	0x800A    STRH	R2, [R1, #0]
0x39E2	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x39E4	0x4931    LDR	R1, [PC, #196]
0x39E6	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x39E8	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x39EA	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x39EC	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x39EE	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x39F0	0x492F    LDR	R1, [PC, #188]
0x39F2	0x8809    LDRH	R1, [R1, #0]
0x39F4	0x428A    CMP	R2, R1
0x39F6	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x39F8	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x39FA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x39FC	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x39FE	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3A00	0x46A0    MOV	R8, R4
0x3A02	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x3A04	0x4284    CMP	R4, R0
0x3A06	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x3A08	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x3A0A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x3A0E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x3A12	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x3A14	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x3A16	0xEA060107  AND	R1, R6, R7, LSL #0
0x3A1A	0xB2C9    UXTB	R1, R1
0x3A1C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x3A1E	0x4926    LDR	R1, [PC, #152]
0x3A20	0x8809    LDRH	R1, [R1, #0]
0x3A22	0xF88D6004  STRB	R6, [SP, #4]
0x3A26	0xF8CD8008  STR	R8, [SP, #8]
0x3A2A	0xF88D700C  STRB	R7, [SP, #12]
0x3A2E	0xF88D200D  STRB	R2, [SP, #13]
0x3A32	0xF8AD300E  STRH	R3, [SP, #14]
0x3A36	0xF88D0010  STRB	R0, [SP, #16]
0x3A3A	0xF8AD5012  STRH	R5, [SP, #18]
0x3A3E	0xF88D4014  STRB	R4, [SP, #20]
0x3A42	0xB28A    UXTH	R2, R1
0x3A44	0xB229    SXTH	R1, R5
0x3A46	0xB218    SXTH	R0, R3
0x3A48	0xF7FEFABE  BL	_TFT_Dot+0
0x3A4C	0xF89D4014  LDRB	R4, [SP, #20]
0x3A50	0xF8BD5012  LDRH	R5, [SP, #18]
0x3A54	0xF89D0010  LDRB	R0, [SP, #16]
0x3A58	0xF8BD300E  LDRH	R3, [SP, #14]
0x3A5C	0xF89D200D  LDRB	R2, [SP, #13]
0x3A60	0xF89D700C  LDRB	R7, [SP, #12]
0x3A64	0xF8DD8008  LDR	R8, [SP, #8]
0x3A68	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x3A6C	0x1E6D    SUBS	R5, R5, #1
0x3A6E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x3A70	0x0079    LSLS	R1, R7, #1
0x3A72	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x3A74	0x1C64    ADDS	R4, R4, #1
0x3A76	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x3A78	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x3A7A	0x1C5B    ADDS	R3, R3, #1
0x3A7C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x3A7E	0x1C52    ADDS	R2, R2, #1
0x3A80	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3A82	0x4644    MOV	R4, R8
0x3A84	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x3A86	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x3A88	0x4908    LDR	R1, [PC, #32]
0x3A8A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x3A8C	0xF8DDE000  LDR	LR, [SP, #0]
0x3A90	0xB006    ADD	SP, SP, #24
0x3A92	0x4770    BX	LR
0x3A94	0x00022000  	__Lib_TFT_FontInitialized+0
0x3A98	0x6ABC0000  	_TFT_defaultFont+0
0x3A9C	0x02562000  	__Lib_TFT__fontFirstChar+0
0x3AA0	0x02582000  	__Lib_TFT__fontLastChar+0
0x3AA4	0x025C2000  	__Lib_TFT__font+0
0x3AA8	0x023D2000  	__Lib_TFT_FontOrientation+0
0x3AAC	0x02542000  	__Lib_TFT_y_cord+0
0x3AB0	0x025A2000  	__Lib_TFT__fontHeight+0
0x3AB4	0x024A2000  	__Lib_TFT_x_cord+0
0x3AB8	0x02602000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_beeRecive:
;Kominikator.c, 69 :: 		void beeRecive() {
0x65D8	0xB081    SUB	SP, SP, #4
0x65DA	0xF8CDE000  STR	LR, [SP, #0]
;Kominikator.c, 70 :: 		if (Debounce_INT() == 0) {             // Debounce line INT
0x65DE	0xF7FFFB8F  BL	_Debounce_INT+0
0x65E2	0xB9C0    CBNZ	R0, L_beeRecive3
;Kominikator.c, 71 :: 		temp1 = read_ZIGBEE_short(INTSTAT); // Read and flush register INTSTAT
0x65E4	0x2031    MOVS	R0, #49
0x65E6	0xB240    SXTB	R0, R0
0x65E8	0xF7FEF848  BL	_read_ZIGBEE_short+0
0x65EC	0x490C    LDR	R1, [PC, #48]
0x65EE	0x7008    STRB	R0, [R1, #0]
;Kominikator.c, 72 :: 		read_RX_FIFO();                     // Read receive data
0x65F0	0xF7FFFC28  BL	_read_RX_FIFO+0
;Kominikator.c, 73 :: 		BEE_RECIVED_DATA[0] = DATA_RX[0];
0x65F4	0x480B    LDR	R0, [PC, #44]
0x65F6	0xF9901000  LDRSB	R1, [R0, #0]
0x65FA	0x480B    LDR	R0, [PC, #44]
0x65FC	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 74 :: 		BEE_RECIVED_DATA[1] = DATA_RX[1];
0x65FE	0x480B    LDR	R0, [PC, #44]
0x6600	0xF9901000  LDRSB	R1, [R0, #0]
0x6604	0x480A    LDR	R0, [PC, #40]
0x6606	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 75 :: 		BEE_RECIVED_DATA[2] = DATA_RX[2];
0x6608	0x480A    LDR	R0, [PC, #40]
0x660A	0xF9901000  LDRSB	R1, [R0, #0]
0x660E	0x480A    LDR	R0, [PC, #40]
0x6610	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 76 :: 		DrawFrame();
0x6612	0xF000F813  BL	_DrawFrame+0
;Kominikator.c, 77 :: 		}
L_beeRecive3:
;Kominikator.c, 78 :: 		}
L_end_beeRecive:
0x6616	0xF8DDE000  LDR	LR, [SP, #0]
0x661A	0xB001    ADD	SP, SP, #4
0x661C	0x4770    BX	LR
0x661E	0xBF00    NOP
0x6620	0x01312000  	_temp1+0
0x6624	0x01722000  	_DATA_RX+0
0x6628	0x01322000  	_BEE_RECIVED_DATA+0
0x662C	0x01732000  	_DATA_RX+1
0x6630	0x01332000  	_BEE_RECIVED_DATA+1
0x6634	0x01742000  	_DATA_RX+2
0x6638	0x01342000  	_BEE_RECIVED_DATA+2
; end of _beeRecive
_Debounce_INT:
;Misc_Routines.c, 427 :: 		char Debounce_INT() {
;Misc_Routines.c, 428 :: 		char i = 0, j = 0, intn_d = 0;
; j start address is: 8 (R2)
0x5D00	0x2200    MOVS	R2, #0
;Misc_Routines.c, 429 :: 		for(i = 0; i < 5; i++) {
; i start address is: 4 (R1)
0x5D02	0x2100    MOVS	R1, #0
; j end address is: 8 (R2)
; i end address is: 4 (R1)
L_Debounce_INT49:
; i start address is: 4 (R1)
; j start address is: 8 (R2)
0x5D04	0x2905    CMP	R1, #5
0x5D06	0xD209    BCS	L_Debounce_INT50
;Misc_Routines.c, 430 :: 		intn_d = INT;
0x5D08	0x4807    LDR	R0, [PC, #28]
; intn_d start address is: 0 (R0)
0x5D0A	0x6800    LDR	R0, [R0, #0]
;Misc_Routines.c, 431 :: 		if (intn_d == 1)
0x5D0C	0x2801    CMP	R0, #1
0x5D0E	0xD102    BNE	L__Debounce_INT61
; intn_d end address is: 0 (R0)
;Misc_Routines.c, 432 :: 		j++;
0x5D10	0x1C52    ADDS	R2, R2, #1
0x5D12	0xB2D2    UXTB	R2, R2
; j end address is: 8 (R2)
0x5D14	0xE7FF    B	L_Debounce_INT52
L__Debounce_INT61:
;Misc_Routines.c, 431 :: 		if (intn_d == 1)
;Misc_Routines.c, 432 :: 		j++;
L_Debounce_INT52:
;Misc_Routines.c, 429 :: 		for(i = 0; i < 5; i++) {
; j start address is: 8 (R2)
0x5D16	0x1C49    ADDS	R1, R1, #1
0x5D18	0xB2C9    UXTB	R1, R1
;Misc_Routines.c, 433 :: 		}
; i end address is: 4 (R1)
0x5D1A	0xE7F3    B	L_Debounce_INT49
L_Debounce_INT50:
;Misc_Routines.c, 434 :: 		if (j > 2)
0x5D1C	0x2A02    CMP	R2, #2
0x5D1E	0xD901    BLS	L_Debounce_INT53
; j end address is: 8 (R2)
;Misc_Routines.c, 435 :: 		return 1;
0x5D20	0x2001    MOVS	R0, #1
0x5D22	0xE000    B	L_end_Debounce_INT
L_Debounce_INT53:
;Misc_Routines.c, 437 :: 		return 0;
0x5D24	0x2000    MOVS	R0, #0
;Misc_Routines.c, 438 :: 		}
L_end_Debounce_INT:
0x5D26	0x4770    BX	LR
0x5D28	0x81A84222  	INT+0
; end of _Debounce_INT
_read_RX_FIFO:
;ReadWrite_Routines.c, 97 :: 		void read_RX_FIFO() {
0x5E44	0xB082    SUB	SP, SP, #8
0x5E46	0xF8CDE000  STR	LR, [SP, #0]
;ReadWrite_Routines.c, 98 :: 		unsigned short int temp = 0;
;ReadWrite_Routines.c, 99 :: 		int i = 0;
;ReadWrite_Routines.c, 101 :: 		temp = read_ZIGBEE_short(BBREG1);      // disable receiving packets off air.
0x5E4A	0x2039    MOVS	R0, #57
0x5E4C	0xB240    SXTB	R0, R0
0x5E4E	0xF7FEFC15  BL	_read_ZIGBEE_short+0
;ReadWrite_Routines.c, 102 :: 		temp = temp | 0x04;                    // mask for disable receiving packets
0x5E52	0xB2C0    UXTB	R0, R0
0x5E54	0xF0400004  ORR	R0, R0, #4
;ReadWrite_Routines.c, 103 :: 		write_ZIGBEE_short(BBREG1, temp);
0x5E58	0xB241    SXTB	R1, R0
0x5E5A	0x2039    MOVS	R0, #57
0x5E5C	0xB240    SXTB	R0, R0
0x5E5E	0xF7FEFC6D  BL	_write_ZIGBEE_short+0
;ReadWrite_Routines.c, 105 :: 		for(i=0; i<128; i++) {
; i start address is: 24 (R6)
0x5E62	0x2600    MOVS	R6, #0
0x5E64	0xB236    SXTH	R6, R6
; i end address is: 24 (R6)
L_read_RX_FIFO0:
; i start address is: 24 (R6)
0x5E66	0x2E80    CMP	R6, #128
0x5E68	0xDA19    BGE	L_read_RX_FIFO1
;ReadWrite_Routines.c, 106 :: 		if(i <  (1 + DATA_LENGHT + HEADER_LENGHT + 2 + 1 + 1))
0x5E6A	0x2E13    CMP	R6, #19
0x5E6C	0xDA0A    BGE	L_read_RX_FIFO3
;ReadWrite_Routines.c, 107 :: 		data_RX_FIFO[i] = read_ZIGBEE_long(address_RX_FIFO + i);  // reading valid data from RX FIFO
0x5E6E	0x4820    LDR	R0, [PC, #128]
0x5E70	0x1980    ADDS	R0, R0, R6
0x5E72	0x9001    STR	R0, [SP, #4]
0x5E74	0x481F    LDR	R0, [PC, #124]
0x5E76	0xF9B00000  LDRSH	R0, [R0, #0]
0x5E7A	0x1980    ADDS	R0, R0, R6
0x5E7C	0xF7FEFA6E  BL	_read_ZIGBEE_long+0
0x5E80	0x9901    LDR	R1, [SP, #4]
0x5E82	0x7008    STRB	R0, [R1, #0]
L_read_RX_FIFO3:
;ReadWrite_Routines.c, 108 :: 		if(i >= (1 + DATA_LENGHT + HEADER_LENGHT + 2 + 1 + 1))
0x5E84	0x2E13    CMP	R6, #19
0x5E86	0xDB07    BLT	L_read_RX_FIFO4
;ReadWrite_Routines.c, 109 :: 		lost_data = read_ZIGBEE_long(address_RX_FIFO + i);        // reading invalid data from RX FIFO
0x5E88	0x481A    LDR	R0, [PC, #104]
0x5E8A	0xF9B00000  LDRSH	R0, [R0, #0]
0x5E8E	0x1980    ADDS	R0, R0, R6
0x5E90	0xF7FEFA64  BL	_read_ZIGBEE_long+0
0x5E94	0x4918    LDR	R1, [PC, #96]
0x5E96	0x7008    STRB	R0, [R1, #0]
L_read_RX_FIFO4:
;ReadWrite_Routines.c, 105 :: 		for(i=0; i<128; i++) {
0x5E98	0x1C76    ADDS	R6, R6, #1
0x5E9A	0xB236    SXTH	R6, R6
;ReadWrite_Routines.c, 110 :: 		}
; i end address is: 24 (R6)
0x5E9C	0xE7E3    B	L_read_RX_FIFO0
L_read_RX_FIFO1:
;ReadWrite_Routines.c, 112 :: 		DATA_RX[0] = data_RX_FIFO[HEADER_LENGHT + 1];               // coping valid data
0x5E9E	0x4817    LDR	R0, [PC, #92]
0x5EA0	0xF9901000  LDRSB	R1, [R0, #0]
0x5EA4	0x4816    LDR	R0, [PC, #88]
0x5EA6	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 113 :: 		DATA_RX[1] = data_RX_FIFO[HEADER_LENGHT + 2];
0x5EA8	0x4816    LDR	R0, [PC, #88]
0x5EAA	0xF9901000  LDRSB	R1, [R0, #0]
0x5EAE	0x4816    LDR	R0, [PC, #88]
0x5EB0	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 114 :: 		DATA_RX[2] = data_RX_FIFO[HEADER_LENGHT + 3];
0x5EB2	0x4816    LDR	R0, [PC, #88]
0x5EB4	0xF9901000  LDRSB	R1, [R0, #0]
0x5EB8	0x4815    LDR	R0, [PC, #84]
0x5EBA	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 115 :: 		LQI   = data_RX_FIFO[1 + HEADER_LENGHT + DATA_LENGHT + 2];  // coping valid data
0x5EBC	0x4815    LDR	R0, [PC, #84]
0x5EBE	0xF9901000  LDRSB	R1, [R0, #0]
0x5EC2	0x4815    LDR	R0, [PC, #84]
0x5EC4	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 116 :: 		RSSI2 = data_RX_FIFO[1 + HEADER_LENGHT + DATA_LENGHT + 3];  // coping valid data
0x5EC6	0x4815    LDR	R0, [PC, #84]
0x5EC8	0xF9901000  LDRSB	R1, [R0, #0]
0x5ECC	0x4814    LDR	R0, [PC, #80]
0x5ECE	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 118 :: 		temp = read_ZIGBEE_short(BBREG1);      // enable receiving packets off air.
0x5ED0	0x2039    MOVS	R0, #57
0x5ED2	0xB240    SXTB	R0, R0
0x5ED4	0xF7FEFBD2  BL	_read_ZIGBEE_short+0
;ReadWrite_Routines.c, 119 :: 		temp = temp & (!0x04);                 // mask for enable receiving
0x5ED8	0xB2C0    UXTB	R0, R0
0x5EDA	0xF0000000  AND	R0, R0, #0
;ReadWrite_Routines.c, 120 :: 		write_ZIGBEE_short(BBREG1, temp);
0x5EDE	0xB241    SXTB	R1, R0
0x5EE0	0x2039    MOVS	R0, #57
0x5EE2	0xB240    SXTB	R0, R0
0x5EE4	0xF7FEFC2A  BL	_write_ZIGBEE_short+0
;ReadWrite_Routines.c, 121 :: 		}
L_end_read_RX_FIFO:
0x5EE8	0xF8DDE000  LDR	LR, [SP, #0]
0x5EEC	0xB002    ADD	SP, SP, #8
0x5EEE	0x4770    BX	LR
0x5EF0	0x01F62000  	_data_RX_FIFO+0
0x5EF4	0x00D22000  	_address_RX_FIFO+0
0x5EF8	0x00D12000  	_lost_data+0
0x5EFC	0x02022000  	_data_RX_FIFO+12
0x5F00	0x01722000  	_DATA_RX+0
0x5F04	0x02032000  	_data_RX_FIFO+13
0x5F08	0x01732000  	_DATA_RX+1
0x5F0C	0x02042000  	_data_RX_FIFO+14
0x5F10	0x01742000  	_DATA_RX+2
0x5F14	0x02072000  	_data_RX_FIFO+17
0x5F18	0x004A2000  	_LQI+0
0x5F1C	0x02082000  	_data_RX_FIFO+18
0x5F20	0x004B2000  	_RSSI2+0
; end of _read_RX_FIFO
_read_ZIGBEE_long:
;ReadWrite_Routines.c, 67 :: 		short int read_ZIGBEE_long(int address) {
; address start address is: 0 (R0)
0x435C	0xB081    SUB	SP, SP, #4
0x435E	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;ReadWrite_Routines.c, 68 :: 		short int data_r = 0, dummy_data_r = 0;
; dummy_data_r start address is: 16 (R4)
0x4362	0x2400    MOVS	R4, #0
0x4364	0xB264    SXTB	R4, R4
;ReadWrite_Routines.c, 69 :: 		short int address_high = 0, address_low = 0;
;ReadWrite_Routines.c, 71 :: 		CS = 0;
0x4366	0x2200    MOVS	R2, #0
0x4368	0x4911    LDR	R1, [PC, #68]
0x436A	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 73 :: 		address_high = ((short int)(address >> 3) & 0b01111111) | 0x80;  //calculating addressing mode
0x436C	0x10C1    ASRS	R1, R0, #3
0x436E	0xB249    SXTB	R1, R1
0x4370	0xF001017F  AND	R1, R1, #127
0x4374	0xB249    SXTB	R1, R1
0x4376	0xF0410280  ORR	R2, R1, #128
;ReadWrite_Routines.c, 74 :: 		address_low  = ((short int)(address << 5) & 0b11100000);         //calculating addressing mode
0x437A	0x0141    LSLS	R1, R0, #5
; address end address is: 0 (R0)
0x437C	0xB249    SXTB	R1, R1
0x437E	0xF00101E0  AND	R1, R1, #224
; address_low start address is: 20 (R5)
0x4382	0xB24D    SXTB	R5, R1
;ReadWrite_Routines.c, 75 :: 		SPI3_Write(address_high);            // addressing register
0x4384	0xB250    SXTB	R0, R2
0x4386	0xB280    UXTH	R0, R0
0x4388	0xF7FEFF14  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 76 :: 		SPI3_Write(address_low);             // addressing register
0x438C	0xB268    SXTB	R0, R5
0x438E	0xB280    UXTH	R0, R0
; address_low end address is: 20 (R5)
0x4390	0xF7FEFF10  BL	_SPI3_Write+0
;ReadWrite_Routines.c, 77 :: 		data_r = SPI3_Read(dummy_data_r);    // read data from register
0x4394	0xB260    SXTB	R0, R4
0x4396	0xB280    UXTH	R0, R0
; dummy_data_r end address is: 16 (R4)
0x4398	0xF7FDFCF4  BL	_SPI3_Read+0
;ReadWrite_Routines.c, 79 :: 		CS = 1;
0x439C	0x2201    MOVS	R2, #1
0x439E	0xB252    SXTB	R2, R2
0x43A0	0x4903    LDR	R1, [PC, #12]
0x43A2	0x600A    STR	R2, [R1, #0]
;ReadWrite_Routines.c, 80 :: 		return data_r;
0x43A4	0xB240    SXTB	R0, R0
;ReadWrite_Routines.c, 81 :: 		}
L_end_read_ZIGBEE_long:
0x43A6	0xF8DDE000  LDR	LR, [SP, #0]
0x43AA	0xB001    ADD	SP, SP, #4
0x43AC	0x4770    BX	LR
0x43AE	0xBF00    NOP
0x43B0	0x81B44222  	CS+0
; end of _read_ZIGBEE_long
_usbCommunication:
;Kominikator.c, 31 :: 		void usbCommunication() {
0x66C0	0xB081    SUB	SP, SP, #4
0x66C2	0xF8CDE000  STR	LR, [SP, #0]
;Kominikator.c, 32 :: 		USB_Polling_Proc();
0x66C6	0xF7FFFB31  BL	_USB_Polling_Proc+0
;Kominikator.c, 34 :: 		if (HID_Read() != 0) {                                    //usb data recived
0x66CA	0xF7FFF9F1  BL	_HID_Read+0
0x66CE	0xB138    CBZ	R0, L_usbCommunication0
;Kominikator.c, 35 :: 		if (readbuff[2] == 0) { //Read request from server - usb polling protocol
0x66D0	0x4805    LDR	R0, [PC, #20]
0x66D2	0x7800    LDRB	R0, [R0, #0]
0x66D4	0xB910    CBNZ	R0, L_usbCommunication1
;Kominikator.c, 36 :: 		usbSend();
0x66D6	0xF7FFFA19  BL	_usbSend+0
;Kominikator.c, 37 :: 		} else {                                      //Data recived form server
0x66DA	0xE001    B	L_usbCommunication2
L_usbCommunication1:
;Kominikator.c, 38 :: 		beeSend();
0x66DC	0xF7FFFA4A  BL	_beeSend+0
;Kominikator.c, 39 :: 		}
L_usbCommunication2:
;Kominikator.c, 40 :: 		}
L_usbCommunication0:
;Kominikator.c, 41 :: 		}
L_end_usbCommunication:
0x66E0	0xF8DDE000  LDR	LR, [SP, #0]
0x66E4	0xB001    ADD	SP, SP, #4
0x66E6	0x4770    BX	LR
0x66E8	0x00F32000  	_readbuff+2
; end of _usbCommunication
_HID_Read:
;__Lib_USB_32F10x_CL.c, 161 :: 		
0x5AB0	0xB082    SUB	SP, SP, #8
0x5AB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 166 :: 		
; phandle start address is: 4 (R1)
0x5AB6	0x4913    LDR	R1, [PC, #76]
;__Lib_USB_32F10x_CL.c, 169 :: 		
0x5AB8	0xF5017088  ADD	R0, R1, #272
0x5ABC	0x1C80    ADDS	R0, R0, #2
0x5ABE	0x7800    LDRB	R0, [R0, #0]
0x5AC0	0x2803    CMP	R0, #3
0x5AC2	0xD001    BEQ	L_HID_Read496
; phandle end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 170 :: 		
0x5AC4	0x2000    MOVS	R0, #0
0x5AC6	0xE019    B	L_end_HID_Read
L_HID_Read496:
;__Lib_USB_32F10x_CL.c, 172 :: 		
; phandle start address is: 4 (R1)
0x5AC8	0xF5017088  ADD	R0, R1, #272
; phandle end address is: 4 (R1)
0x5ACC	0xF5007019  ADD	R0, R0, #612
0x5AD0	0x3028    ADDS	R0, #40
;__Lib_USB_32F10x_CL.c, 174 :: 		
0x5AD2	0x3018    ADDS	R0, #24
0x5AD4	0x6800    LDR	R0, [R0, #0]
0x5AD6	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 177 :: 		
0x5ADA	0xB280    UXTH	R0, R0
0x5ADC	0xB138    CBZ	R0, L_HID_Read497
;__Lib_USB_32F10x_CL.c, 180 :: 		
0x5ADE	0x480A    LDR	R0, [PC, #40]
0x5AE0	0x6800    LDR	R0, [R0, #0]
;__Lib_USB_32F10x_CL.c, 181 :: 		
0x5AE2	0x2340    MOVS	R3, #64
;__Lib_USB_32F10x_CL.c, 180 :: 		
0x5AE4	0x4602    MOV	R2, R0
;__Lib_USB_32F10x_CL.c, 179 :: 		
0x5AE6	0x2101    MOVS	R1, #1
;__Lib_USB_32F10x_CL.c, 178 :: 		
0x5AE8	0x4806    LDR	R0, [PC, #24]
;__Lib_USB_32F10x_CL.c, 181 :: 		
0x5AEA	0xF7FBF9B1  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
L_HID_Read497:
;__Lib_USB_32F10x_CL.c, 182 :: 		
0x5AEE	0x2000    MOVS	R0, _USB_INTERRUPT
0x5AF0	0xB910    CBNZ	R0, L_HID_Read498
;__Lib_USB_32F10x_CL.c, 183 :: 		
0x5AF2	0x4804    LDR	R0, [PC, #16]
0x5AF4	0xF7FEFC5E  BL	__Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler+0
L_HID_Read498:
;__Lib_USB_32F10x_CL.c, 185 :: 		
0x5AF8	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 186 :: 		
L_end_HID_Read:
0x5AFC	0xF8DDE000  LDR	LR, [SP, #0]
0x5B00	0xB002    ADD	SP, SP, #8
0x5B02	0x4770    BX	LR
0x5B04	0x02802000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x5B08	0x00382000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
; end of _HID_Read
__Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler:
;usb_dcd_int.c, 209 :: 		
0x43B4	0xB085    SUB	SP, SP, #20
0x43B6	0xF8CDE000  STR	LR, [SP, #0]
0x43BA	0x9004    STR	R0, [SP, #16]
;usb_dcd_int.c, 212 :: 		
0x43BC	0xF04F0100  MOV	R1, #0
0x43C0	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 214 :: 		
0x43C2	0x9804    LDR	R0, [SP, #16]
0x43C4	0xF000FCB2  BL	__Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode+0
0x43C8	0x2800    CMP	R0, #0
0x43CA	0xF00080A0  BEQ	L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler251
;usb_dcd_int.c, 216 :: 		
0x43CE	0x9804    LDR	R0, [SP, #16]
0x43D0	0xF000FD76  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr+0
0x43D4	0x9002    STR	R0, [SP, #8]
;usb_dcd_int.c, 217 :: 		
0x43D6	0x9902    LDR	R1, [SP, #8]
0x43D8	0xB909    CBNZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler252
;usb_dcd_int.c, 219 :: 		
0x43DA	0x2000    MOVS	R0, #0
0x43DC	0xE098    B	L_end_USBD_OTG_ISR_Handler
;usb_dcd_int.c, 220 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler252:
;usb_dcd_int.c, 222 :: 		
0x43DE	0xF89D200A  LDRB	R2, [SP, #10]
0x43E2	0xF3C201C0  UBFX	R1, R2, #3, #1
0x43E6	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler253
;usb_dcd_int.c, 224 :: 		
0x43E8	0x9804    LDR	R0, [SP, #16]
0x43EA	0xF000FCB3  BL	__Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR+0
0x43EE	0x9903    LDR	R1, [SP, #12]
0x43F0	0x4301    ORRS	R1, R0
0x43F2	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 225 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler253:
;usb_dcd_int.c, 227 :: 		
0x43F4	0xF89D200A  LDRB	R2, [SP, #10]
0x43F8	0xF3C20180  UBFX	R1, R2, #2, #1
0x43FC	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler254
;usb_dcd_int.c, 229 :: 		
0x43FE	0x9804    LDR	R0, [SP, #16]
0x4400	0xF000FD6E  BL	__Lib_USB_32F10x_CL_DCD_HandleInEP_ISR+0
0x4404	0x9903    LDR	R1, [SP, #12]
0x4406	0x4301    ORRS	R1, R0
0x4408	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 230 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler254:
;usb_dcd_int.c, 232 :: 		
0x440A	0xF89D2008  LDRB	R2, [SP, #8]
0x440E	0xF3C20140  UBFX	R1, R2, #1, #1
0x4412	0xB171    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler255
;usb_dcd_int.c, 237 :: 		
0x4414	0x2100    MOVS	R1, #0
0x4416	0x9101    STR	R1, [SP, #4]
;usb_dcd_int.c, 238 :: 		
0x4418	0xF89D1004  LDRB	R1, [SP, #4]
0x441C	0xF0410102  ORR	R1, R1, #2
0x4420	0xF88D1004  STRB	R1, [SP, #4]
;usb_dcd_int.c, 239 :: 		
0x4424	0x9904    LDR	R1, [SP, #16]
0x4426	0x310C    ADDS	R1, #12
0x4428	0x6809    LDR	R1, [R1, #0]
0x442A	0xF2010214  ADDW	R2, R1, #20
0x442E	0x9901    LDR	R1, [SP, #4]
0x4430	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 240 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler255:
;usb_dcd_int.c, 242 :: 		
0x4432	0xF89D200B  LDRB	R2, [SP, #11]
0x4436	0xF3C211C0  UBFX	R1, R2, #7, #1
0x443A	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler256
;usb_dcd_int.c, 244 :: 		
0x443C	0x9804    LDR	R0, [SP, #16]
0x443E	0xF000FF53  BL	__Lib_USB_32F10x_CL_DCD_HandleResume_ISR+0
0x4442	0x9903    LDR	R1, [SP, #12]
0x4444	0x4301    ORRS	R1, R0
0x4446	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 245 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler256:
;usb_dcd_int.c, 247 :: 		
0x4448	0xF89D2009  LDRB	R2, [SP, #9]
0x444C	0xF3C201C0  UBFX	R1, R2, #3, #1
0x4450	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler257
;usb_dcd_int.c, 249 :: 		
0x4452	0x9804    LDR	R0, [SP, #16]
0x4454	0xF000FE36  BL	__Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR+0
0x4458	0x9903    LDR	R1, [SP, #12]
0x445A	0x4301    ORRS	R1, R0
0x445C	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 250 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler257:
;usb_dcd_int.c, 251 :: 		
0x445E	0xF89D2008  LDRB	R2, [SP, #8]
0x4462	0xF3C201C0  UBFX	R1, R2, #3, #1
0x4466	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler258
;usb_dcd_int.c, 253 :: 		
0x4468	0x9804    LDR	R0, [SP, #16]
0x446A	0xF000FE99  BL	__Lib_USB_32F10x_CL_DCD_HandleSof_ISR+0
0x446E	0x9903    LDR	R1, [SP, #12]
0x4470	0x4301    ORRS	R1, R0
0x4472	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 255 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler258:
;usb_dcd_int.c, 257 :: 		
0x4474	0xF89D2008  LDRB	R2, [SP, #8]
0x4478	0xF3C21100  UBFX	R1, R2, #4, #1
0x447C	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler259
;usb_dcd_int.c, 259 :: 		
0x447E	0x9804    LDR	R0, [SP, #16]
0x4480	0xF000FB56  BL	__Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR+0
0x4484	0x9903    LDR	R1, [SP, #12]
0x4486	0x4301    ORRS	R1, R0
0x4488	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 261 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler259:
;usb_dcd_int.c, 263 :: 		
0x448A	0xF89D2009  LDRB	R2, [SP, #9]
0x448E	0xF3C21100  UBFX	R1, R2, #4, #1
0x4492	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler260
;usb_dcd_int.c, 265 :: 		
0x4494	0x9804    LDR	R0, [SP, #16]
0x4496	0xF000FA3D  BL	__Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR+0
0x449A	0x9903    LDR	R1, [SP, #12]
0x449C	0x4301    ORRS	R1, R0
0x449E	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 267 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler260:
;usb_dcd_int.c, 268 :: 		
0x44A0	0xF89D2009  LDRB	R2, [SP, #9]
0x44A4	0xF3C21140  UBFX	R1, R2, #5, #1
0x44A8	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler261
;usb_dcd_int.c, 270 :: 		
0x44AA	0x9804    LDR	R0, [SP, #16]
0x44AC	0xF000FAF6  BL	__Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR+0
0x44B0	0x9903    LDR	R1, [SP, #12]
0x44B2	0x4301    ORRS	R1, R0
0x44B4	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 271 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler261:
;usb_dcd_int.c, 273 :: 		
0x44B6	0xF89D200A  LDRB	R2, [SP, #10]
0x44BA	0xF3C21100  UBFX	R1, R2, #4, #1
0x44BE	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler262
;usb_dcd_int.c, 275 :: 		
0x44C0	0x9804    LDR	R0, [SP, #16]
0x44C2	0xF000FC13  BL	__Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR+0
0x44C6	0x9903    LDR	R1, [SP, #12]
0x44C8	0x4301    ORRS	R1, R0
0x44CA	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 276 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler262:
;usb_dcd_int.c, 278 :: 		
0x44CC	0xF89D200A  LDRB	R2, [SP, #10]
0x44D0	0xF3C21140  UBFX	R1, R2, #5, #1
0x44D4	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler263
;usb_dcd_int.c, 280 :: 		
0x44D6	0x9804    LDR	R0, [SP, #16]
0x44D8	0xF000FBC4  BL	__Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR+0
0x44DC	0x9903    LDR	R1, [SP, #12]
0x44DE	0x4301    ORRS	R1, R0
0x44E0	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 281 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler263:
;usb_dcd_int.c, 283 :: 		
0x44E2	0xF89D200B  LDRB	R2, [SP, #11]
0x44E6	0xF3C21180  UBFX	R1, R2, #6, #1
0x44EA	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler264
;usb_dcd_int.c, 285 :: 		
0x44EC	0x9804    LDR	R0, [SP, #16]
0x44EE	0xF000FBD9  BL	__Lib_USB_32F10x_CL_DCD_SessionRequest_ISR+0
0x44F2	0x9903    LDR	R1, [SP, #12]
0x44F4	0x4301    ORRS	R1, R0
0x44F6	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 286 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler264:
;usb_dcd_int.c, 288 :: 		
0x44F8	0xF89D2008  LDRB	R2, [SP, #8]
0x44FC	0xF3C20180  UBFX	R1, R2, #2, #1
0x4500	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler265
;usb_dcd_int.c, 290 :: 		
0x4502	0x9804    LDR	R0, [SP, #16]
0x4504	0xF001F846  BL	__Lib_USB_32F10x_CL_DCD_OTG_ISR+0
0x4508	0x9903    LDR	R1, [SP, #12]
0x450A	0x4301    ORRS	R1, R0
0x450C	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 291 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler265:
;usb_dcd_int.c, 293 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler251:
;usb_dcd_int.c, 294 :: 		
0x450E	0x9803    LDR	R0, [SP, #12]
;usb_dcd_int.c, 295 :: 		
L_end_USBD_OTG_ISR_Handler:
0x4510	0xF8DDE000  LDR	LR, [SP, #0]
0x4514	0xB005    ADD	SP, SP, #20
0x4516	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler
_usbSend:
;Kominikator.c, 43 :: 		void usbSend() {
0x5B0C	0xB083    SUB	SP, SP, #12
0x5B0E	0xF8CDE000  STR	LR, [SP, #0]
;Kominikator.c, 44 :: 		writebuff[0] = BEE_RECIVED_DATA[0];
0x5B12	0x4812    LDR	R0, [PC, #72]
0x5B14	0xF9901000  LDRSB	R1, [R0, #0]
0x5B18	0x4811    LDR	R0, [PC, #68]
0x5B1A	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 45 :: 		writebuff[1] = BEE_RECIVED_DATA[1];
0x5B1C	0x4811    LDR	R0, [PC, #68]
0x5B1E	0x9002    STR	R0, [SP, #8]
0x5B20	0xF9901000  LDRSB	R1, [R0, #0]
0x5B24	0x4810    LDR	R0, [PC, #64]
0x5B26	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 46 :: 		writebuff[2] = BEE_RECIVED_DATA[2];
0x5B28	0x4810    LDR	R0, [PC, #64]
0x5B2A	0x9001    STR	R0, [SP, #4]
0x5B2C	0xF9901000  LDRSB	R1, [R0, #0]
0x5B30	0x480F    LDR	R0, [PC, #60]
0x5B32	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 48 :: 		HID_Write(&writebuff, 64);
0x5B34	0x2140    MOVS	R1, #64
0x5B36	0x480A    LDR	R0, [PC, #40]
0x5B38	0xF7FEFB32  BL	_HID_Write+0
;Kominikator.c, 50 :: 		BEE_RECIVED_DATA[0] = 0;
0x5B3C	0x2100    MOVS	R1, #0
0x5B3E	0xB249    SXTB	R1, R1
0x5B40	0x4806    LDR	R0, [PC, #24]
0x5B42	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 51 :: 		BEE_RECIVED_DATA[1] = 0;
0x5B44	0x2100    MOVS	R1, #0
0x5B46	0xB249    SXTB	R1, R1
0x5B48	0x9802    LDR	R0, [SP, #8]
0x5B4A	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 52 :: 		BEE_RECIVED_DATA[2] = 0;
0x5B4C	0x2100    MOVS	R1, #0
0x5B4E	0xB249    SXTB	R1, R1
0x5B50	0x9801    LDR	R0, [SP, #4]
0x5B52	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 53 :: 		}
L_end_usbSend:
0x5B54	0xF8DDE000  LDR	LR, [SP, #0]
0x5B58	0xB003    ADD	SP, SP, #12
0x5B5A	0x4770    BX	LR
0x5B5C	0x01322000  	_BEE_RECIVED_DATA+0
0x5B60	0x01B62000  	_writebuff+0
0x5B64	0x01332000  	_BEE_RECIVED_DATA+1
0x5B68	0x01B72000  	_writebuff+1
0x5B6C	0x01342000  	_BEE_RECIVED_DATA+2
0x5B70	0x01B82000  	_writebuff+2
; end of _usbSend
_HID_Write:
;__Lib_USB_32F10x_CL.c, 188 :: 		
; len start address is: 4 (R1)
; writebuff start address is: 0 (R0)
0x41A0	0xB082    SUB	SP, SP, #8
0x41A2	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 4 (R1)
; writebuff end address is: 0 (R0)
; writebuff start address is: 0 (R0)
; len start address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 193 :: 		
; phandle start address is: 44 (R11)
0x41A6	0xF8DFB060  LDR	R11, [PC, #96]
;__Lib_USB_32F10x_CL.c, 196 :: 		
0x41AA	0xF50B7288  ADD	R2, R11, #272
0x41AE	0x1C92    ADDS	R2, R2, #2
0x41B0	0x7812    LDRB	R2, [R2, #0]
0x41B2	0x2A03    CMP	R2, #3
0x41B4	0xD001    BEQ	L_HID_Write499
; writebuff end address is: 0 (R0)
; len end address is: 4 (R1)
; phandle end address is: 44 (R11)
;__Lib_USB_32F10x_CL.c, 197 :: 		
0x41B6	0x2000    MOVS	R0, #0
0x41B8	0xE021    B	L_end_HID_Write
L_HID_Write499:
;__Lib_USB_32F10x_CL.c, 199 :: 		
; phandle start address is: 44 (R11)
; len start address is: 4 (R1)
; writebuff start address is: 0 (R0)
0x41BA	0xB2CA    UXTB	R2, R1
; len end address is: 4 (R1)
0x41BC	0x4601    MOV	R1, R0
; writebuff end address is: 0 (R0)
0x41BE	0x4812    LDR	R0, [PC, #72]
0x41C0	0xF7FDFEAE  BL	__Lib_USB_32F10x_CL_USBD_HID_SendReport+0
;__Lib_USB_32F10x_CL.c, 201 :: 		
0x41C4	0xF50B7088  ADD	R0, R11, #272
; phandle end address is: 44 (R11)
0x41C8	0x300C    ADDS	R0, #12
0x41CA	0x3028    ADDS	R0, #40
; ep start address is: 0 (R0)
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 203 :: 		
L_HID_Write500:
;__Lib_USB_32F10x_CL.c, 204 :: 		
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
0x41CC	0x2200    MOVS	R2, _USB_INTERRUPT
0x41CE	0xB922    CBNZ	R2, L_HID_Write502
; ep end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 205 :: 		
; ep start address is: 0 (R0)
0x41D0	0x9001    STR	R0, [SP, #4]
0x41D2	0x480D    LDR	R0, [PC, #52]
0x41D4	0xF000F8EE  BL	__Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler+0
0x41D8	0x9801    LDR	R0, [SP, #4]
L_HID_Write502:
;__Lib_USB_32F10x_CL.c, 206 :: 		
0x41DA	0xF2000218  ADDW	R2, R0, #24
0x41DE	0x6812    LDR	R2, [R2, #0]
; cnt start address is: 4 (R1)
0x41E0	0xB2D1    UXTB	R1, R2
;__Lib_USB_32F10x_CL.c, 207 :: 		
0x41E2	0xB2D2    UXTB	R2, R2
0x41E4	0xB10A    CBZ	R2, L_HID_Write503
; ep end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 208 :: 		
0x41E6	0xB2C8    UXTB	R0, R1
; cnt end address is: 4 (R1)
0x41E8	0xE009    B	L_end_HID_Write
L_HID_Write503:
;__Lib_USB_32F10x_CL.c, 209 :: 		
; ep start address is: 0 (R0)
0x41EA	0x4A08    LDR	R2, [PC, #32]
0x41EC	0x6812    LDR	R2, [R2, #0]
0x41EE	0x2A00    CMP	R2, #0
0x41F0	0xD000    BEQ	L_HID_Write504
;__Lib_USB_32F10x_CL.c, 210 :: 		
0x41F2	0xE000    B	L_HID_Write501
L_HID_Write504:
;__Lib_USB_32F10x_CL.c, 211 :: 		
0x41F4	0xE7EA    B	L_HID_Write500
L_HID_Write501:
;__Lib_USB_32F10x_CL.c, 212 :: 		
0x41F6	0xF2000218  ADDW	R2, R0, #24
; ep end address is: 0 (R0)
0x41FA	0x6812    LDR	R2, [R2, #0]
0x41FC	0xB2D0    UXTB	R0, R2
;__Lib_USB_32F10x_CL.c, 213 :: 		
L_end_HID_Write:
0x41FE	0xF8DDE000  LDR	LR, [SP, #0]
0x4202	0xB002    ADD	SP, SP, #8
0x4204	0x4770    BX	LR
0x4206	0xBF00    NOP
0x4208	0x02802000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x420C	0x003C2000  	__Lib_USB_32F10x_CL__USB_Stop_Waiting+0
; end of _HID_Write
__Lib_USB_32F10x_CL_USBD_HID_SendReport:
;usbd_hid_core.c, 440 :: 		
; len start address is: 8 (R2)
; report start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1F20	0xB081    SUB	SP, SP, #4
0x1F22	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; report end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; report start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_hid_core.c, 442 :: 		
0x1F26	0xF5007388  ADD	R3, R0, #272
0x1F2A	0x1C9B    ADDS	R3, R3, #2
0x1F2C	0x781B    LDRB	R3, [R3, #0]
0x1F2E	0x2B03    CMP	R3, #3
0x1F30	0xD104    BNE	L___Lib_USB_32F10x_CL_USBD_HID_SendReport338
;usbd_hid_core.c, 444 :: 		
0x1F32	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
0x1F34	0x460A    MOV	R2, R1
; report end address is: 4 (R1)
0x1F36	0x2181    MOVS	R1, #129
; pdev end address is: 0 (R0)
0x1F38	0xF7FFF806  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_hid_core.c, 445 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_SendReport338:
;usbd_hid_core.c, 446 :: 		
0x1F3C	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 447 :: 		
L_end_USBD_HID_SendReport:
0x1F3E	0xF8DDE000  LDR	LR, [SP, #0]
0x1F42	0xB001    ADD	SP, SP, #4
0x1F44	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_HID_SendReport
_beeSend:
;Kominikator.c, 55 :: 		void beeSend() {
0x5B74	0xB083    SUB	SP, SP, #12
0x5B76	0xF8CDE000  STR	LR, [SP, #0]
;Kominikator.c, 57 :: 		DATA_TX[0] = readbuff[0];
0x5B7A	0x480E    LDR	R0, [PC, #56]
0x5B7C	0x7801    LDRB	R1, [R0, #0]
0x5B7E	0x480E    LDR	R0, [PC, #56]
0x5B80	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 58 :: 		DATA_TX[1] = readbuff[1];
0x5B82	0x480E    LDR	R0, [PC, #56]
0x5B84	0x9002    STR	R0, [SP, #8]
0x5B86	0x7801    LDRB	R1, [R0, #0]
0x5B88	0x480D    LDR	R0, [PC, #52]
0x5B8A	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 59 :: 		DATA_TX[2] = readbuff[2];
0x5B8C	0x480D    LDR	R0, [PC, #52]
0x5B8E	0x9001    STR	R0, [SP, #4]
0x5B90	0x7801    LDRB	R1, [R0, #0]
0x5B92	0x480D    LDR	R0, [PC, #52]
0x5B94	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 61 :: 		write_TX_normal_FIFO();
0x5B96	0xF7FEFB3B  BL	_write_TX_normal_FIFO+0
;Kominikator.c, 63 :: 		readbuff[0] = 0;
0x5B9A	0x2100    MOVS	R1, #0
0x5B9C	0x4805    LDR	R0, [PC, #20]
0x5B9E	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 64 :: 		readbuff[1] = 0;
0x5BA0	0x2100    MOVS	R1, #0
0x5BA2	0x9802    LDR	R0, [SP, #8]
0x5BA4	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 65 :: 		readbuff[2] = 0;
0x5BA6	0x2100    MOVS	R1, #0
0x5BA8	0x9801    LDR	R0, [SP, #4]
0x5BAA	0x7001    STRB	R1, [R0, #0]
;Kominikator.c, 67 :: 		}
L_end_beeSend:
0x5BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x5BB0	0xB003    ADD	SP, SP, #12
0x5BB2	0x4770    BX	LR
0x5BB4	0x00F12000  	_readbuff+0
0x5BB8	0x00EE2000  	_DATA_TX+0
0x5BBC	0x00F22000  	_readbuff+1
0x5BC0	0x00EF2000  	_DATA_TX+1
0x5BC4	0x00F32000  	_readbuff+2
0x5BC8	0x00F02000  	_DATA_TX+2
; end of _beeSend
_write_TX_normal_FIFO:
;ReadWrite_Routines.c, 123 :: 		void write_TX_normal_FIFO() {
0x4210	0xB081    SUB	SP, SP, #4
0x4212	0xF8CDE000  STR	LR, [SP, #0]
;ReadWrite_Routines.c, 124 :: 		int i = 0;
;ReadWrite_Routines.c, 126 :: 		data_TX_normal_FIFO[0]  = HEADER_LENGHT;
0x4216	0x210B    MOVS	R1, #11
0x4218	0xB249    SXTB	R1, R1
0x421A	0x4833    LDR	R0, [PC, #204]
0x421C	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 127 :: 		data_TX_normal_FIFO[1]  = HEADER_LENGHT + DATA_LENGHT;
0x421E	0x210E    MOVS	R1, #14
0x4220	0xB249    SXTB	R1, R1
0x4222	0x4832    LDR	R0, [PC, #200]
0x4224	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 128 :: 		data_TX_normal_FIFO[2]  = 0x01;                        // control frame
0x4226	0x2101    MOVS	R1, #1
0x4228	0xB249    SXTB	R1, R1
0x422A	0x4831    LDR	R0, [PC, #196]
0x422C	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 129 :: 		data_TX_normal_FIFO[3]  = 0x88;
0x422E	0x2188    MOVS	R1, #136
0x4230	0xB249    SXTB	R1, R1
0x4232	0x4830    LDR	R0, [PC, #192]
0x4234	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 130 :: 		data_TX_normal_FIFO[4]  = SEQ_NUMBER;                  // sequence number
0x4236	0x4830    LDR	R0, [PC, #192]
0x4238	0xF9901000  LDRSB	R1, [R0, #0]
0x423C	0x482F    LDR	R0, [PC, #188]
0x423E	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 131 :: 		data_TX_normal_FIFO[5]  = PAN_ID_2[1];                 // destinatoin pan
0x4240	0x482F    LDR	R0, [PC, #188]
0x4242	0xF9901000  LDRSB	R1, [R0, #0]
0x4246	0x482F    LDR	R0, [PC, #188]
0x4248	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 132 :: 		data_TX_normal_FIFO[6]  = PAN_ID_2[0];
0x424A	0x482F    LDR	R0, [PC, #188]
0x424C	0xF9901000  LDRSB	R1, [R0, #0]
0x4250	0x482E    LDR	R0, [PC, #184]
0x4252	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 133 :: 		data_TX_normal_FIFO[7]  = ADDRESS_short_2[0];          // destination address
0x4254	0x482E    LDR	R0, [PC, #184]
0x4256	0xF9901000  LDRSB	R1, [R0, #0]
0x425A	0x482E    LDR	R0, [PC, #184]
0x425C	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 134 :: 		data_TX_normal_FIFO[8]  = ADDRESS_short_2[1];
0x425E	0x482E    LDR	R0, [PC, #184]
0x4260	0xF9901000  LDRSB	R1, [R0, #0]
0x4264	0x482D    LDR	R0, [PC, #180]
0x4266	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 135 :: 		data_TX_normal_FIFO[9]  = PAN_ID_1[0];                 // source pan
0x4268	0x482D    LDR	R0, [PC, #180]
0x426A	0xF9901000  LDRSB	R1, [R0, #0]
0x426E	0x482D    LDR	R0, [PC, #180]
0x4270	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 136 :: 		data_TX_normal_FIFO[10] = PAN_ID_1[1];
0x4272	0x482D    LDR	R0, [PC, #180]
0x4274	0xF9901000  LDRSB	R1, [R0, #0]
0x4278	0x482C    LDR	R0, [PC, #176]
0x427A	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 137 :: 		data_TX_normal_FIFO[11] = ADDRESS_short_1[0];          // source address
0x427C	0x482C    LDR	R0, [PC, #176]
0x427E	0xF9901000  LDRSB	R1, [R0, #0]
0x4282	0x482C    LDR	R0, [PC, #176]
0x4284	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 138 :: 		data_TX_normal_FIFO[12] = ADDRESS_short_1[1];
0x4286	0x482C    LDR	R0, [PC, #176]
0x4288	0xF9901000  LDRSB	R1, [R0, #0]
0x428C	0x482B    LDR	R0, [PC, #172]
0x428E	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 139 :: 		data_TX_normal_FIFO[13] = DATA_TX[0];                  // data
0x4290	0x482B    LDR	R0, [PC, #172]
0x4292	0xF9901000  LDRSB	R1, [R0, #0]
0x4296	0x482B    LDR	R0, [PC, #172]
0x4298	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 140 :: 		data_TX_normal_FIFO[14] = DATA_TX[1];
0x429A	0x482B    LDR	R0, [PC, #172]
0x429C	0xF9901000  LDRSB	R1, [R0, #0]
0x42A0	0x482A    LDR	R0, [PC, #168]
0x42A2	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 141 :: 		data_TX_normal_FIFO[15] = DATA_TX[2];
0x42A4	0x482A    LDR	R0, [PC, #168]
0x42A6	0xF9901000  LDRSB	R1, [R0, #0]
0x42AA	0x482A    LDR	R0, [PC, #168]
0x42AC	0x7001    STRB	R1, [R0, #0]
;ReadWrite_Routines.c, 142 :: 		for(i = 0; i < (HEADER_LENGHT + DATA_LENGHT + 2); i++) {
; i start address is: 24 (R6)
0x42AE	0x2600    MOVS	R6, #0
0x42B0	0xB236    SXTH	R6, R6
; i end address is: 24 (R6)
L_write_TX_normal_FIFO5:
; i start address is: 24 (R6)
0x42B2	0x2E10    CMP	R6, #16
0x42B4	0xDA0D    BGE	L_write_TX_normal_FIFO6
;ReadWrite_Routines.c, 143 :: 		write_ZIGBEE_long(address_TX_normal_FIFO + i, data_TX_normal_FIFO[i]); // write frame into normal FIFO
0x42B6	0x480C    LDR	R0, [PC, #48]
0x42B8	0x1980    ADDS	R0, R0, R6
0x42BA	0xF9900000  LDRSB	R0, [R0, #0]
0x42BE	0xB241    SXTB	R1, R0
0x42C0	0x4825    LDR	R0, [PC, #148]
0x42C2	0xF9B00000  LDRSH	R0, [R0, #0]
0x42C6	0x1980    ADDS	R0, R0, R6
0x42C8	0xF7FDFDC8  BL	_write_ZIGBEE_long+0
;ReadWrite_Routines.c, 142 :: 		for(i = 0; i < (HEADER_LENGHT + DATA_LENGHT + 2); i++) {
0x42CC	0x1C76    ADDS	R6, R6, #1
0x42CE	0xB236    SXTH	R6, R6
;ReadWrite_Routines.c, 144 :: 		}
; i end address is: 24 (R6)
0x42D0	0xE7EF    B	L_write_TX_normal_FIFO5
L_write_TX_normal_FIFO6:
;ReadWrite_Routines.c, 146 :: 		set_not_ACK();
0x42D2	0xF7FDFDEF  BL	_set_not_ACK+0
;ReadWrite_Routines.c, 147 :: 		set_not_encrypt();
0x42D6	0xF7FDFDFF  BL	_set_not_encrypt+0
;ReadWrite_Routines.c, 148 :: 		start_transmit();
0x42DA	0xF7FDFE0F  BL	_start_transmit+0
;ReadWrite_Routines.c, 149 :: 		}
L_end_write_TX_normal_FIFO:
0x42DE	0xF8DDE000  LDR	LR, [SP, #0]
0x42E2	0xB001    ADD	SP, SP, #4
0x42E4	0x4770    BX	LR
0x42E6	0xBF00    NOP
0x42E8	0x02092000  	_data_TX_normal_FIFO+0
0x42EC	0x020A2000  	_data_TX_normal_FIFO+1
0x42F0	0x020B2000  	_data_TX_normal_FIFO+2
0x42F4	0x020C2000  	_data_TX_normal_FIFO+3
0x42F8	0x00D02000  	_SEQ_NUMBER+0
0x42FC	0x020D2000  	_data_TX_normal_FIFO+4
0x4300	0x00DD2000  	_PAN_ID_2+1
0x4304	0x020E2000  	_data_TX_normal_FIFO+5
0x4308	0x00DC2000  	_PAN_ID_2+0
0x430C	0x020F2000  	_data_TX_normal_FIFO+6
0x4310	0x00D82000  	_ADDRESS_short_2+0
0x4314	0x02102000  	_data_TX_normal_FIFO+7
0x4318	0x00D92000  	_ADDRESS_short_2+1
0x431C	0x02112000  	_data_TX_normal_FIFO+8
0x4320	0x00DA2000  	_PAN_ID_1+0
0x4324	0x02122000  	_data_TX_normal_FIFO+9
0x4328	0x00DB2000  	_PAN_ID_1+1
0x432C	0x02132000  	_data_TX_normal_FIFO+10
0x4330	0x00D62000  	_ADDRESS_short_1+0
0x4334	0x02142000  	_data_TX_normal_FIFO+11
0x4338	0x00D72000  	_ADDRESS_short_1+1
0x433C	0x02152000  	_data_TX_normal_FIFO+12
0x4340	0x00EE2000  	_DATA_TX+0
0x4344	0x02162000  	_data_TX_normal_FIFO+13
0x4348	0x00EF2000  	_DATA_TX+1
0x434C	0x02172000  	_data_TX_normal_FIFO+14
0x4350	0x00F02000  	_DATA_TX+2
0x4354	0x02182000  	_data_TX_normal_FIFO+15
0x4358	0x00D42000  	_address_TX_normal_FIFO+0
; end of _write_TX_normal_FIFO
_set_not_ACK:
;Misc_Routines.c, 191 :: 		void set_not_ACK() {
0x1EB4	0xB081    SUB	SP, SP, #4
0x1EB6	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 192 :: 		short int temp = 0;
;Misc_Routines.c, 194 :: 		temp = read_ZIGBEE_short(TXNCON);
0x1EBA	0x201B    MOVS	R0, #27
0x1EBC	0xB240    SXTB	R0, R0
0x1EBE	0xF002FBDD  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 195 :: 		temp = temp & (!0x04);              // 0x04 mask for set not ACK
0x1EC2	0xF0000000  AND	R0, R0, #0
;Misc_Routines.c, 196 :: 		write_ZIGBEE_short(TXNCON, temp);
0x1EC6	0xB241    SXTB	R1, R0
0x1EC8	0x201B    MOVS	R0, #27
0x1ECA	0xB240    SXTB	R0, R0
0x1ECC	0xF002FC36  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 197 :: 		}
L_end_set_not_ACK:
0x1ED0	0xF8DDE000  LDR	LR, [SP, #0]
0x1ED4	0xB001    ADD	SP, SP, #4
0x1ED6	0x4770    BX	LR
; end of _set_not_ACK
_set_not_encrypt:
;Misc_Routines.c, 210 :: 		void set_not_encrypt(void){
0x1ED8	0xB081    SUB	SP, SP, #4
0x1EDA	0xF8CDE000  STR	LR, [SP, #0]
;Misc_Routines.c, 211 :: 		short int temp = 0;
;Misc_Routines.c, 213 :: 		temp = read_ZIGBEE_short(TXNCON);
0x1EDE	0x201B    MOVS	R0, #27
0x1EE0	0xB240    SXTB	R0, R0
0x1EE2	0xF002FBCB  BL	_read_ZIGBEE_short+0
;Misc_Routines.c, 214 :: 		temp = temp & (!0x02);              // mask for set not encrypt
0x1EE6	0xF0000000  AND	R0, R0, #0
;Misc_Routines.c, 215 :: 		write_ZIGBEE_short(TXNCON, temp);
0x1EEA	0xB241    SXTB	R1, R0
0x1EEC	0x201B    MOVS	R0, #27
0x1EEE	0xB240    SXTB	R0, R0
0x1EF0	0xF002FC24  BL	_write_ZIGBEE_short+0
;Misc_Routines.c, 216 :: 		}
L_end_set_not_encrypt:
0x1EF4	0xF8DDE000  LDR	LR, [SP, #0]
0x1EF8	0xB001    ADD	SP, SP, #4
0x1EFA	0x4770    BX	LR
; end of _set_not_encrypt
_start_transmit:
;ReadWrite_Routines.c, 86 :: 		void start_transmit() {
0x1EFC	0xB081    SUB	SP, SP, #4
0x1EFE	0xF8CDE000  STR	LR, [SP, #0]
;ReadWrite_Routines.c, 87 :: 		short int temp = 0;
;ReadWrite_Routines.c, 89 :: 		temp = read_ZIGBEE_short(TXNCON);
0x1F02	0x201B    MOVS	R0, #27
0x1F04	0xB240    SXTB	R0, R0
0x1F06	0xF002FBB9  BL	_read_ZIGBEE_short+0
;ReadWrite_Routines.c, 90 :: 		temp = temp | 0x01;                 // mask for start transmit
0x1F0A	0xF0400001  ORR	R0, R0, #1
;ReadWrite_Routines.c, 91 :: 		write_ZIGBEE_short(TXNCON, temp);
0x1F0E	0xB241    SXTB	R1, R0
0x1F10	0x201B    MOVS	R0, #27
0x1F12	0xB240    SXTB	R0, R0
0x1F14	0xF002FC12  BL	_write_ZIGBEE_short+0
;ReadWrite_Routines.c, 92 :: 		}
L_end_start_transmit:
0x1F18	0xF8DDE000  LDR	LR, [SP, #0]
0x1F1C	0xB001    ADD	SP, SP, #4
0x1F1E	0x4770    BX	LR
; end of _start_transmit
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x6588	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x658A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x658E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x6592	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x6596	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x6598	0xB001    ADD	SP, SP, #4
0x659A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x6978	0xB081    SUB	SP, SP, #4
0x697A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x697E	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x6980	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x6982	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x6984	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x6986	0xF64B3080  MOVW	R0, #48000
0x698A	0x4281    CMP	R1, R0
0x698C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x698E	0x4846    LDR	R0, [PC, #280]
0x6990	0x6800    LDR	R0, [R0, #0]
0x6992	0xF0400102  ORR	R1, R0, #2
0x6996	0x4844    LDR	R0, [PC, #272]
0x6998	0x6001    STR	R1, [R0, #0]
0x699A	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x699C	0xF64550C0  MOVW	R0, #24000
0x69A0	0x4281    CMP	R1, R0
0x69A2	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x69A4	0x4840    LDR	R0, [PC, #256]
0x69A6	0x6800    LDR	R0, [R0, #0]
0x69A8	0xF0400101  ORR	R1, R0, #1
0x69AC	0x483E    LDR	R0, [PC, #248]
0x69AE	0x6001    STR	R1, [R0, #0]
0x69B0	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x69B2	0x483D    LDR	R0, [PC, #244]
0x69B4	0x6801    LDR	R1, [R0, #0]
0x69B6	0xF06F0007  MVN	R0, #7
0x69BA	0x4001    ANDS	R1, R0
0x69BC	0x483A    LDR	R0, [PC, #232]
0x69BE	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x69C0	0xF7FFFDAC  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x69C4	0x4839    LDR	R0, [PC, #228]
0x69C6	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x69C8	0x4839    LDR	R0, [PC, #228]
0x69CA	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x69CC	0x4839    LDR	R0, [PC, #228]
0x69CE	0xEA020100  AND	R1, R2, R0, LSL #0
0x69D2	0x4839    LDR	R0, [PC, #228]
0x69D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x69D6	0xF0020001  AND	R0, R2, #1
0x69DA	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x69DC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x69DE	0x4836    LDR	R0, [PC, #216]
0x69E0	0x6800    LDR	R0, [R0, #0]
0x69E2	0xF0000002  AND	R0, R0, #2
0x69E6	0x2800    CMP	R0, #0
0x69E8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x69EA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x69EC	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x69EE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x69F0	0xF4023080  AND	R0, R2, #65536
0x69F4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x69F6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x69F8	0x482F    LDR	R0, [PC, #188]
0x69FA	0x6800    LDR	R0, [R0, #0]
0x69FC	0xF4003000  AND	R0, R0, #131072
0x6A00	0x2800    CMP	R0, #0
0x6A02	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x6A04	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x6A06	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x6A08	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x6A0A	0xF0025080  AND	R0, R2, #268435456
0x6A0E	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x6A10	0x4829    LDR	R0, [PC, #164]
0x6A12	0x6800    LDR	R0, [R0, #0]
0x6A14	0xF0405180  ORR	R1, R0, #268435456
0x6A18	0x4827    LDR	R0, [PC, #156]
0x6A1A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x6A1C	0x4826    LDR	R0, [PC, #152]
0x6A1E	0x6800    LDR	R0, [R0, #0]
0x6A20	0xF0005000  AND	R0, R0, #536870912
0x6A24	0x2800    CMP	R0, #0
0x6A26	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x6A28	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x6A2A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x6A2C	0xF0026080  AND	R0, R2, #67108864
0x6A30	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x6A32	0x4821    LDR	R0, [PC, #132]
0x6A34	0x6800    LDR	R0, [R0, #0]
0x6A36	0xF0406180  ORR	R1, R0, #67108864
0x6A3A	0x481F    LDR	R0, [PC, #124]
0x6A3C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x6A3E	0x4611    MOV	R1, R2
0x6A40	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x6A42	0x481D    LDR	R0, [PC, #116]
0x6A44	0x6800    LDR	R0, [R0, #0]
0x6A46	0xF0006000  AND	R0, R0, #134217728
0x6A4A	0x2800    CMP	R0, #0
0x6A4C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x6A4E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x6A50	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x6A52	0x4611    MOV	R1, R2
0x6A54	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x6A56	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x6A5A	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x6A5C	0x4816    LDR	R0, [PC, #88]
0x6A5E	0x6800    LDR	R0, [R0, #0]
0x6A60	0xF0407180  ORR	R1, R0, #16777216
0x6A64	0x4814    LDR	R0, [PC, #80]
0x6A66	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x6A68	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x6A6A	0x4813    LDR	R0, [PC, #76]
0x6A6C	0x6800    LDR	R0, [R0, #0]
0x6A6E	0xF0007000  AND	R0, R0, #33554432
0x6A72	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x6A74	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x6A76	0x460A    MOV	R2, R1
0x6A78	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x6A7A	0x480C    LDR	R0, [PC, #48]
0x6A7C	0x6800    LDR	R0, [R0, #0]
0x6A7E	0xF000010C  AND	R1, R0, #12
0x6A82	0x0090    LSLS	R0, R2, #2
0x6A84	0xF000000C  AND	R0, R0, #12
0x6A88	0x4281    CMP	R1, R0
0x6A8A	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x6A8C	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x6A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x6A92	0xB001    ADD	SP, SP, #4
0x6A94	0x4770    BX	LR
0x6A96	0xBF00    NOP
0x6A98	0x00811501  	#352387201
0x6A9C	0x8402091D  	#152929282
0x6AA0	0xF6440001  	#128580
0x6AA4	0x19400001  	#72000
0x6AA8	0x20004002  	FLASH_ACR+0
0x6AAC	0x10044002  	RCC_CFGR+0
0x6AB0	0x102C4002  	RCC_CFGR2+0
0x6AB4	0xFFFF000F  	#1048575
0x6AB8	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x651C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x651E	0x4815    LDR	R0, [PC, #84]
0x6520	0x6800    LDR	R0, [R0, #0]
0x6522	0xF0400101  ORR	R1, R0, #1
0x6526	0x4813    LDR	R0, [PC, #76]
0x6528	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x652A	0x4913    LDR	R1, [PC, #76]
0x652C	0x4813    LDR	R0, [PC, #76]
0x652E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x6530	0x4810    LDR	R0, [PC, #64]
0x6532	0x6801    LDR	R1, [R0, #0]
0x6534	0x4812    LDR	R0, [PC, #72]
0x6536	0x4001    ANDS	R1, R0
0x6538	0x480E    LDR	R0, [PC, #56]
0x653A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x653C	0x480D    LDR	R0, [PC, #52]
0x653E	0x6801    LDR	R1, [R0, #0]
0x6540	0xF46F2080  MVN	R0, #262144
0x6544	0x4001    ANDS	R1, R0
0x6546	0x480B    LDR	R0, [PC, #44]
0x6548	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x654A	0x480C    LDR	R0, [PC, #48]
0x654C	0x6801    LDR	R1, [R0, #0]
0x654E	0xF46F00FE  MVN	R0, #8323072
0x6552	0x4001    ANDS	R1, R0
0x6554	0x4809    LDR	R0, [PC, #36]
0x6556	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x6558	0x4806    LDR	R0, [PC, #24]
0x655A	0x6801    LDR	R1, [R0, #0]
0x655C	0xF06F50A0  MVN	R0, #335544320
0x6560	0x4001    ANDS	R1, R0
0x6562	0x4804    LDR	R0, [PC, #16]
0x6564	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x6566	0xF04F0100  MOV	R1, #0
0x656A	0x4806    LDR	R0, [PC, #24]
0x656C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x656E	0xB001    ADD	SP, SP, #4
0x6570	0x4770    BX	LR
0x6572	0xBF00    NOP
0x6574	0x10004002  	RCC_CR+0
0x6578	0x0000F0FF  	#-251723776
0x657C	0x10044002  	RCC_CFGR+0
0x6580	0xFFFFFEF6  	#-17367041
0x6584	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x6890	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x6892	0x4902    LDR	R1, [PC, #8]
0x6894	0x4802    LDR	R0, [PC, #8]
0x6896	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x6898	0xB001    ADD	SP, SP, #4
0x689A	0x4770    BX	LR
0x689C	0x19400001  	#72000
0x68A0	0x02342000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x6888	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x688A	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x688C	0xB001    ADD	SP, SP, #4
0x688E	0x4770    BX	LR
; end of ___GenExcept
0x7520	0xB500    PUSH	(R14)
0x7522	0xF8DFB024  LDR	R11, [PC, #36]
0x7526	0xF8DFA024  LDR	R10, [PC, #36]
0x752A	0xF8DFC024  LDR	R12, [PC, #36]
0x752E	0xF7FFF82B  BL	25992
0x7532	0xF8DFB020  LDR	R11, [PC, #32]
0x7536	0xF8DFA020  LDR	R10, [PC, #32]
0x753A	0xF8DFC020  LDR	R12, [PC, #32]
0x753E	0xF7FFF823  BL	25992
0x7542	0xBD00    POP	(R15)
0x7544	0x4770    BX	LR
0x7546	0xBF00    NOP
0x7548	0x00002000  	#536870912
0x754C	0x004A2000  	#536870986
0x7550	0x74240000  	#29732
0x7554	0x004C2000  	#536870988
0x7558	0x00D02000  	#536871120
0x755C	0x73340000  	#29492
0x75BC	0xB500    PUSH	(R14)
0x75BE	0xF8DFB010  LDR	R11, [PC, #16]
0x75C2	0xF8DFA010  LDR	R10, [PC, #16]
0x75C6	0xF7FEFFE9  BL	26012
0x75CA	0xBD00    POP	(R15)
0x75CC	0x4770    BX	LR
0x75CE	0xBF00    NOP
0x75D0	0x00002000  	#536870912
0x75D4	0x08782000  	#536873080
;__Lib_USB_32F10x_CL.c,261 :: __Lib_USB_32F10x_CL_emptyStr [1]
0x02CE	0x00 ;__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_emptyStr
;USBdsc.c,126 :: _strd1 [4]
0x0C72	0x04090304 ;_strd1+0
; end of _strd1
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x6ABC	0x00200000 ;_TFT_defaultFont+0
0x6AC0	0x0010007F ;_TFT_defaultFont+4
0x6AC4	0x00018801 ;_TFT_defaultFont+8
0x6AC8	0x00019803 ;_TFT_defaultFont+12
0x6ACC	0x0001A805 ;_TFT_defaultFont+16
0x6AD0	0x0001B808 ;_TFT_defaultFont+20
0x6AD4	0x0001C807 ;_TFT_defaultFont+24
0x6AD8	0x0001D80D ;_TFT_defaultFont+28
0x6ADC	0x0001F80A ;_TFT_defaultFont+32
0x6AE0	0x00021803 ;_TFT_defaultFont+36
0x6AE4	0x00022805 ;_TFT_defaultFont+40
0x6AE8	0x00023805 ;_TFT_defaultFont+44
0x6AEC	0x00024807 ;_TFT_defaultFont+48
0x6AF0	0x00025809 ;_TFT_defaultFont+52
0x6AF4	0x00027803 ;_TFT_defaultFont+56
0x6AF8	0x00028805 ;_TFT_defaultFont+60
0x6AFC	0x00029803 ;_TFT_defaultFont+64
0x6B00	0x0002A806 ;_TFT_defaultFont+68
0x6B04	0x0002B807 ;_TFT_defaultFont+72
0x6B08	0x0002C807 ;_TFT_defaultFont+76
0x6B0C	0x0002D807 ;_TFT_defaultFont+80
0x6B10	0x0002E807 ;_TFT_defaultFont+84
0x6B14	0x0002F807 ;_TFT_defaultFont+88
0x6B18	0x00030807 ;_TFT_defaultFont+92
0x6B1C	0x00031807 ;_TFT_defaultFont+96
0x6B20	0x00032807 ;_TFT_defaultFont+100
0x6B24	0x00033807 ;_TFT_defaultFont+104
0x6B28	0x00034807 ;_TFT_defaultFont+108
0x6B2C	0x00035803 ;_TFT_defaultFont+112
0x6B30	0x00036803 ;_TFT_defaultFont+116
0x6B34	0x00037809 ;_TFT_defaultFont+120
0x6B38	0x00039809 ;_TFT_defaultFont+124
0x6B3C	0x0003B809 ;_TFT_defaultFont+128
0x6B40	0x0003D806 ;_TFT_defaultFont+132
0x6B44	0x0003E809 ;_TFT_defaultFont+136
0x6B48	0x00040809 ;_TFT_defaultFont+140
0x6B4C	0x00042807 ;_TFT_defaultFont+144
0x6B50	0x00043807 ;_TFT_defaultFont+148
0x6B54	0x00044808 ;_TFT_defaultFont+152
0x6B58	0x00045806 ;_TFT_defaultFont+156
0x6B5C	0x00046806 ;_TFT_defaultFont+160
0x6B60	0x00047807 ;_TFT_defaultFont+164
0x6B64	0x00048808 ;_TFT_defaultFont+168
0x6B68	0x00049804 ;_TFT_defaultFont+172
0x6B6C	0x0004A805 ;_TFT_defaultFont+176
0x6B70	0x0004B807 ;_TFT_defaultFont+180
0x6B74	0x0004C806 ;_TFT_defaultFont+184
0x6B78	0x0004D80A ;_TFT_defaultFont+188
0x6B7C	0x0004F807 ;_TFT_defaultFont+192
0x6B80	0x00050808 ;_TFT_defaultFont+196
0x6B84	0x00051807 ;_TFT_defaultFont+200
0x6B88	0x00052808 ;_TFT_defaultFont+204
0x6B8C	0x00053808 ;_TFT_defaultFont+208
0x6B90	0x00054807 ;_TFT_defaultFont+212
0x6B94	0x00055806 ;_TFT_defaultFont+216
0x6B98	0x00056807 ;_TFT_defaultFont+220
0x6B9C	0x00057808 ;_TFT_defaultFont+224
0x6BA0	0x0005880C ;_TFT_defaultFont+228
0x6BA4	0x0005A808 ;_TFT_defaultFont+232
0x6BA8	0x0005B808 ;_TFT_defaultFont+236
0x6BAC	0x0005C806 ;_TFT_defaultFont+240
0x6BB0	0x0005D805 ;_TFT_defaultFont+244
0x6BB4	0x0005E806 ;_TFT_defaultFont+248
0x6BB8	0x0005F805 ;_TFT_defaultFont+252
0x6BBC	0x00060809 ;_TFT_defaultFont+256
0x6BC0	0x00062808 ;_TFT_defaultFont+260
0x6BC4	0x00063805 ;_TFT_defaultFont+264
0x6BC8	0x00064807 ;_TFT_defaultFont+268
0x6BCC	0x00065807 ;_TFT_defaultFont+272
0x6BD0	0x00066806 ;_TFT_defaultFont+276
0x6BD4	0x00067807 ;_TFT_defaultFont+280
0x6BD8	0x00068807 ;_TFT_defaultFont+284
0x6BDC	0x00069805 ;_TFT_defaultFont+288
0x6BE0	0x0006A807 ;_TFT_defaultFont+292
0x6BE4	0x0006B807 ;_TFT_defaultFont+296
0x6BE8	0x0006C802 ;_TFT_defaultFont+300
0x6BEC	0x0006D803 ;_TFT_defaultFont+304
0x6BF0	0x0006E806 ;_TFT_defaultFont+308
0x6BF4	0x0006F802 ;_TFT_defaultFont+312
0x6BF8	0x0007080A ;_TFT_defaultFont+316
0x6BFC	0x00072807 ;_TFT_defaultFont+320
0x6C00	0x00073807 ;_TFT_defaultFont+324
0x6C04	0x00074807 ;_TFT_defaultFont+328
0x6C08	0x00075807 ;_TFT_defaultFont+332
0x6C0C	0x00076805 ;_TFT_defaultFont+336
0x6C10	0x00077806 ;_TFT_defaultFont+340
0x6C14	0x00078805 ;_TFT_defaultFont+344
0x6C18	0x00079807 ;_TFT_defaultFont+348
0x6C1C	0x0007A807 ;_TFT_defaultFont+352
0x6C20	0x0007B80A ;_TFT_defaultFont+356
0x6C24	0x0007D806 ;_TFT_defaultFont+360
0x6C28	0x0007E807 ;_TFT_defaultFont+364
0x6C2C	0x0007F806 ;_TFT_defaultFont+368
0x6C30	0x00080806 ;_TFT_defaultFont+372
0x6C34	0x00081804 ;_TFT_defaultFont+376
0x6C38	0x00082806 ;_TFT_defaultFont+380
0x6C3C	0x0008380A ;_TFT_defaultFont+384
0x6C40	0x0008580B ;_TFT_defaultFont+388
0x6C44	0x00000000 ;_TFT_defaultFont+392
0x6C48	0x00000000 ;_TFT_defaultFont+396
0x6C4C	0x00000000 ;_TFT_defaultFont+400
0x6C50	0x00000000 ;_TFT_defaultFont+404
0x6C54	0x00000000 ;_TFT_defaultFont+408
0x6C58	0x06060606 ;_TFT_defaultFont+412
0x6C5C	0x06000606 ;_TFT_defaultFont+416
0x6C60	0x00000006 ;_TFT_defaultFont+420
0x6C64	0x1B000000 ;_TFT_defaultFont+424
0x6C68	0x001B1B1B ;_TFT_defaultFont+428
0x6C6C	0x00000000 ;_TFT_defaultFont+432
0x6C70	0x00000000 ;_TFT_defaultFont+436
0x6C74	0x00000000 ;_TFT_defaultFont+440
0x6C78	0xFEFE4848 ;_TFT_defaultFont+444
0x6C7C	0x127F7F24 ;_TFT_defaultFont+448
0x6C80	0x00000012 ;_TFT_defaultFont+452
0x6C84	0x08080000 ;_TFT_defaultFont+456
0x6C88	0x0B0B4B3E ;_TFT_defaultFont+460
0x6C8C	0x6968683E ;_TFT_defaultFont+464
0x6C90	0x0008083E ;_TFT_defaultFont+468
0x6C94	0x00000000 ;_TFT_defaultFont+472
0x6C98	0x00000000 ;_TFT_defaultFont+476
0x6C9C	0x0233001E ;_TFT_defaultFont+480
0x6CA0	0x00B30133 ;_TFT_defaultFont+484
0x6CA4	0x19A00F5E ;_TFT_defaultFont+488
0x6CA8	0x19881990 ;_TFT_defaultFont+492
0x6CAC	0x00000F00 ;_TFT_defaultFont+496
0x6CB0	0x00000000 ;_TFT_defaultFont+500
0x6CB4	0x00000000 ;_TFT_defaultFont+504
0x6CB8	0x00000000 ;_TFT_defaultFont+508
0x6CBC	0x0066003C ;_TFT_defaultFont+512
0x6CC0	0x00660066 ;_TFT_defaultFont+516
0x6CC4	0x0366033C ;_TFT_defaultFont+520
0x6CC8	0x00C601C6 ;_TFT_defaultFont+524
0x6CCC	0x000003BC ;_TFT_defaultFont+528
0x6CD0	0x00000000 ;_TFT_defaultFont+532
0x6CD4	0x06000000 ;_TFT_defaultFont+536
0x6CD8	0x00060606 ;_TFT_defaultFont+540
0x6CDC	0x00000000 ;_TFT_defaultFont+544
0x6CE0	0x00000000 ;_TFT_defaultFont+548
0x6CE4	0x18000000 ;_TFT_defaultFont+552
0x6CE8	0x06060C0C ;_TFT_defaultFont+556
0x6CEC	0x06060606 ;_TFT_defaultFont+560
0x6CF0	0x180C0C06 ;_TFT_defaultFont+564
0x6CF4	0x06000000 ;_TFT_defaultFont+568
0x6CF8	0x18180C0C ;_TFT_defaultFont+572
0x6CFC	0x18181818 ;_TFT_defaultFont+576
0x6D00	0x060C0C18 ;_TFT_defaultFont+580
0x6D04	0x18000000 ;_TFT_defaultFont+584
0x6D08	0x185A3C5A ;_TFT_defaultFont+588
0x6D0C	0x00000000 ;_TFT_defaultFont+592
0x6D10	0x00000000 ;_TFT_defaultFont+596
0x6D14	0x00000000 ;_TFT_defaultFont+600
0x6D18	0x00000000 ;_TFT_defaultFont+604
0x6D1C	0x00200000 ;_TFT_defaultFont+608
0x6D20	0x00200020 ;_TFT_defaultFont+612
0x6D24	0x002001FC ;_TFT_defaultFont+616
0x6D28	0x00200020 ;_TFT_defaultFont+620
0x6D2C	0x00000000 ;_TFT_defaultFont+624
0x6D30	0x00000000 ;_TFT_defaultFont+628
0x6D34	0x00000000 ;_TFT_defaultFont+632
0x6D38	0x00000000 ;_TFT_defaultFont+636
0x6D3C	0x06000000 ;_TFT_defaultFont+640
0x6D40	0x00030306 ;_TFT_defaultFont+644
0x6D44	0x00000000 ;_TFT_defaultFont+648
0x6D48	0x00000000 ;_TFT_defaultFont+652
0x6D4C	0x0000001F ;_TFT_defaultFont+656
0x6D50	0x00000000 ;_TFT_defaultFont+660
0x6D54	0x00000000 ;_TFT_defaultFont+664
0x6D58	0x00000000 ;_TFT_defaultFont+668
0x6D5C	0x06000000 ;_TFT_defaultFont+672
0x6D60	0x00000006 ;_TFT_defaultFont+676
0x6D64	0x20000000 ;_TFT_defaultFont+680
0x6D68	0x08101020 ;_TFT_defaultFont+684
0x6D6C	0x02040408 ;_TFT_defaultFont+688
0x6D70	0x00010102 ;_TFT_defaultFont+692
0x6D74	0x00000000 ;_TFT_defaultFont+696
0x6D78	0x6363633E ;_TFT_defaultFont+700
0x6D7C	0x63636363 ;_TFT_defaultFont+704
0x6D80	0x0000003E ;_TFT_defaultFont+708
0x6D84	0x00000000 ;_TFT_defaultFont+712
0x6D88	0x18181E18 ;_TFT_defaultFont+716
0x6D8C	0x18181818 ;_TFT_defaultFont+720
0x6D90	0x0000007E ;_TFT_defaultFont+724
0x6D94	0x00000000 ;_TFT_defaultFont+728
0x6D98	0x6061613E ;_TFT_defaultFont+732
0x6D9C	0x060C1830 ;_TFT_defaultFont+736
0x6DA0	0x0000007F ;_TFT_defaultFont+740
0x6DA4	0x00000000 ;_TFT_defaultFont+744
0x6DA8	0x6060613E ;_TFT_defaultFont+748
0x6DAC	0x6160603C ;_TFT_defaultFont+752
0x6DB0	0x0000003E ;_TFT_defaultFont+756
0x6DB4	0x00000000 ;_TFT_defaultFont+760
0x6DB8	0x32343830 ;_TFT_defaultFont+764
0x6DBC	0x30307F31 ;_TFT_defaultFont+768
0x6DC0	0x00000030 ;_TFT_defaultFont+772
0x6DC4	0x00000000 ;_TFT_defaultFont+776
0x6DC8	0x3E06067E ;_TFT_defaultFont+780
0x6DCC	0x61606060 ;_TFT_defaultFont+784
0x6DD0	0x0000003E ;_TFT_defaultFont+788
0x6DD4	0x00000000 ;_TFT_defaultFont+792
0x6DD8	0x3F03063C ;_TFT_defaultFont+796
0x6DDC	0x63636363 ;_TFT_defaultFont+800
0x6DE0	0x0000003E ;_TFT_defaultFont+804
0x6DE4	0x00000000 ;_TFT_defaultFont+808
0x6DE8	0x3030607F ;_TFT_defaultFont+812
0x6DEC	0x0C0C1818 ;_TFT_defaultFont+816
0x6DF0	0x0000000C ;_TFT_defaultFont+820
0x6DF4	0x00000000 ;_TFT_defaultFont+824
0x6DF8	0x6363633E ;_TFT_defaultFont+828
0x6DFC	0x6363633E ;_TFT_defaultFont+832
0x6E00	0x0000003E ;_TFT_defaultFont+836
0x6E04	0x00000000 ;_TFT_defaultFont+840
0x6E08	0x6363633E ;_TFT_defaultFont+844
0x6E0C	0x30607E63 ;_TFT_defaultFont+848
0x6E10	0x0000001E ;_TFT_defaultFont+852
0x6E14	0x00000000 ;_TFT_defaultFont+856
0x6E18	0x06060000 ;_TFT_defaultFont+860
0x6E1C	0x06000000 ;_TFT_defaultFont+864
0x6E20	0x00000006 ;_TFT_defaultFont+868
0x6E24	0x00000000 ;_TFT_defaultFont+872
0x6E28	0x06060000 ;_TFT_defaultFont+876
0x6E2C	0x06000000 ;_TFT_defaultFont+880
0x6E30	0x00030306 ;_TFT_defaultFont+884
0x6E34	0x00000000 ;_TFT_defaultFont+888
0x6E38	0x00000000 ;_TFT_defaultFont+892
0x6E3C	0x01800000 ;_TFT_defaultFont+896
0x6E40	0x00180060 ;_TFT_defaultFont+900
0x6E44	0x00060006 ;_TFT_defaultFont+904
0x6E48	0x00600018 ;_TFT_defaultFont+908
0x6E4C	0x00000180 ;_TFT_defaultFont+912
0x6E50	0x00000000 ;_TFT_defaultFont+916
0x6E54	0x00000000 ;_TFT_defaultFont+920
0x6E58	0x00000000 ;_TFT_defaultFont+924
0x6E5C	0x00000000 ;_TFT_defaultFont+928
0x6E60	0x000001FE ;_TFT_defaultFont+932
0x6E64	0x01FE0000 ;_TFT_defaultFont+936
0x6E68	0x00000000 ;_TFT_defaultFont+940
0x6E6C	0x00000000 ;_TFT_defaultFont+944
0x6E70	0x00000000 ;_TFT_defaultFont+948
0x6E74	0x00000000 ;_TFT_defaultFont+952
0x6E78	0x00000000 ;_TFT_defaultFont+956
0x6E7C	0x00060000 ;_TFT_defaultFont+960
0x6E80	0x00600018 ;_TFT_defaultFont+964
0x6E84	0x01800180 ;_TFT_defaultFont+968
0x6E88	0x00180060 ;_TFT_defaultFont+972
0x6E8C	0x00000006 ;_TFT_defaultFont+976
0x6E90	0x00000000 ;_TFT_defaultFont+980
0x6E94	0x00000000 ;_TFT_defaultFont+984
0x6E98	0x1830311E ;_TFT_defaultFont+988
0x6E9C	0x0C000C0C ;_TFT_defaultFont+992
0x6EA0	0x0000000C ;_TFT_defaultFont+996
0x6EA4	0x00000000 ;_TFT_defaultFont+1000
0x6EA8	0x00000000 ;_TFT_defaultFont+1004
0x6EAC	0x0082007C ;_TFT_defaultFont+1008
0x6EB0	0x016D0179 ;_TFT_defaultFont+1012
0x6EB4	0x016D016D ;_TFT_defaultFont+1016
0x6EB8	0x00D9016D ;_TFT_defaultFont+1020
0x6EBC	0x00FC0002 ;_TFT_defaultFont+1024
0x6EC0	0x00000000 ;_TFT_defaultFont+1028
0x6EC4	0x00000000 ;_TFT_defaultFont+1032
0x6EC8	0x00000000 ;_TFT_defaultFont+1036
0x6ECC	0x00380038 ;_TFT_defaultFont+1040
0x6ED0	0x006C006C ;_TFT_defaultFont+1044
0x6ED4	0x00FE00C6 ;_TFT_defaultFont+1048
0x6ED8	0x018300C6 ;_TFT_defaultFont+1052
0x6EDC	0x00000183 ;_TFT_defaultFont+1056
0x6EE0	0x00000000 ;_TFT_defaultFont+1060
0x6EE4	0x00000000 ;_TFT_defaultFont+1064
0x6EE8	0x6363633F ;_TFT_defaultFont+1068
0x6EEC	0x6363633F ;_TFT_defaultFont+1072
0x6EF0	0x0000003F ;_TFT_defaultFont+1076
0x6EF4	0x00000000 ;_TFT_defaultFont+1080
0x6EF8	0x0343433E ;_TFT_defaultFont+1084
0x6EFC	0x43430303 ;_TFT_defaultFont+1088
0x6F00	0x0000003E ;_TFT_defaultFont+1092
0x6F04	0x00000000 ;_TFT_defaultFont+1096
0x6F08	0xC3C3633F ;_TFT_defaultFont+1100
0x6F0C	0x63C3C3C3 ;_TFT_defaultFont+1104
0x6F10	0x0000003F ;_TFT_defaultFont+1108
0x6F14	0x00000000 ;_TFT_defaultFont+1112
0x6F18	0x0303033F ;_TFT_defaultFont+1116
0x6F1C	0x0303031F ;_TFT_defaultFont+1120
0x6F20	0x0000003F ;_TFT_defaultFont+1124
0x6F24	0x00000000 ;_TFT_defaultFont+1128
0x6F28	0x0303033F ;_TFT_defaultFont+1132
0x6F2C	0x0303031F ;_TFT_defaultFont+1136
0x6F30	0x00000003 ;_TFT_defaultFont+1140
0x6F34	0x00000000 ;_TFT_defaultFont+1144
0x6F38	0x0343433E ;_TFT_defaultFont+1148
0x6F3C	0x63636373 ;_TFT_defaultFont+1152
0x6F40	0x0000007E ;_TFT_defaultFont+1156
0x6F44	0x00000000 ;_TFT_defaultFont+1160
0x6F48	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x6F4C	0xC3C3C3FF ;_TFT_defaultFont+1168
0x6F50	0x000000C3 ;_TFT_defaultFont+1172
0x6F54	0x00000000 ;_TFT_defaultFont+1176
0x6F58	0x0606060F ;_TFT_defaultFont+1180
0x6F5C	0x06060606 ;_TFT_defaultFont+1184
0x6F60	0x0000000F ;_TFT_defaultFont+1188
0x6F64	0x00000000 ;_TFT_defaultFont+1192
0x6F68	0x1818181E ;_TFT_defaultFont+1196
0x6F6C	0x18181818 ;_TFT_defaultFont+1200
0x6F70	0x0000000F ;_TFT_defaultFont+1204
0x6F74	0x00000000 ;_TFT_defaultFont+1208
0x6F78	0x0F1B3363 ;_TFT_defaultFont+1212
0x6F7C	0x331B0F07 ;_TFT_defaultFont+1216
0x6F80	0x00000063 ;_TFT_defaultFont+1220
0x6F84	0x00000000 ;_TFT_defaultFont+1224
0x6F88	0x03030303 ;_TFT_defaultFont+1228
0x6F8C	0x03030303 ;_TFT_defaultFont+1232
0x6F90	0x0000003F ;_TFT_defaultFont+1236
0x6F94	0x00000000 ;_TFT_defaultFont+1240
0x6F98	0x00000000 ;_TFT_defaultFont+1244
0x6F9C	0x03870387 ;_TFT_defaultFont+1248
0x6FA0	0x034D034D ;_TFT_defaultFont+1252
0x6FA4	0x03390339 ;_TFT_defaultFont+1256
0x6FA8	0x03110311 ;_TFT_defaultFont+1260
0x6FAC	0x00000301 ;_TFT_defaultFont+1264
0x6FB0	0x00000000 ;_TFT_defaultFont+1268
0x6FB4	0x00000000 ;_TFT_defaultFont+1272
0x6FB8	0x4D4D4747 ;_TFT_defaultFont+1276
0x6FBC	0x71715959 ;_TFT_defaultFont+1280
0x6FC0	0x00000061 ;_TFT_defaultFont+1284
0x6FC4	0x00000000 ;_TFT_defaultFont+1288
0x6FC8	0xC3C3C37E ;_TFT_defaultFont+1292
0x6FCC	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x6FD0	0x0000007E ;_TFT_defaultFont+1300
0x6FD4	0x00000000 ;_TFT_defaultFont+1304
0x6FD8	0x6363633F ;_TFT_defaultFont+1308
0x6FDC	0x03033F63 ;_TFT_defaultFont+1312
0x6FE0	0x00000003 ;_TFT_defaultFont+1316
0x6FE4	0x00000000 ;_TFT_defaultFont+1320
0x6FE8	0xC3C3C37E ;_TFT_defaultFont+1324
0x6FEC	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x6FF0	0x00C0607E ;_TFT_defaultFont+1332
0x6FF4	0x00000000 ;_TFT_defaultFont+1336
0x6FF8	0x6363633F ;_TFT_defaultFont+1340
0x6FFC	0x63331B3F ;_TFT_defaultFont+1344
0x7000	0x000000C3 ;_TFT_defaultFont+1348
0x7004	0x00000000 ;_TFT_defaultFont+1352
0x7008	0x0343433E ;_TFT_defaultFont+1356
0x700C	0x6161603E ;_TFT_defaultFont+1360
0x7010	0x0000003E ;_TFT_defaultFont+1364
0x7014	0x00000000 ;_TFT_defaultFont+1368
0x7018	0x0C0C0C3F ;_TFT_defaultFont+1372
0x701C	0x0C0C0C0C ;_TFT_defaultFont+1376
0x7020	0x0000000C ;_TFT_defaultFont+1380
0x7024	0x00000000 ;_TFT_defaultFont+1384
0x7028	0x63636363 ;_TFT_defaultFont+1388
0x702C	0x63636363 ;_TFT_defaultFont+1392
0x7030	0x0000003E ;_TFT_defaultFont+1396
0x7034	0x00000000 ;_TFT_defaultFont+1400
0x7038	0x66C3C3C3 ;_TFT_defaultFont+1404
0x703C	0x183C3C66 ;_TFT_defaultFont+1408
0x7040	0x00000018 ;_TFT_defaultFont+1412
0x7044	0x00000000 ;_TFT_defaultFont+1416
0x7048	0x00000000 ;_TFT_defaultFont+1420
0x704C	0x0C630C63 ;_TFT_defaultFont+1424
0x7050	0x0CF30C63 ;_TFT_defaultFont+1428
0x7054	0x079E06F6 ;_TFT_defaultFont+1432
0x7058	0x030C079E ;_TFT_defaultFont+1436
0x705C	0x0000030C ;_TFT_defaultFont+1440
0x7060	0x00000000 ;_TFT_defaultFont+1444
0x7064	0x00000000 ;_TFT_defaultFont+1448
0x7068	0x3C66C3C3 ;_TFT_defaultFont+1452
0x706C	0xC3663C18 ;_TFT_defaultFont+1456
0x7070	0x000000C3 ;_TFT_defaultFont+1460
0x7074	0x00000000 ;_TFT_defaultFont+1464
0x7078	0x6666C3C3 ;_TFT_defaultFont+1468
0x707C	0x1818183C ;_TFT_defaultFont+1472
0x7080	0x00000018 ;_TFT_defaultFont+1476
0x7084	0x00000000 ;_TFT_defaultFont+1480
0x7088	0x1830303F ;_TFT_defaultFont+1484
0x708C	0x0303060C ;_TFT_defaultFont+1488
0x7090	0x0000003F ;_TFT_defaultFont+1492
0x7094	0x1E000000 ;_TFT_defaultFont+1496
0x7098	0x06060606 ;_TFT_defaultFont+1500
0x709C	0x06060606 ;_TFT_defaultFont+1504
0x70A0	0x001E0606 ;_TFT_defaultFont+1508
0x70A4	0x01000000 ;_TFT_defaultFont+1512
0x70A8	0x04020201 ;_TFT_defaultFont+1516
0x70AC	0x10080804 ;_TFT_defaultFont+1520
0x70B0	0x00202010 ;_TFT_defaultFont+1524
0x70B4	0x1E000000 ;_TFT_defaultFont+1528
0x70B8	0x18181818 ;_TFT_defaultFont+1532
0x70BC	0x18181818 ;_TFT_defaultFont+1536
0x70C0	0x001E1818 ;_TFT_defaultFont+1540
0x70C4	0x00000000 ;_TFT_defaultFont+1544
0x70C8	0x00000000 ;_TFT_defaultFont+1548
0x70CC	0x00480030 ;_TFT_defaultFont+1552
0x70D0	0x01020084 ;_TFT_defaultFont+1556
0x70D4	0x00000000 ;_TFT_defaultFont+1560
0x70D8	0x00000000 ;_TFT_defaultFont+1564
0x70DC	0x00000000 ;_TFT_defaultFont+1568
0x70E0	0x00000000 ;_TFT_defaultFont+1572
0x70E4	0x00000000 ;_TFT_defaultFont+1576
0x70E8	0x00000000 ;_TFT_defaultFont+1580
0x70EC	0x00000000 ;_TFT_defaultFont+1584
0x70F0	0x00FF0000 ;_TFT_defaultFont+1588
0x70F4	0x0C000000 ;_TFT_defaultFont+1592
0x70F8	0x00000018 ;_TFT_defaultFont+1596
0x70FC	0x00000000 ;_TFT_defaultFont+1600
0x7100	0x00000000 ;_TFT_defaultFont+1604
0x7104	0x00000000 ;_TFT_defaultFont+1608
0x7108	0x623C0000 ;_TFT_defaultFont+1612
0x710C	0x63637E60 ;_TFT_defaultFont+1616
0x7110	0x0000007E ;_TFT_defaultFont+1620
0x7114	0x03000000 ;_TFT_defaultFont+1624
0x7118	0x673B0303 ;_TFT_defaultFont+1628
0x711C	0x63636363 ;_TFT_defaultFont+1632
0x7120	0x0000003F ;_TFT_defaultFont+1636
0x7124	0x00000000 ;_TFT_defaultFont+1640
0x7128	0x231E0000 ;_TFT_defaultFont+1644
0x712C	0x23030303 ;_TFT_defaultFont+1648
0x7130	0x0000001E ;_TFT_defaultFont+1652
0x7134	0x60000000 ;_TFT_defaultFont+1656
0x7138	0x637E6060 ;_TFT_defaultFont+1660
0x713C	0x73636363 ;_TFT_defaultFont+1664
0x7140	0x0000006E ;_TFT_defaultFont+1668
0x7144	0x00000000 ;_TFT_defaultFont+1672
0x7148	0x633E0000 ;_TFT_defaultFont+1676
0x714C	0x43037F63 ;_TFT_defaultFont+1680
0x7150	0x0000003E ;_TFT_defaultFont+1684
0x7154	0x1C000000 ;_TFT_defaultFont+1688
0x7158	0x060F0606 ;_TFT_defaultFont+1692
0x715C	0x06060606 ;_TFT_defaultFont+1696
0x7160	0x00000006 ;_TFT_defaultFont+1700
0x7164	0x00000000 ;_TFT_defaultFont+1704
0x7168	0x637E0000 ;_TFT_defaultFont+1708
0x716C	0x73636363 ;_TFT_defaultFont+1712
0x7170	0x3E61606E ;_TFT_defaultFont+1716
0x7174	0x03000000 ;_TFT_defaultFont+1720
0x7178	0x673B0303 ;_TFT_defaultFont+1724
0x717C	0x63636363 ;_TFT_defaultFont+1728
0x7180	0x00000063 ;_TFT_defaultFont+1732
0x7184	0x03000000 ;_TFT_defaultFont+1736
0x7188	0x03030003 ;_TFT_defaultFont+1740
0x718C	0x03030303 ;_TFT_defaultFont+1744
0x7190	0x00000003 ;_TFT_defaultFont+1748
0x7194	0x06000000 ;_TFT_defaultFont+1752
0x7198	0x06070006 ;_TFT_defaultFont+1756
0x719C	0x06060606 ;_TFT_defaultFont+1760
0x71A0	0x03060606 ;_TFT_defaultFont+1764
0x71A4	0x03000000 ;_TFT_defaultFont+1768
0x71A8	0x1B330303 ;_TFT_defaultFont+1772
0x71AC	0x1B0F070F ;_TFT_defaultFont+1776
0x71B0	0x00000033 ;_TFT_defaultFont+1780
0x71B4	0x03000000 ;_TFT_defaultFont+1784
0x71B8	0x03030303 ;_TFT_defaultFont+1788
0x71BC	0x03030303 ;_TFT_defaultFont+1792
0x71C0	0x00000003 ;_TFT_defaultFont+1796
0x71C4	0x00000000 ;_TFT_defaultFont+1800
0x71C8	0x00000000 ;_TFT_defaultFont+1804
0x71CC	0x00000000 ;_TFT_defaultFont+1808
0x71D0	0x033301DF ;_TFT_defaultFont+1812
0x71D4	0x03330333 ;_TFT_defaultFont+1816
0x71D8	0x03330333 ;_TFT_defaultFont+1820
0x71DC	0x00000333 ;_TFT_defaultFont+1824
0x71E0	0x00000000 ;_TFT_defaultFont+1828
0x71E4	0x00000000 ;_TFT_defaultFont+1832
0x71E8	0x673B0000 ;_TFT_defaultFont+1836
0x71EC	0x63636363 ;_TFT_defaultFont+1840
0x71F0	0x00000063 ;_TFT_defaultFont+1844
0x71F4	0x00000000 ;_TFT_defaultFont+1848
0x71F8	0x633E0000 ;_TFT_defaultFont+1852
0x71FC	0x63636363 ;_TFT_defaultFont+1856
0x7200	0x0000003E ;_TFT_defaultFont+1860
0x7204	0x00000000 ;_TFT_defaultFont+1864
0x7208	0x673B0000 ;_TFT_defaultFont+1868
0x720C	0x63636363 ;_TFT_defaultFont+1872
0x7210	0x0303033F ;_TFT_defaultFont+1876
0x7214	0x00000000 ;_TFT_defaultFont+1880
0x7218	0x637E0000 ;_TFT_defaultFont+1884
0x721C	0x73636363 ;_TFT_defaultFont+1888
0x7220	0x6060606E ;_TFT_defaultFont+1892
0x7224	0x00000000 ;_TFT_defaultFont+1896
0x7228	0x1F1B0000 ;_TFT_defaultFont+1900
0x722C	0x03030303 ;_TFT_defaultFont+1904
0x7230	0x00000003 ;_TFT_defaultFont+1908
0x7234	0x00000000 ;_TFT_defaultFont+1912
0x7238	0x231E0000 ;_TFT_defaultFont+1916
0x723C	0x31381E07 ;_TFT_defaultFont+1920
0x7240	0x0000001E ;_TFT_defaultFont+1924
0x7244	0x00000000 ;_TFT_defaultFont+1928
0x7248	0x061F0606 ;_TFT_defaultFont+1932
0x724C	0x06060606 ;_TFT_defaultFont+1936
0x7250	0x0000001C ;_TFT_defaultFont+1940
0x7254	0x00000000 ;_TFT_defaultFont+1944
0x7258	0x63630000 ;_TFT_defaultFont+1948
0x725C	0x73636363 ;_TFT_defaultFont+1952
0x7260	0x0000006E ;_TFT_defaultFont+1956
0x7264	0x00000000 ;_TFT_defaultFont+1960
0x7268	0x63630000 ;_TFT_defaultFont+1964
0x726C	0x1C363663 ;_TFT_defaultFont+1968
0x7270	0x0000001C ;_TFT_defaultFont+1972
0x7274	0x00000000 ;_TFT_defaultFont+1976
0x7278	0x00000000 ;_TFT_defaultFont+1980
0x727C	0x00000000 ;_TFT_defaultFont+1984
0x7280	0x03330333 ;_TFT_defaultFont+1988
0x7284	0x01B601B6 ;_TFT_defaultFont+1992
0x7288	0x00CC01CE ;_TFT_defaultFont+1996
0x728C	0x000000CC ;_TFT_defaultFont+2000
0x7290	0x00000000 ;_TFT_defaultFont+2004
0x7294	0x00000000 ;_TFT_defaultFont+2008
0x7298	0x33330000 ;_TFT_defaultFont+2012
0x729C	0x331E0C1E ;_TFT_defaultFont+2016
0x72A0	0x00000033 ;_TFT_defaultFont+2020
0x72A4	0x00000000 ;_TFT_defaultFont+2024
0x72A8	0x63630000 ;_TFT_defaultFont+2028
0x72AC	0x1C363663 ;_TFT_defaultFont+2032
0x72B0	0x0C0C181C ;_TFT_defaultFont+2036
0x72B4	0x00000000 ;_TFT_defaultFont+2040
0x72B8	0x303F0000 ;_TFT_defaultFont+2044
0x72BC	0x03060C18 ;_TFT_defaultFont+2048
0x72C0	0x0000003F ;_TFT_defaultFont+2052
0x72C4	0x38000000 ;_TFT_defaultFont+2056
0x72C8	0x0C0C0C0C ;_TFT_defaultFont+2060
0x72CC	0x0C0C0C07 ;_TFT_defaultFont+2064
0x72D0	0x00380C0C ;_TFT_defaultFont+2068
0x72D4	0x0C000000 ;_TFT_defaultFont+2072
0x72D8	0x0C0C0C0C ;_TFT_defaultFont+2076
0x72DC	0x0C0C0C0C ;_TFT_defaultFont+2080
0x72E0	0x000C0C0C ;_TFT_defaultFont+2084
0x72E4	0x07000000 ;_TFT_defaultFont+2088
0x72E8	0x0C0C0C0C ;_TFT_defaultFont+2092
0x72EC	0x0C0C0C38 ;_TFT_defaultFont+2096
0x72F0	0x00070C0C ;_TFT_defaultFont+2100
0x72F4	0x00000000 ;_TFT_defaultFont+2104
0x72F8	0x00000000 ;_TFT_defaultFont+2108
0x72FC	0x00000000 ;_TFT_defaultFont+2112
0x7300	0x021E0000 ;_TFT_defaultFont+2116
0x7304	0x03F1023F ;_TFT_defaultFont+2120
0x7308	0x000001E1 ;_TFT_defaultFont+2124
0x730C	0x00000000 ;_TFT_defaultFont+2128
0x7310	0x00000000 ;_TFT_defaultFont+2132
0x7314	0x00000000 ;_TFT_defaultFont+2136
0x7318	0x07FE0000 ;_TFT_defaultFont+2140
0x731C	0x04020402 ;_TFT_defaultFont+2144
0x7320	0x04020402 ;_TFT_defaultFont+2148
0x7324	0x04020402 ;_TFT_defaultFont+2152
0x7328	0x04020402 ;_TFT_defaultFont+2156
0x732C	0x000007FE ;_TFT_defaultFont+2160
0x7330	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr [4]
0x7334	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USR_desc [28]
0x7338	0x00000945 ;?ICS__Lib_USB_32F10x_CL_USR_desc+0
0x733C	0x00000959 ;?ICS__Lib_USB_32F10x_CL_USR_desc+4
0x7340	0x0000091D ;?ICS__Lib_USB_32F10x_CL_USR_desc+8
0x7344	0x00000931 ;?ICS__Lib_USB_32F10x_CL_USR_desc+12
0x7348	0x00000299 ;?ICS__Lib_USB_32F10x_CL_USR_desc+16
0x734C	0x00000289 ;?ICS__Lib_USB_32F10x_CL_USR_desc+20
0x7350	0x00000279 ;?ICS__Lib_USB_32F10x_CL_USR_desc+24
; end of ?ICS__Lib_USB_32F10x_CL_USR_desc
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_cb [44]
0x7354	0x00001C19 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+0
0x7358	0x00001CB1 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+4
0x735C	0x00000A31 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+8
0x7360	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+12
0x7364	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+16
0x7368	0x00001D19 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+20
0x736C	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+24
0x7370	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+28
0x7374	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+32
0x7378	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+36
0x737C	0x000002E9 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+40
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_cb
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USR_cb [28]
0x7380	0x000034C1 ;?ICS__Lib_USB_32F10x_CL_USR_cb+0
0x7384	0x000014D5 ;?ICS__Lib_USB_32F10x_CL_USR_cb+4
0x7388	0x000034B9 ;?ICS__Lib_USB_32F10x_CL_USR_cb+8
0x738C	0x0000490D ;?ICS__Lib_USB_32F10x_CL_USR_cb+12
0x7390	0x0000558D ;?ICS__Lib_USB_32F10x_CL_USR_cb+16
0x7394	0x00005545 ;?ICS__Lib_USB_32F10x_CL_USR_cb+20
0x7398	0x00004CE5 ;?ICS__Lib_USB_32F10x_CL_USR_cb+24
; end of ?ICS__Lib_USB_32F10x_CL_USR_cb
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_ep_status [4]
0x739C	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_ep_status+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_ep_status
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet [4]
0x73A0	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_default_cfg [4]
0x73A4	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_default_cfg+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_default_cfg
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol [4]
0x73A8	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState [4]
0x73AC	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet [4]
0x73B0	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_cfg_status [4]
0x73B4	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_cfg_status+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_cfg_status
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x73B8	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x73BC	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x73C0	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x73C4	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x73C8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x73CC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x73D0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x73D4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x73D8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x73DC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x73E0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x73E4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x73E8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x73EC	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x73F0	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x73F4	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x73F8	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x73FC	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x7400	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x7404	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x7408	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x740C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x7410	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x7414	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x7418	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x741C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x7420	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x7424	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_16 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x7426	0x0000 ;_initBlock_16+0 : ?ICS__Lib_TFT_FontInitialized at 0x7426 : ?ICS__Lib_TFT___SSD1963_controller at 0x7427
; end of _initBlock_16
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x7428	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_18 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x742A	0x0000 ;_initBlock_18+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x742A : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x742B
; end of _initBlock_18
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb [44]
0x742C	0x00002FAD ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+0
0x7430	0x00002DD1 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+4
0x7434	0x00002D71 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+8
0x7438	0x00002F7D ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+12
0x743C	0x00002F21 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+16
0x7440	0x000021E5 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+20
0x7444	0x0000221D ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+24
0x7448	0x00002259 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+28
0x744C	0x000021C5 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+32
0x7450	0x00002115 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+36
0x7454	0x00002145 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops [4]
0x7458	0x20000008 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer [4]
0x745C	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer+0
; end of ?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting [4]
0x7460	0x00000000 ;?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting+0
; end of ?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_wMaxPacketSize [2]
0x7464	0x0040 ;?ICS__Lib_USB_32F10x_CL_wMaxPacketSize+0
; end of ?ICS__Lib_USB_32F10x_CL_wMaxPacketSize
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE [2]
0x7466	0x0040 ;?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
; end of ?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer [4]
0x7468	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer+0
; end of ?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size [2]
0x746C	0x0000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size
;USBdsc.c,149 :: _strd3 [48]
0x746E	0x00550320 ;_strd3+0
0x7472	0x00420053 ;_strd3+4
0x7476	0x00430020 ;_strd3+8
0x747A	0x004D004F ;_strd3+12
0x747E	0x004E0055 ;_strd3+16
0x7482	0x00430049 ;_strd3+20
0x7486	0x00000000 ;_strd3+24
0x748A	0x00000000 ;_strd3+28
0x748E	0x00000000 ;_strd3+32
0x7492	0x00000000 ;_strd3+36
0x7496	0x00000000 ;_strd3+40
0x749A	0x00000000 ;_strd3+44
; end of _strd3
;USBdsc.c,49 :: _configDescriptor1 [41]
0x749E	0x00290209 ;_configDescriptor1+0
0x74A2	0x80000101 ;_configDescriptor1+4
0x74A6	0x00040932 ;_configDescriptor1+8
0x74AA	0x00030200 ;_configDescriptor1+12
0x74AE	0x21090000 ;_configDescriptor1+16
0x74B2	0x01000101 ;_configDescriptor1+20
0x74B6	0x07002122 ;_configDescriptor1+24
0x74BA	0x40038105 ;_configDescriptor1+28
0x74BE	0x05070100 ;_configDescriptor1+32
0x74C2	0x00400301 ;_configDescriptor1+36
0x74C6	0x01 ;_configDescriptor1+40
; end of _configDescriptor1
;USBdsc.c,138 :: _strd2 [34]
0x74C8	0x004D0322 ;_strd2+0
0x74CC	0x006B0069 ;_strd2+4
0x74D0	0x006F0072 ;_strd2+8
0x74D4	0x006C0065 ;_strd2+12
0x74D8	0x006B0065 ;_strd2+16
0x74DC	0x00720074 ;_strd2+20
0x74E0	0x006E006F ;_strd2+24
0x74E4	0x006B0069 ;_strd2+28
0x74E8	0x0061 ;_strd2+32
; end of _strd2
;USBdsc.c,99 :: _hid_rpt_desc [33]
0x74EA	0x09FF0006 ;_hid_rpt_desc+0
0x74EE	0x1901A101 ;_hid_rpt_desc+4
0x74F2	0x15402901 ;_hid_rpt_desc+8
0x74F6	0x00FF2600 ;_hid_rpt_desc+12
0x74FA	0x40950875 ;_hid_rpt_desc+16
0x74FE	0x01190281 ;_hid_rpt_desc+20
0x7502	0x08754029 ;_hid_rpt_desc+24
0x7506	0x02914095 ;_hid_rpt_desc+28
0x750A	0xC0 ;_hid_rpt_desc+32
; end of _hid_rpt_desc
;USBdsc.c,31 :: _device_dsc [18]
0x750C	0x02000112 ;_device_dsc+0
0x7510	0x40000000 ;_device_dsc+4
0x7514	0x00011234 ;_device_dsc+8
0x7518	0x02010001 ;_device_dsc+12
0x751C	0x0100 ;_device_dsc+16
; end of _device_dsc
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [120]    __Lib_USB_32F10x_CL_USB_OTG_EPSetStall
0x01C8      [72]    __Lib_USB_32F10x_CL_USB_OTG_WritePacket
0x0210     [104]    __Lib_USB_32F10x_CL_DCD_EP_Stall
0x0278      [16]    __Lib_USB_32F10x_CL_USBD_USR_InterfaceStrDescriptor
0x0288      [16]    __Lib_USB_32F10x_CL_USBD_USR_ConfigStrDescriptor
0x0298      [16]    __Lib_USB_32F10x_CL_USBD_USR_SerialStrDescriptor
0x02A8      [38]    __Lib_USB_32F10x_CL_USBD_CtlError
0x02D0      [24]    __Lib_USB_32F10x_CL_USBD_GEN_GetCfgDesc
0x02E8      [24]    __Lib_USB_32F10x_CL_USBD_HID_GetCfgDesc
0x0300     [690]    __Lib_USB_32F10x_CL_USB_OTG_EPStartXfer
0x05B4     [514]    __Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer
0x07B8     [142]    __Lib_USB_32F10x_CL_USB_OTG_EPDeactivate
0x0848     [210]    __Lib_USB_32F10x_CL_USB_OTG_EPActivate
0x091C      [20]    __Lib_USB_32F10x_CL_USBD_USR_ManufacturerStrDescriptor
0x0930      [20]    __Lib_USB_32F10x_CL_USBD_USR_ProductStrDescriptor
0x0944      [20]    __Lib_USB_32F10x_CL_USBD_USR_DeviceDescriptor
0x0958      [20]    __Lib_USB_32F10x_CL_USBD_USR_LangIDStrDescriptor
0x096C      [62]    __Lib_USB_32F10x_CL_USBD_CtlSendData
0x09AC      [32]    __Lib_USB_32F10x_CL_USBD_ClrCfg
0x09CC     [100]    __Lib_USB_32F10x_CL_USBD_GEN_Setup
0x0A30     [368]    __Lib_USB_32F10x_CL_USBD_HID_Setup
0x0BA0      [54]    __Lib_USB_32F10x_CL_USBD_SetCfg
0x0BD8      [46]    __Lib_USB_32F10x_CL_DCD_EP_SetAddress
0x0C08     [106]    __Lib_USB_32F10x_CL_USB_OTG_EPClearStall
0x0C78      [24]    _Delay_1us
0x0C90      [78]    __Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt
0x0CE0      [24]    __Lib_TFT_Defs_Write_to_Port
0x0CF8     [104]    __Lib_USB_32F10x_CL_DCD_EP_Close
0x0D60     [136]    __Lib_USB_32F10x_CL_DCD_EP_Open
0x0DE8     [104]    __Lib_USB_32F10x_CL_DCD_EP_ClrStall
0x0E50     [114]    __Lib_USB_32F10x_CL_DCD_EP_PrepareRx
0x0EC4     [132]    __Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart
0x0F48     [104]    __Lib_USB_32F10x_CL_DCD_EP_Tx
0x0FB0      [44]    __Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay
0x0FDC      [92]    __Lib_USB_32F10x_CL_USBD_GetStatus
0x1038     [248]    __Lib_USB_32F10x_CL_USBD_SetFeature
0x1130      [92]    __Lib_USB_32F10x_CL_USBD_ClrFeature
0x118C     [108]    __Lib_USB_32F10x_CL_USBD_GetConfig
0x11F8     [130]    __Lib_USB_32F10x_CL_USBD_SetAddress
0x127C      [50]    __Lib_USB_32F10x_CL_DCD_EP_Flush
0x12B0     [244]    __Lib_USB_32F10x_CL_USBD_SetConfig
0x13A4     [304]    __Lib_USB_32F10x_CL_USBD_GetDescriptor
0x14D4      [24]    __Lib_USB_32F10x_CL_USBD_USR_DeviceReset
0x14EC      [32]    __Lib_USB_32F10x_CL_USBD_CtlContinueRx
0x150C      [22]    __Lib_USB_32F10x_CL_USBD_GEN_DataIn
0x1524      [52]    _TFT_Set_Index
0x1558      [52]    __Lib_USB_32F10x_CL_USBD_CtlSendStatus
0x158C     [144]    __Lib_USB_32F10x_CL_USBD_ParseSetupRequest
0x161C      [28]    __Lib_USB_32F10x_CL_USBD_RunTestMode
0x1638     [114]    __Lib_USB_32F10x_CL_USBD_StdItfReq
0x16AC     [124]    __Lib_USB_32F10x_CL_USBD_StdDevReq
0x1728      [52]    _TFT_Write_Command
0x175C     [428]    __Lib_USB_32F10x_CL_USBD_StdEPReq
0x1908      [52]    __Lib_USB_32F10x_CL_USBD_CtlReceiveStatus
0x193C      [32]    __Lib_USB_32F10x_CL_USBD_CtlContinueSendData
0x195C      [34]    __Lib_USB_32F10x_CL_USBD_GEN_DeInit
0x1980     [116]    __Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo
0x19F4     [100]    __Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo
0x1A58     [224]    __Lib_USB_32F10x_CL_USB_OTG_EnableDevInt
0x1B38     [156]    __Lib_USB_32F10x_CL_USB_OTG_CoreReset
0x1BD4      [26]    __Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay
0x1BF0      [38]    __Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed
0x1C18      [68]    __Lib_USB_32F10x_CL_USBD_HID_Init
0x1C5C      [84]    _TFT_SSD1963_8bit_Set_Index
0x1CB0      [34]    __Lib_USB_32F10x_CL_USBD_HID_DeInit
0x1CD4      [68]    __Lib_USB_32F10x_CL_USBD_GEN_Init
0x1D18      [22]    __Lib_USB_32F10x_CL_USBD_HID_DataIn
0x1D30      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x1D84      [28]    _SPI3_Read
0x1DA0      [64]    _TFT_Set_Reg
0x1DE0      [24]    _Delay_100ms
0x1DF8      [34]    __Lib_SPI_123_SPIx_Read
0x1E20      [24]    _Delay_10ms
0x1E38      [24]    _Delay_5ms
0x1E50      [12]    _Is_TFT_Rotated_180
0x1E5C      [88]    _write_ZIGBEE_long
0x1EB4      [36]    _set_not_ACK
0x1ED8      [36]    _set_not_encrypt
0x1EFC      [36]    _start_transmit
0x1F20      [38]    __Lib_USB_32F10x_CL_USBD_HID_SendReport
0x1F48      [28]    _enable_PLL
0x1F64     [100]    __Lib_TFT__TFT_getHeader
0x1FC8     [136]    _TFT_Dot
0x2050     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x2114      [48]    __Lib_USB_32F10x_CL_USBD_DevConnected
0x2144      [78]    __Lib_USB_32F10x_CL_USBD_DevDisconnected
0x2194      [48]    __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr
0x21C4      [32]    __Lib_USB_32F10x_CL_USBD_IsoOUTIncomplete
0x21E4      [56]    __Lib_USB_32F10x_CL_USBD_Suspend
0x221C      [60]    __Lib_USB_32F10x_CL_USBD_Resume
0x2258      [32]    __Lib_USB_32F10x_CL_USBD_IsoINIncomplete
0x2278      [40]    __Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr
0x22A0     [170]    __Lib_USB_32F10x_CL_USB_OTG_EP0Activate
0x234C      [86]    __Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed
0x23A4     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x243C      [60]    __Lib_USB_32F10x_CL_USB_OTG_ReadPacket
0x2478      [42]    __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr
0x24A4      [62]    __Lib_USB_32F10x_CL_DCD_ReadDevInEP
0x24E4     [252]    __Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo
0x25E0     [834]    __Lib_USB_32F10x_CL_USB_OTG_CoreInitDev
0x2924      [50]    __Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt
0x2958     [140]    _GPIO_Clk_Enable
0x29E4     [106]    __Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode
0x2A50     [316]    __Lib_USB_32F10x_CL_USB_OTG_SelectCore
0x2B8C      [48]    __Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt
0x2BBC     [410]    __Lib_USB_32F10x_CL_USB_OTG_CoreInit
0x2D58      [22]    __Lib_USB_32F10x_CL_USB_OTG_GetMode
0x2D70      [96]    __Lib_USB_32F10x_CL_USBD_SetupStage
0x2DD0     [334]    __Lib_USB_32F10x_CL_USBD_DataInStage
0x2F20      [92]    __Lib_USB_32F10x_CL_USBD_Reset
0x2F7C      [48]    __Lib_USB_32F10x_CL_USBD_SOF
0x2FAC     [240]    __Lib_USB_32F10x_CL_USBD_DataOutStage
0x309C      [28]    _SPI1_Write
0x30B8      [44]    _TFT_16bit_Write_Data
0x30E4     [104]    _TFT_Set_Address_ILI9342
0x314C     [104]    _TFT_Set_Address_ILI9340
0x31B4      [28]    _SPI3_Write
0x31D0      [28]    _SPI2_Write
0x31EC      [96]    _TFT_Write_Data
0x324C     [500]    _GPIO_Config
0x3440     [120]    _TFT_Set_Address
0x34B8       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceConfigured
0x34C0       [6]    __Lib_USB_32F10x_CL_USBD_USR_Init
0x34C8     [328]    _TFT_Set_Address_SSD1963II
0x3610     [104]    _TFT_Set_Address_R61526
0x3678     [104]    _TFT_Set_Address_ILI9481
0x36E0     [104]    _TFT_Set_Address_SST7715R
0x3748     [212]    _TFT_Set_Address_HX8352A
0x381C      [96]    _TFT_SSD1963_8bit_Write_Data
0x387C      [64]    __Lib_USB_32F10x_CL_GetMaxIndexInDevDsc
0x38BC     [512]    __Lib_TFT__TFT_Write_Char
0x3ABC     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x3E8C     [788]    __Lib_TFT__TFT_Write_Char_E
0x41A0     [112]    _HID_Write
0x4210     [332]    _write_TX_normal_FIFO
0x435C      [88]    _read_ZIGBEE_long
0x43B4     [356]    __Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler
0x4518     [356]    _set_channel
0x467C      [64]    _read_ZIGBEE_short
0x46BC     [112]    _init_ZIGBEE_basic
0x472C      [16]    __Lib_TFT_Is_SSD1963_Set
0x473C      [64]    _write_ZIGBEE_short
0x477C      [62]    _set_RSSI_mode
0x47BC      [26]    _enable_interrupt
0x47D8     [114]    __Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc
0x484C     [190]    _set_CCA_mode
0x490C       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceSuspended
0x4914     [392]    __Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR
0x4A9C     [146]    __Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR
0x4B30     [292]    __Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR
0x4C54       [8]    __Lib_USB_32F10x_CL_USBD_DeInit
0x4C5C       [6]    __Lib_USB_32F10x_CL_USB_OTG_BSP_Init
0x4C64      [64]    __Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR
0x4CA4      [64]    __Lib_USB_32F10x_CL_DCD_SessionRequest_ISR
0x4CE4       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceDisconnected
0x4CEC      [64]    __Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR
0x4D2C      [30]    __Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode
0x4D4C       [6]    __Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt
0x4D54     [364]    __Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR
0x4EC0      [32]    __Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr
0x4EE0     [484]    __Lib_USB_32F10x_CL_DCD_HandleInEP_ISR
0x50C4     [220]    __Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR
0x51A0      [64]    __Lib_USB_32F10x_CL_DCD_HandleSof_ISR
0x51E0     [264]    __Lib_USB_32F10x_CL_DCD_Init
0x52E8     [152]    __Lib_USB_32F10x_CL_DCD_HandleResume_ISR
0x5380      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x53C4      [16]    _Is_TFT_Set
0x53D4      [24]    _TFT_Set_Pen
0x53EC      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x541C     [272]    _GPIO_Alternate_Function_Enable
0x552C      [24]    _TFT_Move_Cursor
0x5544       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceConnected
0x554C      [64]    _TFT_Set_Brush
0x558C       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceResumed
0x5594      [68]    __Lib_USB_32F10x_CL_DCD_OTG_ISR
0x55D8     [628]    __Lib_TFT_Defs_TFT_Reset_Device
0x584C     [108]    _TFT_Set_Font
0x58B8      [78]    _ByteToStr
0x5908     [136]    _TFT_Write_Text
0x5990     [192]    _TFT_Init_ILI9341_8bit
0x5A50      [94]    __Lib_USB_32F10x_CL_USBD_Init
0x5AB0      [92]    _HID_Read
0x5B0C     [104]    _usbSend
0x5B74      [88]    _beeSend
0x5BCC     [120]    _NVIC_IntEnable
0x5C44      [44]    __Lib_USB_32F10x_CL_GetMaxStrignDscIndex
0x5C70     [144]    _TFT_Fill_Screen
0x5D00      [44]    _Debounce_INT
0x5D2C     [280]    _USB_Polling_Proc
0x5E44     [224]    _read_RX_FIFO
0x5F28      [36]    _pin_wake
0x5F4C      [62]    _set_long_address
0x5F8C      [68]    _set_wake_from_pin
0x5FD0      [44]    _set_short_address
0x6000      [64]    _pin_reset
0x6040      [84]    _SPI3_Init_Advanced
0x6098      [82]    _RF_reset
0x60EC      [40]    __Lib_USB_32F10x_CL_usb_hw_config
0x6114      [26]    _software_reset
0x6130      [44]    _set_PAN_ID
0x615C      [58]    _set_TX_power
0x6198     [138]    _set_frame_format_filter
0x6224     [106]    _set_reception_mode
0x6290      [70]    _nonbeacon_PAN_coordinator_device
0x62D8      [50]    _init_ZIGBEE_nonbeacon
0x630C      [60]    _USB_Init_Desc
0x6348     [192]    _TFT_Init
0x6408      [24]    _GPIO_Digital_Input
0x6420     [252]    _HID_Enable
0x651C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x6588      [20]    ___CC2DW
0x659C      [58]    ___FillZeros
0x65D8     [100]    _beeRecive
0x663C     [132]    _DrawFrame
0x66C0      [44]    _usbCommunication
0x66EC      [28]    _GPIO_Digital_Output
0x6708     [384]    _Initialize
0x6888       [8]    ___GenExcept
0x6890      [20]    __Lib_System_105_107_InitialSetUpFosc
0x68A8     [208]    _main
0x6978     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    __Lib_TFT_Ptr_Set
0x20000002       [1]    __Lib_TFT_FontInitialized
0x20000003       [1]    __Lib_TFT___SSD1963_controller
0x20000004       [2]    __Lib_TFT_Defs___controller
0x20000006       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000007       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000008      [44]    __Lib_USB_32F10x_CL_USBD_DCD_INT_cb
0x20000034       [4]    __Lib_USB_32F10x_CL_USBD_DCD_INT_fops
0x20000038       [4]    __Lib_USB_32F10x_CL_USB_Read_Buffer
0x2000003C       [4]    __Lib_USB_32F10x_CL__USB_Stop_Waiting
0x20000040       [2]    __Lib_USB_32F10x_CL_wMaxPacketSize
0x20000042       [2]    __Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE
0x20000044       [4]    __Lib_USB_32F10x_CL_USB_Write_Buffer
0x20000048       [2]    __Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size
0x2000004A       [1]    _LQI
0x2000004B       [1]    _RSSI2
0x2000004C       [4]    __Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr
0x20000050      [28]    __Lib_USB_32F10x_CL_USR_desc
0x2000006C      [44]    __Lib_USB_32F10x_CL_USBD_HID_cb
0x20000098      [28]    __Lib_USB_32F10x_CL_USR_cb
0x200000B4       [4]    __Lib_USB_32F10x_CL_USBD_ep_status
0x200000B8       [4]    __Lib_USB_32F10x_CL_USBD_GEN_AltSet
0x200000BC       [4]    __Lib_USB_32F10x_CL_USBD_default_cfg
0x200000C0       [4]    __Lib_USB_32F10x_CL_USBD_HID_Protocol
0x200000C4       [4]    __Lib_USB_32F10x_CL_USBD_HID_IdleState
0x200000C8       [4]    __Lib_USB_32F10x_CL_USBD_HID_AltSet
0x200000CC       [4]    __Lib_USB_32F10x_CL_USBD_cfg_status
0x200000D0       [1]    _SEQ_NUMBER
0x200000D1       [1]    _lost_data
0x200000D2       [2]    _address_RX_FIFO
0x200000D4       [2]    _address_TX_normal_FIFO
0x200000D6       [2]    _ADDRESS_short_1
0x200000D8       [2]    _ADDRESS_short_2
0x200000DA       [2]    _PAN_ID_1
0x200000DC       [2]    _PAN_ID_2
0x200000DE       [8]    _ADDRESS_long_1
0x200000E6       [8]    _ADDRESS_long_2
0x200000EE       [3]    _DATA_TX
0x200000F1      [64]    _readbuff
0x20000131       [1]    _temp1
0x20000132      [64]    _BEE_RECIVED_DATA
0x20000172       [3]    _DATA_RX
0x20000175       [1]    _txt
0x20000176      [64]    _USB_RECIVED_DATA
0x200001B6      [64]    _writebuff
0x200001F6      [19]    _data_RX_FIFO
0x20000209      [16]    _data_TX_normal_FIFO
0x20000219       [1]    __Lib_TFT_PenWidth
0x2000021A       [2]    __Lib_TFT_PenColor
0x2000021C       [4]    _USB_config_dsc_ptr
0x20000220      [12]    _USB_string_dsc_ptr
0x2000022C       [4]    _SPI_Rd_Ptr
0x20000230       [4]    _SPI_Wr_Ptr
0x20000234       [4]    ___System_CLOCK_IN_KHZ
0x20000238       [1]    __Lib_TFT_BrushEnabled
0x20000239       [1]    __Lib_TFT_GradientEnabled
0x2000023A       [2]    __Lib_TFT_BrushColor
0x2000023C       [1]    __Lib_TFT_GradientOrientation
0x2000023D       [1]    __Lib_TFT_FontOrientation
0x2000023E       [2]    __Lib_TFT_GradColorFrom
0x20000240       [2]    __Lib_TFT_GradColorTo
0x20000242       [2]    _TFT_DISP_WIDTH
0x20000244       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000248       [2]    _TFT_DISP_HEIGHT
0x2000024A       [2]    __Lib_TFT_x_cord
0x2000024C       [4]    _TFT_Set_Address_Ptr
0x20000250       [4]    _TFT_Write_Data_Ptr
0x20000254       [2]    __Lib_TFT_y_cord
0x20000256       [2]    __Lib_TFT__fontFirstChar
0x20000258       [2]    __Lib_TFT__fontLastChar
0x2000025A       [2]    __Lib_TFT__fontHeight
0x2000025C       [4]    __Lib_TFT__font
0x20000260       [2]    __Lib_TFT_FontColor
0x20000262      [10]    __Lib_TFT_headerBuffer
0x2000026C       [4]    _TFT_Get_Ext_Data_Ptr
0x20000270       [1]    _ExternalFontSet
0x20000271       [1]    __Lib_USB_32F10x_CL_maxDescriptorIndex
0x20000272       [1]    __Lib_USB_32F10x_CL_USBD_SetConfig_cfgidx_L0
0x20000274       [4]    __Lib_TFT_activeExtFont
0x20000278       [4]    _TFT_Set_Index_Ptr
0x2000027C       [4]    _TFT_Write_Command_Ptr
0x20000280    [1524]    __Lib_USB_32F10x_CL_USB_OTG_dev
0x20000874       [4]    __Lib_USB_32F10x_CL_SET_TEST_MODE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x02CE       [1]    __Lib_USB_32F10x_CL_emptyStr
0x0C72       [4]    _strd1
0x6ABC    [2168]    _TFT_defaultFont
0x7334       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr
0x7338      [28]    ?ICS__Lib_USB_32F10x_CL_USR_desc
0x7354      [44]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_cb
0x7380      [28]    ?ICS__Lib_USB_32F10x_CL_USR_cb
0x739C       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_ep_status
0x73A0       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet
0x73A4       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_default_cfg
0x73A8       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol
0x73AC       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState
0x73B0       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet
0x73B4       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_cfg_status
0x73B8     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x7424       [2]    ?ICS__Lib_TFT_Ptr_Set
0x7426       [1]    ?ICS__Lib_TFT_FontInitialized
0x7427       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x7428       [2]    ?ICS__Lib_TFT_Defs___controller
0x742A       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x742B       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x742C      [44]    ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb
0x7458       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops
0x745C       [4]    ?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer
0x7460       [4]    ?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting
0x7464       [2]    ?ICS__Lib_USB_32F10x_CL_wMaxPacketSize
0x7466       [2]    ?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE
0x7468       [4]    ?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer
0x746C       [2]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size
0x746E      [48]    _strd3
0x749E      [41]    _configDescriptor1
0x74C8      [34]    _strd2
0x74EA      [33]    _hid_rpt_desc
0x750C      [18]    _device_dsc
