module test_16_sinks (clk);
 input clk;


 CLKBUF_X3 clkbuf_0_clk (.A(clk),
    .Z(clknet_0_clk));
 flop_pair U1 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U2 U2 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U3 U3 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U4 U4 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U5 U5 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U6 U6 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U7 U7 (.clknet_0_clk_i(clknet_0_clk));
 flop_pair_U8 U8 (.clknet_0_clk_i(clknet_0_clk));
endmodule
module flop_pair (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U2 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U3 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U4 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U5 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U6 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U7 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
module flop_pair_U8 (clknet_0_clk_i);
 input clknet_0_clk_i;


 DFF_X1 ff1 (.CK(clknet_0_clk_i));
 DFF_X1 ff2 (.CK(clknet_0_clk_i));
endmodule
