
*** Running vivado
    with args -log vga_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_test.tcl -notrace
Command: link_design -top vga_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.184 ; gain = 0.000 ; free physical = 4392 ; free virtual = 7134
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1612.199 ; gain = 48.016 ; free physical = 4394 ; free virtual = 7136

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c50e920b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.699 ; gain = 454.500 ; free physical = 4006 ; free virtual = 6764

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696
Ending Logic Optimization Task | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3937 ; free virtual = 6696

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c50e920b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3936 ; free virtual = 6695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c50e920b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3936 ; free virtual = 6695

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3936 ; free virtual = 6695
Ending Netlist Obfuscation Task | Checksum: 1c50e920b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3936 ; free virtual = 6695
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.699 ; gain = 580.516 ; free physical = 3936 ; free virtual = 6695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.699 ; gain = 0.000 ; free physical = 3936 ; free virtual = 6695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2176.715 ; gain = 0.000 ; free physical = 3933 ; free virtual = 6693
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.715 ; gain = 0.000 ; free physical = 3933 ; free virtual = 6693
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
Command: report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3909 ; free virtual = 6661
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14fbc472a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3909 ; free virtual = 6661
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3909 ; free virtual = 6661

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'VGA/VGA_SYNC/h_count_reg[9]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	VGA/color_reg_reg[0] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14d6e0f9c

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3889 ; free virtual = 6645

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dcb89f1d

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3903 ; free virtual = 6659

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dcb89f1d

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3903 ; free virtual = 6659
Phase 1 Placer Initialization | Checksum: 1dcb89f1d

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3903 ; free virtual = 6659

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24535a72e

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3902 ; free virtual = 6659

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3895 ; free virtual = 6654

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 213c9f46d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3895 ; free virtual = 6654
Phase 2 Global Placement | Checksum: 2238ffc51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2238ffc51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6654

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f8bb1c56

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6653

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23f1fb0d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6653

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23f1fb0d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3894 ; free virtual = 6653

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e5c871e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6651

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18cc4271c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6651

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18cc4271c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6651
Phase 3 Detail Placement | Checksum: 18cc4271c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6651

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 134ceca3a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 134ceca3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6652
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.401. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f1a01d86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6652
Phase 4.1 Post Commit Optimization | Checksum: f1a01d86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3891 ; free virtual = 6652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f1a01d86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f1a01d86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6652
Phase 4.4 Final Placement Cleanup | Checksum: 11d166802

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d166802

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6652
Ending Placer Task | Checksum: d46d34e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3899 ; free virtual = 6659
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3899 ; free virtual = 6659
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3897 ; free virtual = 6659
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3897 ; free virtual = 6658
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3892 ; free virtual = 6653
INFO: [runtcl-4] Executing : report_utilization -file vga_test_utilization_placed.rpt -pb vga_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2224.738 ; gain = 0.000 ; free physical = 3897 ; free virtual = 6658
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9b768449 ConstDB: 0 ShapeSum: 38f6b098 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a23c2d7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2295.027 ; gain = 70.289 ; free physical = 3785 ; free virtual = 6546
Post Restoration Checksum: NetGraph: 9cba2f65 NumContArr: 581fe19 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a23c2d7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2319.023 ; gain = 94.285 ; free physical = 3752 ; free virtual = 6514

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a23c2d7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.023 ; gain = 107.285 ; free physical = 3737 ; free virtual = 6498

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a23c2d7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.023 ; gain = 107.285 ; free physical = 3737 ; free virtual = 6498
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c80c1460

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2342.031 ; gain = 117.293 ; free physical = 3729 ; free virtual = 6491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.455  | TNS=0.000  | WHS=-0.096 | THS=-0.737 |

Phase 2 Router Initialization | Checksum: 25d47cf45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2342.031 ; gain = 117.293 ; free physical = 3729 ; free virtual = 6491

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153dfe651

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3730 ; free virtual = 6491

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.234  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fe408110

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491
Phase 4 Rip-up And Reroute | Checksum: 1fe408110

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21bb8fe86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.327  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21bb8fe86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21bb8fe86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491
Phase 5 Delay and Skew Optimization | Checksum: 21bb8fe86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b6c9caef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.327  | TNS=0.000  | WHS=0.222  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd7495a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491
Phase 6 Post Hold Fix | Checksum: 1bd7495a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0129156 %
  Global Horizontal Routing Utilization  = 0.014836 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 165080b5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3729 ; free virtual = 6491

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 165080b5b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3728 ; free virtual = 6490

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174f1127d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3730 ; free virtual = 6492

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.327  | TNS=0.000  | WHS=0.222  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174f1127d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3730 ; free virtual = 6492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3746 ; free virtual = 6508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2345.035 ; gain = 120.297 ; free physical = 3746 ; free virtual = 6508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.035 ; gain = 0.000 ; free physical = 3746 ; free virtual = 6508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.035 ; gain = 0.000 ; free physical = 3744 ; free virtual = 6506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.035 ; gain = 0.000 ; free physical = 3743 ; free virtual = 6506
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
Command: report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
Command: report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
Command: report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_test_route_status.rpt -pb vga_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_test_bus_skew_routed.rpt -pb vga_test_bus_skew_routed.pb -rpx vga_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 23:29:20 2019...

*** Running vivado
    with args -log vga_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_test.tcl -notrace
Command: open_checkpoint vga_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1384.086 ; gain = 0.000 ; free physical = 4663 ; free virtual = 7433
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2042.836 ; gain = 1.000 ; free physical = 3928 ; free virtual = 6698
Restored from archive | CPU: 0.130000 secs | Memory: 1.110008 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2042.836 ; gain = 1.000 ; free physical = 3928 ; free virtual = 6698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.836 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6699
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2042.836 ; gain = 658.750 ; free physical = 3927 ; free virtual = 6698
Command: write_bitstream -force vga_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net VGA/VGA_SYNC/E[0] is a gated clock net sourced by a combinational pin VGA/VGA_SYNC/h_count_reg[9]_i_1/O, cell VGA/VGA_SYNC/h_count_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT VGA/VGA_SYNC/h_count_reg[9]_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
VGA/color_reg_reg[0]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:02:18 . Memory (MB): peak = 2464.992 ; gain = 422.156 ; free physical = 3865 ; free virtual = 6637
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 23:32:01 2019...
