// Seed: 1468509864
`define pp_8 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_13(
      id_3, 1'b0, id_5[1]
  );
  logic id_8;
  assign id_3 = id_8;
  initial id_2[1 : 1'h0] = !id_4;
  assign id_1[1 : 1] = "";
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
endmodule
