Fitter report for register
Sun Dec 20 16:32:06 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |DataPath|MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sun Dec 20 16:32:06 2020            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; register                                         ;
; Top-level Entity Name              ; DataPath                                         ;
; Family                             ; Cyclone III                                      ;
; Device                             ; EP3C5F256C6                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 162 / 5,136 ( 3 % )                              ;
;     Total combinational functions  ; 131 / 5,136 ( 3 % )                              ;
;     Dedicated logic registers      ; 88 / 5,136 ( 2 % )                               ;
; Total registers                    ; 88                                               ;
; Total pins                         ; 75 / 183 ( 41 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,024 / 423,936 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; CRT[7]   ; Incomplete set of assignments ;
; CRT[6]   ; Incomplete set of assignments ;
; CRT[5]   ; Incomplete set of assignments ;
; CRT[4]   ; Incomplete set of assignments ;
; CRT[3]   ; Incomplete set of assignments ;
; CRT[2]   ; Incomplete set of assignments ;
; CRT[1]   ; Incomplete set of assignments ;
; CRT[0]   ; Incomplete set of assignments ;
; IR[7]    ; Incomplete set of assignments ;
; IR[6]    ; Incomplete set of assignments ;
; IR[5]    ; Incomplete set of assignments ;
; IR[4]    ; Incomplete set of assignments ;
; IR[3]    ; Incomplete set of assignments ;
; IR[2]    ; Incomplete set of assignments ;
; IR[1]    ; Incomplete set of assignments ;
; IR[0]    ; Incomplete set of assignments ;
; PC[7]    ; Incomplete set of assignments ;
; PC[6]    ; Incomplete set of assignments ;
; PC[5]    ; Incomplete set of assignments ;
; PC[4]    ; Incomplete set of assignments ;
; PC[3]    ; Incomplete set of assignments ;
; PC[2]    ; Incomplete set of assignments ;
; PC[1]    ; Incomplete set of assignments ;
; PC[0]    ; Incomplete set of assignments ;
; MAR[7]   ; Incomplete set of assignments ;
; MAR[6]   ; Incomplete set of assignments ;
; MAR[5]   ; Incomplete set of assignments ;
; MAR[4]   ; Incomplete set of assignments ;
; MAR[3]   ; Incomplete set of assignments ;
; MAR[2]   ; Incomplete set of assignments ;
; MAR[1]   ; Incomplete set of assignments ;
; MAR[0]   ; Incomplete set of assignments ;
; MDR[7]   ; Incomplete set of assignments ;
; MDR[6]   ; Incomplete set of assignments ;
; MDR[5]   ; Incomplete set of assignments ;
; MDR[4]   ; Incomplete set of assignments ;
; MDR[3]   ; Incomplete set of assignments ;
; MDR[2]   ; Incomplete set of assignments ;
; MDR[1]   ; Incomplete set of assignments ;
; MDR[0]   ; Incomplete set of assignments ;
; Y[7]     ; Incomplete set of assignments ;
; Y[6]     ; Incomplete set of assignments ;
; Y[5]     ; Incomplete set of assignments ;
; Y[4]     ; Incomplete set of assignments ;
; Y[3]     ; Incomplete set of assignments ;
; Y[2]     ; Incomplete set of assignments ;
; Y[1]     ; Incomplete set of assignments ;
; Y[0]     ; Incomplete set of assignments ;
; Z[7]     ; Incomplete set of assignments ;
; Z[6]     ; Incomplete set of assignments ;
; Z[5]     ; Incomplete set of assignments ;
; Z[4]     ; Incomplete set of assignments ;
; Z[3]     ; Incomplete set of assignments ;
; Z[2]     ; Incomplete set of assignments ;
; Z[1]     ; Incomplete set of assignments ;
; Z[0]     ; Incomplete set of assignments ;
; MemRd    ; Incomplete set of assignments ;
; MDRout   ; Incomplete set of assignments ;
; Zout     ; Incomplete set of assignments ;
; PCout    ; Incomplete set of assignments ;
; GRsel    ; Incomplete set of assignments ;
; GRout    ; Incomplete set of assignments ;
; Clk      ; Incomplete set of assignments ;
; IRin     ; Incomplete set of assignments ;
; PCin     ; Incomplete set of assignments ;
; Rset     ; Incomplete set of assignments ;
; MARin    ; Incomplete set of assignments ;
; Yin      ; Incomplete set of assignments ;
; op[1]    ; Incomplete set of assignments ;
; op[0]    ; Incomplete set of assignments ;
; Zin      ; Incomplete set of assignments ;
; GRin     ; Incomplete set of assignments ;
; PC_1     ; Incomplete set of assignments ;
; MemWr    ; Incomplete set of assignments ;
; MDRin    ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 399 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 399 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 389     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/register/demois/register.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 162 / 5,136 ( 3 % )       ;
;     -- Combinational with no register       ; 74                        ;
;     -- Register only                        ; 31                        ;
;     -- Combinational with a register        ; 57                        ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 65                        ;
;     -- 3 input functions                    ; 22                        ;
;     -- <=2 input functions                  ; 44                        ;
;     -- Register only                        ; 31                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 116                       ;
;     -- arithmetic mode                      ; 15                        ;
;                                             ;                           ;
; Total registers*                            ; 88 / 6,000 ( 1 % )        ;
;     -- Dedicated logic registers            ; 88 / 5,136 ( 2 % )        ;
;     -- I/O registers                        ; 0 / 864 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 11 / 321 ( 3 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 75 / 183 ( 41 % )         ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 3                         ;
; M9Ks                                        ; 2 / 46 ( 4 % )            ;
; Total block memory bits                     ; 1,024 / 423,936 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 3 / 10 ( 30 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 3% / 4% / 2%              ;
; Maximum fan-out                             ; 90                        ;
; Highest non-global fan-out                  ; 32                        ;
; Total fan-out                               ; 928                       ;
; Average fan-out                             ; 2.24                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 162 / 5136 ( 3 % ) ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 74                 ; 0                              ;
;     -- Register only                        ; 31                 ; 0                              ;
;     -- Combinational with a register        ; 57                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 65                 ; 0                              ;
;     -- 3 input functions                    ; 22                 ; 0                              ;
;     -- <=2 input functions                  ; 44                 ; 0                              ;
;     -- Register only                        ; 31                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 116                ; 0                              ;
;     -- arithmetic mode                      ; 15                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 88                 ; 0                              ;
;     -- Dedicated logic registers            ; 88 / 5136 ( 2 % )  ; 0 / 5136 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 11 / 321 ( 3 % )   ; 0 / 321 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 75                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )     ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 1024               ; 0                              ;
; Total RAM block bits                        ; 18432              ; 0                              ;
; M9K                                         ; 2 / 46 ( 4 % )     ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )    ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 923                ; 5                              ;
;     -- Registered Connections               ; 156                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 19                 ; 0                              ;
;     -- Output Ports                         ; 56                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Clk    ; E2    ; 1        ; 0            ; 11           ; 0            ; 90                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; GRin   ; L2    ; 2        ; 0            ; 8            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; GRout  ; G1    ; 1        ; 0            ; 18           ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; GRsel  ; R1    ; 2        ; 0            ; 5            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; IRin   ; J1    ; 2        ; 0            ; 10           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; MARin  ; F8    ; 8        ; 13           ; 24           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; MDRin  ; T7    ; 3        ; 13           ; 0            ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; MDRout ; L6    ; 2        ; 0            ; 9            ; 7            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; MemRd  ; M1    ; 2        ; 0            ; 11           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; MemWr  ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PC_1   ; L3    ; 2        ; 0            ; 7            ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PCin   ; E1    ; 1        ; 0            ; 11           ; 7            ; 17                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PCout  ; A5    ; 8        ; 7            ; 24           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Rset   ; M2    ; 2        ; 0            ; 11           ; 14           ; 49                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Yin    ; B6    ; 8        ; 9            ; 24           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Zin    ; F6    ; 8        ; 11           ; 24           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Zout   ; K8    ; 3        ; 9            ; 0            ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; op[0]  ; L9    ; 4        ; 18           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; op[1]  ; P8    ; 3        ; 16           ; 0            ; 14           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CRT[0] ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[1] ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[2] ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[3] ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[4] ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[5] ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[6] ; P6    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CRT[7] ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[0]  ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[1]  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[2]  ; F3    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[3]  ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[4]  ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[5]  ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[6]  ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[7]  ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[0] ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[1] ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[2] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[3] ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[4] ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[5] ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[6] ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MAR[7] ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[0] ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[1] ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[2] ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[3] ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[4] ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[5] ; M8    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[6] ; L8    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MDR[7] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[0]  ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[1]  ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[2]  ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[3]  ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[4]  ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[5]  ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[6]  ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PC[7]  ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[0]   ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[1]   ; R5    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[2]   ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[3]   ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[4]   ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[5]   ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[6]   ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[7]   ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[0]   ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[1]   ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[2]   ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[3]   ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[4]   ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[5]   ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[6]   ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Z[7]   ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; Y[7]                    ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; MARin                   ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; Z[4]                    ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; PC[2]                   ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; Y[2]                    ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; PCout                   ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 18 ( 67 % )  ; 2.5V          ; --           ;
; 2        ; 19 / 19 ( 100 % ) ; 2.5V          ; --           ;
; 3        ; 23 / 26 ( 88 % )  ; 2.5V          ; --           ;
; 4        ; 2 / 27 ( 7 % )    ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )    ; 2.5V          ; --           ;
; 6        ; 1 / 16 ( 6 % )    ; 2.5V          ; --           ;
; 7        ; 1 / 26 ( 4 % )    ; 2.5V          ; --           ;
; 8        ; 21 / 26 ( 81 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; MAR[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; IR[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; PCout                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; IR[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; Z[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; MAR[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; Z[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 8        ; MAR[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 189        ; 8        ; Yin                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; Z[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; Y[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; MDR[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; Y[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; MAR[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; PC[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; MDR[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; PCin                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 23         ; 1        ; Clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; Y[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; PC[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; Y[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; PC[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 11         ; 1        ; IR[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 6          ; 1        ; IR[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; Zin                                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; Z[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; MARin                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; GRout                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 13         ; 1        ; PC[0]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; IR[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 135        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 134        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 28         ; 2        ; IRin                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; CRT[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; CRT[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; Y[0]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; Z[6]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; Z[0]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; MAR[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 30         ; 2        ; PC[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; Zout                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 76         ; 4        ; MDR[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; MAR[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; GRin                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; PC_1                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 40         ; 2        ; PC[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; MDRout                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 65         ; 3        ; Y[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; MDR[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; op[0]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; MemRd                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; Rset                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; CRT[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 59         ; 3        ; MAR[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 69         ; 3        ; MDR[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; PC[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 37         ; 2        ; IR[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; MAR[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 56         ; 3        ; CRT[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; MDR[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; IR[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 43         ; 2        ; IR[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; CRT[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; op[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; GRsel                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; PC[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R4       ; 53         ; 3        ; CRT[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 61         ; 3        ; Y[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; MDR[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; Z[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 72         ; 3        ; MemWr                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; CRT[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; CRT[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 62         ; 3        ; Y[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 64         ; 3        ; Z[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; MDRin                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; MDR[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+--------------+
; |DataPath                                    ; 162 (0)     ; 88 (0)                    ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 75   ; 0            ; 74 (0)       ; 31 (0)            ; 57 (0)           ; |DataPath                                                                                           ; work         ;
;    |ALU:inst|                                ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst                                                                                  ; work         ;
;       |lpm_add_sub0:inst|                    ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst|lpm_add_sub0:inst                                                                ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component                              ; work         ;
;             |add_sub_0qh:auto_generated|     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated   ; work         ;
;       |lpm_mux0:inst4|                       ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst|lpm_mux0:inst4                                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component                                         ; work         ;
;             |mux_8qc:auto_generated|         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DataPath|ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated                  ; work         ;
;    |MEM:inst2|                               ; 10 (2)      ; 0 (0)                     ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (0)            ; |DataPath|MEM:inst2                                                                                 ; work         ;
;       |lpm_mux2:inst2|                       ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |DataPath|MEM:inst2|lpm_mux2:inst2                                                                  ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |DataPath|MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component                                        ; work         ;
;             |mux_5qc:auto_generated|         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DataPath|MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated                 ; work         ;
;       |lpm_ram_dq0:inst|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|MEM:inst2|lpm_ram_dq0:inst                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_amb1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated ; work         ;
;       |lpm_rom2:inst1|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|MEM:inst2|lpm_rom2:inst1                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_jb81:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DataPath|MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated   ; work         ;
;    |lpm_bustri1:inst6|                       ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 7 (0)            ; |DataPath|lpm_bustri1:inst6                                                                         ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 7 (7)            ; |DataPath|lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component                                         ; work         ;
;    |lpm_bustri1:inst7|                       ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |DataPath|lpm_bustri1:inst7                                                                         ; work         ;
;       |lpm_bustri:lpm_bustri_component|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |DataPath|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component                                         ; work         ;
;    |lpm_counter0:inst3|                      ; 41 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 13 (0)           ; |DataPath|lpm_counter0:inst3                                                                        ; work         ;
;       |lpm_counter:lpm_counter_component|    ; 41 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 13 (0)           ; |DataPath|lpm_counter0:inst3|lpm_counter:lpm_counter_component                                      ; work         ;
;          |cntr_ppj:auto_generated|           ; 41 (41)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 13 (13)          ; |DataPath|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated              ; work         ;
;    |lpm_dff2:inst11|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 2 (0)            ; |DataPath|lpm_dff2:inst11                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |DataPath|lpm_dff2:inst11|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |lpm_dff2:inst12|                         ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |DataPath|lpm_dff2:inst12                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |DataPath|lpm_dff2:inst12|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |lpm_dff2:inst13|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 7 (0)            ; |DataPath|lpm_dff2:inst13                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |DataPath|lpm_dff2:inst13|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |lpm_dff2:inst14|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 7 (0)            ; |DataPath|lpm_dff2:inst14                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |DataPath|lpm_dff2:inst14|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |lpm_dff2:inst15|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; |DataPath|lpm_dff2:inst15                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |DataPath|lpm_dff2:inst15|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |lpm_dff2:inst16|                         ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |DataPath|lpm_dff2:inst16                                                                           ; work         ;
;       |lpm_ff:lpm_ff_component|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DataPath|lpm_dff2:inst16|lpm_ff:lpm_ff_component                                                   ; work         ;
;    |lpm_mux3:inst17|                         ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DataPath|lpm_mux3:inst17                                                                           ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DataPath|lpm_mux3:inst17|lpm_mux:lpm_mux_component                                                 ; work         ;
;          |mux_vpc:auto_generated|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DataPath|lpm_mux3:inst17|lpm_mux:lpm_mux_component|mux_vpc:auto_generated                          ; work         ;
;    |register:inst1|                          ; 36 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 15 (0)            ; 19 (0)           ; |DataPath|register:inst1                                                                            ; work         ;
;       |lpm_decode0:inst|                     ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (0)            ; |DataPath|register:inst1|lpm_decode0:inst                                                           ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 2 (0)            ; |DataPath|register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component                           ; work         ;
;             |decode_7uf:auto_generated|      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DataPath|register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated ; work         ;
;       |lpm_dff0:inst1|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |DataPath|register:inst1|lpm_dff0:inst1                                                             ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DataPath|register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component                                     ; work         ;
;       |lpm_dff0:inst2|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 3 (0)            ; |DataPath|register:inst1|lpm_dff0:inst2                                                             ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |DataPath|register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component                                     ; work         ;
;       |lpm_dff0:inst3|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 2 (0)            ; |DataPath|register:inst1|lpm_dff0:inst3                                                             ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |DataPath|register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component                                     ; work         ;
;       |lpm_dff0:inst4|                       ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 4 (0)            ; |DataPath|register:inst1|lpm_dff0:inst4                                                             ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |DataPath|register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component                                     ; work         ;
;       |lpm_mux1:inst9|                       ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |DataPath|register:inst1|lpm_mux1:inst9                                                             ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |DataPath|register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component                                   ; work         ;
;             |mux_8qc:auto_generated|         ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |DataPath|register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated            ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; CRT[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CRT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PC[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MAR[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MDR[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Z[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MemRd  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MDRout ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Zout   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PCout  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; GRsel  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; GRout  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; IRin   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PCin   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Rset   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; MARin  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Yin    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; op[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; op[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Zin    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; GRin   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PC_1   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; MemWr  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; MDRin  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; MemRd                                                                                                          ;                   ;         ;
; MDRout                                                                                                         ;                   ;         ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[7]~0                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[6]~1                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[5]~2                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[4]~3                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[3]~4                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[2]~5                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1]~6                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~7                                             ; 1                 ; 6       ;
; Zout                                                                                                           ;                   ;         ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~8                                             ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]~11                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]~13                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]~15                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]~17                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]~19                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]~21                                            ; 0                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]~23                                            ; 0                 ; 6       ;
; PCout                                                                                                          ;                   ;         ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~8                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]~11                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]~13                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]~15                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]~17                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]~19                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]~21                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]~23                                            ; 1                 ; 6       ;
; GRsel                                                                                                          ;                   ;         ;
;      - lpm_mux3:inst17|lpm_mux:lpm_mux_component|mux_vpc:auto_generated|result_node[0]~0                       ; 1                 ; 6       ;
;      - lpm_mux3:inst17|lpm_mux:lpm_mux_component|mux_vpc:auto_generated|result_node[1]~1                       ; 1                 ; 6       ;
; GRout                                                                                                          ;                   ;         ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~9                                             ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]~12                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]~14                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]~16                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]~18                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]~20                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]~22                                            ; 1                 ; 6       ;
;      - lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]~24                                            ; 1                 ; 6       ;
; Clk                                                                                                            ;                   ;         ;
; IRin                                                                                                           ;                   ;         ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 0                 ; 6       ;
; PCin                                                                                                           ;                   ;         ;
; Rset                                                                                                           ;                   ;         ;
; MARin                                                                                                          ;                   ;         ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 0                 ; 6       ;
; Yin                                                                                                            ;                   ;         ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 0                 ; 6       ;
; op[1]                                                                                                          ;                   ;         ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]~9                                                       ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~0             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~1             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6             ; 0                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7             ; 0                 ; 6       ;
; op[0]                                                                                                          ;                   ;         ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]~9                                                       ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~0             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~1             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6             ; 1                 ; 6       ;
;      - ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7             ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~2               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~3               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~4               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~5               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~6               ; 1                 ; 6       ;
;      - ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~7               ; 1                 ; 6       ;
; Zin                                                                                                            ;                   ;         ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 0                 ; 6       ;
; GRin                                                                                                           ;                   ;         ;
;      - register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; 0                 ; 6       ;
;      - register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; 0                 ; 6       ;
;      - register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; 0                 ; 6       ;
;      - register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; 0                 ; 6       ;
; PC_1                                                                                                           ;                   ;         ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[7]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[6]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[5]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[4]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[3]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[2]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[1]         ; 0                 ; 6       ;
;      - lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[0]         ; 0                 ; 6       ;
; MemWr                                                                                                          ;                   ;         ;
;      - MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|ram_block1a0  ; 0                 ; 6       ;
; MDRin                                                                                                          ;                   ;         ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 0                 ; 6       ;
;      - lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Clk                                                                                                     ; PIN_E2             ; 90      ; Clock         ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; IRin                                                                                                    ; PIN_J1             ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; MARin                                                                                                   ; PIN_F8             ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; MDRin                                                                                                   ; PIN_T7             ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; MEM:inst2|inst8                                                                                         ; LCCOMB_X14_Y11_N30 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; MEM:inst2|inst9                                                                                         ; LCCOMB_X14_Y11_N0  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; MemWr                                                                                                   ; PIN_R8             ; 1       ; Write enable  ; no     ; --                   ; --               ; --                        ;
; PC_1                                                                                                    ; PIN_L3             ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Rset                                                                                                    ; PIN_M2             ; 32      ; Async. clear  ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Yin                                                                                                     ; PIN_B6             ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Zin                                                                                                     ; PIN_F6             ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10                                            ; LCCOMB_X12_Y11_N20 ; 32      ; Output enable ; no     ; --                   ; --               ; --                        ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~16               ; LCCOMB_X5_Y11_N22  ; 8       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; op[1]                                                                                                   ; PIN_P8             ; 17      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; LCCOMB_X8_Y11_N20  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; LCCOMB_X8_Y11_N16  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; LCCOMB_X8_Y11_N30  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; LCCOMB_X6_Y11_N16  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk  ; PIN_E2   ; 90      ; 53                                   ; Global Clock         ; GCLK4            ; --                        ;
; PCin ; PIN_E1   ; 8       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Rset ; PIN_M2   ; 32      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------+---------+
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~10                                            ; 32      ;
; op[0]~input                                                                                             ; 17      ;
; op[1]~input                                                                                             ; 17      ;
; Rset~input                                                                                              ; 17      ;
; lpm_mux3:inst17|lpm_mux:lpm_mux_component|mux_vpc:auto_generated|result_node[1]~1                       ; 12      ;
; lpm_mux3:inst17|lpm_mux:lpm_mux_component|mux_vpc:auto_generated|result_node[0]~0                       ; 12      ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 11      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]~32                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]~31                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]~30                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]~29                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]~28                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]~27                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]~26                                            ; 10      ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~25                                            ; 10      ;
; PCin~input                                                                                              ; 9       ;
; GRout~input                                                                                             ; 9       ;
; PCout~input                                                                                             ; 9       ;
; Zout~input                                                                                              ; 9       ;
; MDRout~input                                                                                            ; 9       ;
; MDRin~input                                                                                             ; 8       ;
; PC_1~input                                                                                              ; 8       ;
; Zin~input                                                                                               ; 8       ;
; Yin~input                                                                                               ; 8       ;
; MARin~input                                                                                             ; 8       ;
; IRin~input                                                                                              ; 8       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~16               ; 8       ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode30w[2] ; 8       ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode1w[2]  ; 8       ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode22w[2] ; 8       ;
; register:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_7uf:auto_generated|w_anode14w[2] ; 8       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 6       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 6       ;
; GRin~input                                                                                              ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]~24                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]~22                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]~20                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]~18                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]~16                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]~14                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]~12                                            ; 4       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~9                                             ; 4       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[0]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[1]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[2]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[3]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[4]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[5]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[6]            ; 3       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[7]            ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 3       ;
; lpm_dff2:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 3       ;
; lpm_dff2:inst14|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 3       ;
; GRsel~input                                                                                             ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]~15               ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[0]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]~14               ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[1]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]~13               ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[2]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]~12               ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[3]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[4]~11               ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[4]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[5]~10               ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[5]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[6]~9                ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[6]              ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~8                ; 2       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|pre_hazard[7]              ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 2       ;
; lpm_dff2:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 2       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 2       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 2       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 2       ;
; MemWr~input                                                                                             ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 1       ;
; MEM:inst2|inst8                                                                                         ; 1       ;
; lpm_dff2:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 1       ;
; MEM:inst2|inst9                                                                                         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[0]~7       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[1]~6       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[2]~5       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[3]~4       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[4]~3       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[5]~2       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[6]~1       ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[7]~0       ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~7               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~6               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~5               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~4               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~3               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~2               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~1               ; 1       ;
; ALU:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0               ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~1             ; 1       ;
; ALU:inst|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~0             ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[0]~7              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[1]~6              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[2]~5              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[3]~4              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[4]~3              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[5]~2              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[6]~1              ; 1       ;
; MEM:inst2|lpm_mux2:inst2|lpm_mux:lpm_mux_component|mux_5qc:auto_generated|result_node[7]~0              ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[0]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[1]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[2]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[3]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[4]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[5]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[6]         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[7]         ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15        ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14        ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[0]~23                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]~7                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13        ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12        ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[1]~21                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1]~6                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11        ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10        ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[2]~19                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[2]~5                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9         ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8         ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[3]~17                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[3]~4                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7         ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6         ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[4]~15                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[4]~3                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5         ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4         ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[5]~13                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[5]~2                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3         ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2         ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[6]~11                                            ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[6]~1                                             ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1         ; 1       ;
; register:inst1|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                           ; 1       ;
; register:inst1|lpm_mux1:inst9|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0         ; 1       ;
; register:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                           ; 1       ;
; register:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                           ; 1       ;
; register:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                           ; 1       ;
; lpm_bustri1:inst6|lpm_bustri:lpm_bustri_component|dout[7]~8                                             ; 1       ;
; lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[7]~0                                             ; 1       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                         ; 1       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                         ; 1       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                         ; 1       ;
; lpm_dff2:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita7         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita6~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita6         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita5~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita5         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita4~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita4         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1         ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT    ; 1       ;
; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0         ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[7]~24                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[6]~23                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[6]~22                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[5]~21                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[5]~20                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[4]~19                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[4]~18                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[3]~17                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[3]~16                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[2]~15                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[2]~14                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]~13                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[1]~12                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]~11                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]~10                                                      ; 1       ;
; lpm_dff2:inst12|lpm_ff:lpm_ff_component|dffs[0]~9                                                       ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[1]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[2]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[3]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[4]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[5]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[6]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[7]          ; 1       ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|q_a[0]          ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[1]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[2]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[3]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[4]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[5]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[6]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[7]        ; 1       ;
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|q_a[0]        ; 1       ;
+---------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                 ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+----------------------+-----------------+-----------------+
; MEM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_amb1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 64           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 512  ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1    ; None    ; M9K_X15_Y11_N0 ; Don't care           ; Old data        ; Old data        ;
; MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ALTSYNCRAM   ; AUTO ; ROM         ; Single Clock ; 64           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 512  ; 64                          ; 8                           ; --                          ; --                          ; 512                 ; 1    ; rom.mif ; M9K_X15_Y10_N0 ; Don't care           ; Old data        ; Old data        ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DataPath|MEM:inst2|lpm_rom2:inst1|altsyncram:altsyncram_component|altsyncram_jb81:auto_generated|ALTSYNCRAM                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100100) (44) (36) (24)    ;(00101001) (51) (41) (29)   ;(01101001) (151) (105) (69)   ;(01100000) (140) (96) (60)   ;(00100010) (42) (34) (22)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;
;8;(00001000) (10) (8) (08)    ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;
;16;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;32;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00110101) (65) (53) (35)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 365 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 25 / 1,326 ( 2 % )     ;
; C4 interconnects            ; 204 / 21,816 ( < 1 % ) ;
; Direct links                ; 58 / 32,401 ( < 1 % )  ;
; Global clocks               ; 3 / 10 ( 30 % )        ;
; Local interconnects         ; 69 / 10,320 ( < 1 % )  ;
; R24 interconnects           ; 14 / 1,289 ( 1 % )     ;
; R4 interconnects            ; 264 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.73) ; Number of LABs  (Total = 11) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 2                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 7                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.55) ; Number of LABs  (Total = 11) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 6                            ;
; 1 Clock                            ; 11                           ;
; 1 Clock enable                     ; 3                            ;
; 2 Clock enables                    ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 22.64) ; Number of LABs  (Total = 11) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 13.36) ; Number of LABs  (Total = 11) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 0                            ;
; 2                                                ; 0                            ;
; 3                                                ; 0                            ;
; 4                                                ; 1                            ;
; 5                                                ; 0                            ;
; 6                                                ; 0                            ;
; 7                                                ; 1                            ;
; 8                                                ; 0                            ;
; 9                                                ; 1                            ;
; 10                                               ; 1                            ;
; 11                                               ; 0                            ;
; 12                                               ; 1                            ;
; 13                                               ; 1                            ;
; 14                                               ; 0                            ;
; 15                                               ; 0                            ;
; 16                                               ; 0                            ;
; 17                                               ; 3                            ;
; 18                                               ; 1                            ;
; 19                                               ; 0                            ;
; 20                                               ; 0                            ;
; 21                                               ; 0                            ;
; 22                                               ; 0                            ;
; 23                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 23.00) ; Number of LABs  (Total = 11) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 75        ; 0            ; 0            ; 75        ; 75        ; 0            ; 56           ; 0            ; 0            ; 27           ; 0            ; 56           ; 27           ; 0            ; 0            ; 0            ; 56           ; 0            ; 0            ; 0            ; 0            ; 0            ; 75        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 75           ; 75           ; 75           ; 75           ; 75           ; 0         ; 75           ; 75           ; 0         ; 0         ; 75           ; 19           ; 75           ; 75           ; 48           ; 75           ; 19           ; 48           ; 75           ; 75           ; 75           ; 19           ; 75           ; 75           ; 75           ; 75           ; 75           ; 0         ; 75           ; 75           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CRT[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CRT[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MAR[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDR[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Z[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MemRd              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDRout             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Zout               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCout              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GRsel              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GRout              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IRin               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCin               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rset               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MARin              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yin                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; op[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; op[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Zin                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GRin               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PC_1               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MemWr              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDRin              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                         ;
+-----------------+-------------------------------------------------------------------------------------------------+-------------------+
; Source Register ; Destination Register                                                                            ; Delay Added in ns ;
+-----------------+-------------------------------------------------------------------------------------------------+-------------------+
; PCin            ; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[0] ; 0.191             ;
; Rset            ; lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit[0] ; 0.095             ;
+-----------------+-------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 2 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119004): Automatically selected device EP3C5F256C6 for design register
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10F256C6 is compatible
    Info (176445): Device EP3C16F256C6 is compatible
    Info (176445): Device EP3C25F256C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 75 pins of 75 total pins
    Info (169086): Pin CRT[7] not assigned to an exact location on the device
    Info (169086): Pin CRT[6] not assigned to an exact location on the device
    Info (169086): Pin CRT[5] not assigned to an exact location on the device
    Info (169086): Pin CRT[4] not assigned to an exact location on the device
    Info (169086): Pin CRT[3] not assigned to an exact location on the device
    Info (169086): Pin CRT[2] not assigned to an exact location on the device
    Info (169086): Pin CRT[1] not assigned to an exact location on the device
    Info (169086): Pin CRT[0] not assigned to an exact location on the device
    Info (169086): Pin IR[7] not assigned to an exact location on the device
    Info (169086): Pin IR[6] not assigned to an exact location on the device
    Info (169086): Pin IR[5] not assigned to an exact location on the device
    Info (169086): Pin IR[4] not assigned to an exact location on the device
    Info (169086): Pin IR[3] not assigned to an exact location on the device
    Info (169086): Pin IR[2] not assigned to an exact location on the device
    Info (169086): Pin IR[1] not assigned to an exact location on the device
    Info (169086): Pin IR[0] not assigned to an exact location on the device
    Info (169086): Pin PC[7] not assigned to an exact location on the device
    Info (169086): Pin PC[6] not assigned to an exact location on the device
    Info (169086): Pin PC[5] not assigned to an exact location on the device
    Info (169086): Pin PC[4] not assigned to an exact location on the device
    Info (169086): Pin PC[3] not assigned to an exact location on the device
    Info (169086): Pin PC[2] not assigned to an exact location on the device
    Info (169086): Pin PC[1] not assigned to an exact location on the device
    Info (169086): Pin PC[0] not assigned to an exact location on the device
    Info (169086): Pin MAR[7] not assigned to an exact location on the device
    Info (169086): Pin MAR[6] not assigned to an exact location on the device
    Info (169086): Pin MAR[5] not assigned to an exact location on the device
    Info (169086): Pin MAR[4] not assigned to an exact location on the device
    Info (169086): Pin MAR[3] not assigned to an exact location on the device
    Info (169086): Pin MAR[2] not assigned to an exact location on the device
    Info (169086): Pin MAR[1] not assigned to an exact location on the device
    Info (169086): Pin MAR[0] not assigned to an exact location on the device
    Info (169086): Pin MDR[7] not assigned to an exact location on the device
    Info (169086): Pin MDR[6] not assigned to an exact location on the device
    Info (169086): Pin MDR[5] not assigned to an exact location on the device
    Info (169086): Pin MDR[4] not assigned to an exact location on the device
    Info (169086): Pin MDR[3] not assigned to an exact location on the device
    Info (169086): Pin MDR[2] not assigned to an exact location on the device
    Info (169086): Pin MDR[1] not assigned to an exact location on the device
    Info (169086): Pin MDR[0] not assigned to an exact location on the device
    Info (169086): Pin Y[7] not assigned to an exact location on the device
    Info (169086): Pin Y[6] not assigned to an exact location on the device
    Info (169086): Pin Y[5] not assigned to an exact location on the device
    Info (169086): Pin Y[4] not assigned to an exact location on the device
    Info (169086): Pin Y[3] not assigned to an exact location on the device
    Info (169086): Pin Y[2] not assigned to an exact location on the device
    Info (169086): Pin Y[1] not assigned to an exact location on the device
    Info (169086): Pin Y[0] not assigned to an exact location on the device
    Info (169086): Pin Z[7] not assigned to an exact location on the device
    Info (169086): Pin Z[6] not assigned to an exact location on the device
    Info (169086): Pin Z[5] not assigned to an exact location on the device
    Info (169086): Pin Z[4] not assigned to an exact location on the device
    Info (169086): Pin Z[3] not assigned to an exact location on the device
    Info (169086): Pin Z[2] not assigned to an exact location on the device
    Info (169086): Pin Z[1] not assigned to an exact location on the device
    Info (169086): Pin Z[0] not assigned to an exact location on the device
    Info (169086): Pin MemRd not assigned to an exact location on the device
    Info (169086): Pin MDRout not assigned to an exact location on the device
    Info (169086): Pin Zout not assigned to an exact location on the device
    Info (169086): Pin PCout not assigned to an exact location on the device
    Info (169086): Pin GRsel not assigned to an exact location on the device
    Info (169086): Pin GRout not assigned to an exact location on the device
    Info (169086): Pin Clk not assigned to an exact location on the device
    Info (169086): Pin IRin not assigned to an exact location on the device
    Info (169086): Pin PCin not assigned to an exact location on the device
    Info (169086): Pin Rset not assigned to an exact location on the device
    Info (169086): Pin MARin not assigned to an exact location on the device
    Info (169086): Pin Yin not assigned to an exact location on the device
    Info (169086): Pin op[1] not assigned to an exact location on the device
    Info (169086): Pin op[0] not assigned to an exact location on the device
    Info (169086): Pin Zin not assigned to an exact location on the device
    Info (169086): Pin GRin not assigned to an exact location on the device
    Info (169086): Pin PC_1 not assigned to an exact location on the device
    Info (169086): Pin MemWr not assigned to an exact location on the device
    Info (169086): Pin MDRin not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'register.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[6]~12|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[6]~26|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[6]~26|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[6]~9|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[6]~9|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[6]~11|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[6]~11|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[6]~12|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[5]~14|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[5]~27|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[5]~27|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[5]~10|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[5]~10|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[5]~13|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[5]~13|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[5]~14|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[4]~16|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[4]~28|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[4]~28|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[4]~11|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[4]~11|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[4]~15|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[4]~15|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[4]~16|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[3]~18|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[3]~29|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[3]~29|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[3]~12|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[3]~12|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[3]~17|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[3]~17|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[3]~18|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[2]~20|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[2]~30|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[2]~30|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[2]~13|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[2]~13|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[2]~19|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[2]~19|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[2]~20|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[1]~22|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[1]~31|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[1]~31|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[1]~14|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[1]~14|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[1]~21|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[1]~21|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[1]~22|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[0]~24|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[0]~32|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[0]~32|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[0]~15|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[0]~15|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[0]~23|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[0]~23|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[0]~24|datab"
Warning (332125): Found combinational loop of 8 nodes
    Warning (332126): Node "inst6|lpm_bustri_component|dout[7]~9|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[7]~25|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[7]~25|combout"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[7]~8|dataa"
    Warning (332126): Node "inst3|lpm_counter_component|auto_generated|safe_q[7]~8|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[7]~8|dataa"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[7]~8|combout"
    Warning (332126): Node "inst6|lpm_bustri_component|dout[7]~9|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node PCin~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~8
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[6]~9
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[5]~10
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[4]~11
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]~12
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]~13
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]~14
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]~15
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~16
Info (176353): Automatically promoted node Rset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~8
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[6]~9
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[5]~10
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[4]~11
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]~12
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]~13
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]~14
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]~15
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[7]~16
        Info (176357): Destination node lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|latch_signal[7]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 72 (unused VREF, 2.5V VCCIO, 16 input, 56 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/register/demois/register.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 5303 megabytes
    Info: Processing ended: Sun Dec 20 16:32:06 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/register/demois/register.fit.smsg.


