# VHDL
Single Cycle Mips Processor designed with Verilog 

Designed VHDL codebase for supporting assembly language programming of the MIPS processor. The single cycle Mips processor is able to handle 

Implemented System on Chip, Register Transfer Level, and module hierarchical design methodology in order to decrease the time it takes to calculate the factorial of a number. 

![screenshot](L7datapathv5.png)
