TimeQuest Timing Analyzer report for Lab1
Tue Dec 15 14:11:57 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Output Enable Times
 57. Minimum Output Enable Times
 58. Output Disable Times
 59. Minimum Output Disable Times
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name      ; Lab1                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; niosII/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Dec 15 14:11:49 2015 ;
; niosII/synthesis/submodules/niosII_cpu.sdc              ; OK     ; Tue Dec 15 14:11:49 2015 ;
; Lab1.SDC                                                ; OK     ; Tue Dec 15 14:11:49 2015 ;
+---------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK2_50           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK2_50 }           ;
; CLOCK3_50           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK3_50 }           ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 57.58 MHz  ; 57.58 MHz       ; CLOCK_50            ;      ;
; 116.65 MHz ; 116.65 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 2.633  ; 0.000         ;
; altera_reserved_tck ; 46.329 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.274 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 12.339 ; 0.000         ;
; altera_reserved_tck ; 48.010 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.001 ; 0.000         ;
; CLOCK_50            ; 6.408 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.422  ; 0.000              ;
; CLOCK2_50           ; 16.000 ; 0.000              ;
; CLOCK3_50           ; 16.000 ; 0.000              ;
; altera_reserved_tck ; 49.561 ; 0.000              ;
+---------------------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                       ;
+-------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.633 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 17.283     ;
; 2.756 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 17.161     ;
; 2.983 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.934     ;
; 2.987 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.942     ;
; 3.035 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.894     ;
; 3.039 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.878     ;
; 3.121 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.795     ;
; 3.123 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.793     ;
; 3.127 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.790     ;
; 3.137 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.778     ;
; 3.169 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.746     ;
; 3.244 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.673     ;
; 3.246 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.671     ;
; 3.274 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 16.631     ;
; 3.275 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 16.638     ;
; 3.291 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.624     ;
; 3.348 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.569     ;
; 3.356 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 16.549     ;
; 3.370 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 16.543     ;
; 3.397 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.509     ;
; 3.471 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.446     ;
; 3.471 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.447     ;
; 3.473 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.444     ;
; 3.475 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.454     ;
; 3.477 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.452     ;
; 3.479 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.427     ;
; 3.496 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.420     ;
; 3.523 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.406     ;
; 3.525 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.404     ;
; 3.527 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.390     ;
; 3.529 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.388     ;
; 3.587 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 16.333     ;
; 3.615 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.302     ;
; 3.617 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.300     ;
; 3.619 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.298     ;
; 3.621 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 16.284     ;
; 3.622 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 16.283     ;
; 3.624 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.282     ;
; 3.625 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.290     ;
; 3.627 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.288     ;
; 3.628 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.290     ;
; 3.657 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.258     ;
; 3.659 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.256     ;
; 3.676 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.242     ;
; 3.680 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.226     ;
; 3.690 ; niosII:u0|niosII_cpu:cpu|E_src1[22] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 16.224     ;
; 3.693 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.224     ;
; 3.696 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.221     ;
; 3.697 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 16.223     ;
; 3.698 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.220     ;
; 3.702 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 16.228     ;
; 3.706 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.200     ;
; 3.707 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 16.212     ;
; 3.708 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 16.197     ;
; 3.709 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 16.196     ;
; 3.710 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.208     ;
; 3.710 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 16.211     ;
; 3.741 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.175     ;
; 3.743 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.172     ;
; 3.743 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.173     ;
; 3.744 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.162     ;
; 3.745 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.161     ;
; 3.750 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 16.180     ;
; 3.754 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.164     ;
; 3.758 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.160     ;
; 3.762 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.144     ;
; 3.763 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 16.150     ;
; 3.765 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 16.148     ;
; 3.768 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.138     ;
; 3.778 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 16.126     ;
; 3.779 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.136     ;
; 3.781 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 16.134     ;
; 3.785 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 16.134     ;
; 3.810 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 16.094     ;
; 3.816 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.102     ;
; 3.818 ; niosII:u0|niosII_cpu:cpu|E_src1[30] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 16.096     ;
; 3.819 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.099     ;
; 3.820 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 16.101     ;
; 3.830 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 16.090     ;
; 3.831 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.075     ;
; 3.832 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.074     ;
; 3.842 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 16.076     ;
; 3.843 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.074     ;
; 3.846 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.071     ;
; 3.848 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 16.071     ;
; 3.850 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 16.056     ;
; 3.850 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.079     ;
; 3.851 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.066     ;
; 3.852 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.064     ;
; 3.858 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 16.055     ;
; 3.860 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 16.053     ;
; 3.860 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 16.044     ;
; 3.864 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.053     ;
; 3.866 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.050     ;
; 3.866 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.051     ;
; 3.867 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 16.052     ;
; 3.884 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 16.032     ;
; 3.892 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 16.012     ;
; 3.898 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 16.031     ;
; 3.902 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 16.015     ;
+-------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.823      ;
; 46.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 3.563      ;
; 46.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.546      ;
; 46.659 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.459      ;
; 46.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.320      ;
; 47.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.050      ;
; 47.112 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 3.017      ;
; 47.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.856      ;
; 47.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.748      ;
; 47.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 2.707      ;
; 47.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.680      ;
; 47.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.659      ;
; 47.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.591      ;
; 47.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.500      ;
; 47.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.377      ;
; 48.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 1.871      ;
; 48.284 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 1.862      ;
; 48.986 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.161      ;
; 91.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.518      ;
; 91.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 8.458      ;
; 91.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.456      ;
; 91.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 8.396      ;
; 91.712 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.215      ;
; 91.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 8.159      ;
; 91.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 8.112      ;
; 91.880 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 8.069      ;
; 91.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 8.056      ;
; 91.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 8.042      ;
; 91.926 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 8.023      ;
; 91.936 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 8.013      ;
; 91.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 8.009      ;
; 91.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.982      ;
; 91.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.956      ;
; 91.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.963      ;
; 91.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.953      ;
; 92.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.921      ;
; 92.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.861      ;
; 92.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.793      ;
; 92.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.733      ;
; 92.228 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.721      ;
; 92.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.675      ;
; 92.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.672      ;
; 92.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.675      ;
; 92.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.652      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.642      ;
; 92.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 7.661      ;
; 92.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.653      ;
; 92.316 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.629      ;
; 92.322 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.629      ;
; 92.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.615      ;
; 92.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.590      ;
; 92.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.593      ;
; 92.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.577      ;
; 92.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.577      ;
; 92.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.569      ;
; 92.379 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.572      ;
; 92.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.554      ;
; 92.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.534      ;
; 92.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.525      ;
; 92.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.517      ;
; 92.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.511      ;
; 92.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.512      ;
; 92.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.484      ;
; 92.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.506      ;
; 92.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.451      ;
; 92.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.443      ;
; 92.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.410      ;
; 92.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.394      ;
; 92.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.383      ;
; 92.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.381      ;
; 92.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.334      ;
; 92.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.350      ;
; 92.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.327      ;
; 92.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.313      ;
; 92.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.318      ;
; 92.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.303      ;
; 92.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.285      ;
; 92.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.275      ;
; 92.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 7.291      ;
; 92.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.258      ;
; 92.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.243      ;
; 92.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.231      ;
; 92.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.224      ;
; 92.724 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.203      ;
; 92.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.210      ;
; 92.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.182      ;
; 92.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.182      ;
; 92.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.172      ;
; 92.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.130      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.122      ;
; 92.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.107      ;
; 92.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.100      ;
; 92.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.097      ;
; 92.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.095      ;
; 92.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.070      ;
; 92.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.050      ;
; 92.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.037      ;
; 92.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.035      ;
; 92.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.034      ;
; 92.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.027      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.274 ; niosII:u0|niosII_cpu:cpu|ic_fill_tag[11]                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 0.933      ;
; 0.288 ; niosII:u0|niosII_cpu:cpu|ic_fill_tag[12]                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 0.947      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.999      ;
; 0.344 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.008      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.010      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.007      ;
; 0.346 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.026      ;
; 0.350 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.006      ;
; 0.350 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.014      ;
; 0.350 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.019      ;
; 0.351 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.012      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.008      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.015      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.019      ;
; 0.357 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[24]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.020      ;
; 0.360 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[21]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.023      ;
; 0.361 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.030      ;
; 0.362 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[22]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.025      ;
; 0.363 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.025      ;
; 0.365 ; niosII:u0|niosII_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.029      ;
; 0.366 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.030      ;
; 0.368 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.032      ;
; 0.375 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.055      ;
; 0.376 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.038      ;
; 0.383 ; niosII:u0|niosII_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.039      ;
; 0.384 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[25]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.047      ;
; 0.385 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.042      ;
; 0.386 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.048      ;
; 0.386 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.067      ;
; 0.386 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.055      ;
; 0.387 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_im_addr[1]                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.045      ;
; 0.388 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.057      ;
; 0.389 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[19]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.052      ;
; 0.389 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.070      ;
; 0.390 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 1.039      ;
; 0.390 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.047      ;
; 0.391 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.055      ;
; 0.392 ; niosII:u0|niosII_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.047      ;
; 0.392 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[5]                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.052      ;
; 0.395 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_im_addr[1]                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.054      ;
; 0.395 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[3]                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.054      ;
; 0.396 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[26]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.059      ;
; 0.397 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.066      ;
; 0.399 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[20]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.062      ;
; 0.399 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.056      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_record_handler                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[3]                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[0]                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[1]                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_handler[24]                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_handler[24]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_ram_rd                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit1_latch                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_rd                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_wrap                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[1]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[2]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[2]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_avalon_reg:the_niosII_cpu_nios2_avalon_reg|oci_single_step_mode                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_avalon_reg:the_niosII_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_buttons:buttons|edge_capture[2]                                                                                                                                              ; niosII:u0|niosII_buttons:buttons|edge_capture[2]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                 ; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_dbrk:the_niosII_cpu_nios2_oci_dbrk|dbrk_break                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_dbrk:the_niosII_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigger_state                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigger_state                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|break_readreg[0]                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_error                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|resetlatch                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|jtag_break                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|break_on_reset                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit0_latch                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|read                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|read                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|write                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|write                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|MonDReg[23]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_im_addr[0]                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.060      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigbrktype                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_go                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                            ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                             ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|d_address_offset_field[1]                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|d_write                                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|d_write                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_mem_stall                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_cpu:cpu|A_mul_cnt[1]                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.713      ;
; 0.449 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.716      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                     ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.741      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.741      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.559 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.567 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.832      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.835      ;
; 0.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[4]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.596 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.863      ;
; 0.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.863      ;
; 0.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[6]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.867      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.869      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.612 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.879      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.628 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.891      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.645 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.910      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 7.257      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
; 12.339 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 7.255      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.134      ;
; 48.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.100      ;
; 48.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.100      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.015      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.015      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.015      ;
; 96.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.015      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.710      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.691      ;
; 97.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.657      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.419      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.419      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.419      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.419      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.164      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.165      ;
; 97.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.136      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.125      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.125      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.125      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.110      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.100      ;
; 97.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.100      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.628      ;
; 98.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.555      ;
; 98.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.001  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.163  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.431      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.489      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.701  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.976      ;
; 1.706  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.977      ;
; 1.706  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.977      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.993      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.993      ;
; 1.718  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.993      ;
; 1.729  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.006      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.765  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.038      ;
; 1.766  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.029      ;
; 2.024  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.294      ;
; 2.024  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.294      ;
; 2.024  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.294      ;
; 2.024  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.294      ;
; 2.255  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 2.548      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.289  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.565      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.311  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.600      ;
; 2.615  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.887      ;
; 2.615  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.887      ;
; 2.615  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.887      ;
; 2.615  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.887      ;
; 51.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.977      ;
; 51.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.318      ; 1.977      ;
; 51.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.309      ; 2.010      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                         ;
+-------+-------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[24]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 6.775      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 6.776      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[28]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[20]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[22]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 6.775      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 6.775      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 6.777      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 6.775      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 6.775      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[26]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[30]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 6.775      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.769      ;
; 6.408 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_st_data[29]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 6.780      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_data_starting   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.156      ; 6.751      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_b_not_src             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_b_is_dst              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 6.715      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_iw[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_ignore_dst            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 6.715      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_implicit_dst_eretaddr ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[15]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[14]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[12]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[16]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[13]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[11]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_ctrl_invalidate_i          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_a_not_src             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 6.715      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_ctrl_late_result           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 6.765      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_src2_choose_imm       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.767      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_rot                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.770      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[22]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 6.782      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_shift_rot_right       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.770      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_pass2                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 6.769      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_rn[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 6.768      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_ctrl_rdctl_inst            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[19]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.761      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_exception             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.770      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.761      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_crst                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.770      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_break                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.770      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_bht_data[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 6.737      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_bht_data[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 6.737      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_bht_data[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 6.737      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_bht_data[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 6.737      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ld_align_byte2_byte3_fill  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 6.758      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ctrl_ld16                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 6.784      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_jmp_indirect          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 6.770      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_actual_tag[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 6.743      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_alu_result[18]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 6.768      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_actual_tag[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.733      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_actual_tag[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 6.754      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_wb_tag[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 6.754      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_actual_tag[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 6.754      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_dc_wb_tag[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 6.754      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_iw[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 6.771      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_ctrl_ld                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.733      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ctrl_ld                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.733      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_iw[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.145      ; 6.740      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_br_taken_waddr_partial[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.711      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_br                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 6.715      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_ctrl_br_uncond             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 6.715      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_extra_pc[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 6.737      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_br_taken_waddr_partial[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.711      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_pc[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.711      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|ic_fill_line[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_br_taken_waddr_partial[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.711      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[9]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.761      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pipe_flush_waddr[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.761      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|F_pc[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_pc[7]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|ic_fill_line[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 6.714      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|D_br_taken_waddr_partial[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 6.711      ;
; 6.409 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pipe_flush_waddr[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.761      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.422 ; 9.773        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                           ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                 ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                            ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 2.179 ; 2.684 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.948 ; 2.459 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.881 ; 2.398 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.016 ; 2.548 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.179 ; 2.684 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.770 ; 2.231 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.526 ; 2.000 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.480 ; 1.952 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.858 ; 2.367 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 3.946 ; 4.589 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 3.450 ; 4.050 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 3.946 ; 4.589 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 3.530 ; 4.096 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 3.186 ; 3.769 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.830 ; 3.410 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.830 ; 3.410 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.456 ; 3.013 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.648 ; 3.188 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.669 ; 3.245 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.666 ; 3.249 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.328 ; 2.868 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.354 ; 2.921 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.198 ; 2.707 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.947 ; 2.399 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.420 ; 2.927 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.967 ; 2.424 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.955 ; 2.413 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.469 ; 2.989 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.679 ; 3.218 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.249 ; 2.787 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.597 ; 3.135 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.423 ; 2.515 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.641 ; 8.750 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -1.042 ; -1.503 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -1.490 ; -1.990 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -1.426 ; -1.932 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -1.556 ; -2.076 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -1.713 ; -2.207 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -1.320 ; -1.771 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -1.085 ; -1.549 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -1.042 ; -1.503 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -1.404 ; -1.901 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -2.107 ; -2.628 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -2.114 ; -2.641 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.593 ; -3.161 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -2.107 ; -2.628 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -2.163 ; -2.709 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -1.500 ; -1.937 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.338 ; -2.904 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -1.963 ; -2.497 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.164 ; -2.691 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.184 ; -2.746 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.180 ; -2.749 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -1.856 ; -2.384 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -1.881 ; -2.435 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -1.731 ; -2.229 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -1.500 ; -1.937 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -1.952 ; -2.442 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -1.517 ; -1.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -1.508 ; -1.951 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -1.997 ; -2.499 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.196 ; -2.723 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -1.780 ; -2.305 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.118 ; -2.644 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.592  ; 0.467  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.888 ; -2.042 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 10.357 ; 10.022 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 7.682  ; 7.586  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.985  ; 10.016 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 7.612  ; 7.501  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 7.814  ; 7.673  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 7.595  ; 7.482  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 7.580  ; 7.463  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 7.089  ; 7.033  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 10.046 ; 9.620  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.904  ; 7.796  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 8.163  ; 8.044  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.931  ; 8.783  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 8.074  ; 8.042  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 7.973  ; 7.912  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 9.237  ; 9.248  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 7.997  ; 7.981  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 10.357 ; 10.022 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 8.146  ; 8.072  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 7.400  ; 7.323  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 8.362  ; 8.285  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 8.403  ; 8.298  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 9.451  ; 9.380  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 9.463  ; 9.460  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 8.021  ; 7.934  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 10.050 ; 9.857  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 9.778  ; 9.628  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 9.772  ; 9.585  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 9.150  ; 9.005  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 8.612  ; 8.547  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 8.802  ; 8.662  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 8.067  ; 8.021  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 7.422  ; 7.366  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 9.249  ; 9.113  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 9.778  ; 9.628  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 8.289  ; 8.237  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.640  ; 6.536  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 8.492  ; 8.365  ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 10.675 ; 10.884 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 12.930 ; 12.912 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 9.064  ; 8.978  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 12.930 ; 12.912 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.995  ; 9.004  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.851  ; 8.820  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 9.185  ; 9.064  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.450 ; 12.708 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 12.393 ; 12.350 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 11.905 ; 12.287 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.481  ; 8.471  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 10.790 ; 10.786 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.456  ; 9.618  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 10.784 ; 11.192 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 11.294 ; 11.717 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 11.384 ; 11.882 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 11.905 ; 12.287 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 10.555 ; 10.964 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 9.142  ; 9.189  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.773  ; 9.888  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 9.001  ; 8.992  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 10.464 ; 10.883 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 9.132  ; 9.234  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.931  ; 9.019  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 10.555 ; 10.964 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 11.189 ; 11.580 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 11.189 ; 11.580 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.322  ; 8.349  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 10.610 ; 10.980 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 10.019 ; 10.137 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.914 ; 10.962 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 11.104 ; 11.451 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.938  ; 8.988  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 13.671 ; 13.688 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 12.465 ; 12.848 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 13.671 ; 13.688 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.924 ; 10.898 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 13.128 ; 13.021 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 9.286  ; 9.347  ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 12.111 ; 11.941 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 9.434  ; 9.447  ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 11.700 ; 11.672 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.951 ; 11.496 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 9.302  ; 9.201  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.492  ; 9.460  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.352  ; 8.338  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.846  ; 8.873  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.536  ; 9.603  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 10.836 ; 10.774 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.269  ; 9.351  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 11.424 ; 11.187 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 11.455 ; 11.496 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 11.217 ; 10.797 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 10.809 ; 10.587 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 10.173 ; 9.969  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.251 ; 10.845 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.781  ; 9.714  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.506  ; 9.312  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.698 ; 10.242 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.642  ; 7.553  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 9.066  ; 9.026  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.848  ; 9.763  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 11.951 ; 11.447 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 7.839  ; 7.817  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 11.960 ; 11.829 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 11.960 ; 11.829 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 11.247 ; 11.024 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.048  ; 8.082  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.944  ; 8.981  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.529  ; 9.408  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 11.162 ; 10.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 10.289 ; 10.259 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 8.066  ; 8.036  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 10.847 ; 10.618 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.135  ; 8.970  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.613  ; 8.607  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 10.113 ; 10.105 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.346  ; 8.361  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 10.181 ; 10.080 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 9.685  ; 9.632  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 11.285 ; 11.253 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.595  ; 8.614  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.576  ; 8.531  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 10.490 ; 10.336 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.608  ; 9.492  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.323 ; 13.865 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 6.846  ; 6.788  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 7.419  ; 7.323  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.629  ; 9.656  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 7.348  ; 7.238  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 7.542  ; 7.402  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 7.332  ; 7.219  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 7.318  ; 7.202  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 6.846  ; 6.788  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 9.768  ; 9.343  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.628  ; 7.520  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 7.878  ; 7.759  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.616  ; 8.469  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 7.793  ; 7.758  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 7.695  ; 7.632  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 8.910  ; 8.916  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 7.719  ; 7.698  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 10.068 ; 9.730  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.861  ; 7.786  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 7.148  ; 7.070  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 8.069  ; 7.991  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 8.109  ; 8.004  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 9.116  ; 9.044  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 9.127  ; 9.120  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 7.743  ; 7.656  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 9.691  ; 9.502  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 7.168  ; 7.111  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 9.425  ; 9.241  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 8.827  ; 8.683  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 8.311  ; 8.244  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 8.493  ; 8.355  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 7.786  ; 7.739  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 7.168  ; 7.111  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 8.922  ; 8.787  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 9.429  ; 9.282  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 8.001  ; 7.947  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.417  ; 6.313  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 8.193  ; 8.067  ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 10.285 ; 10.490 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 8.530  ; 8.503  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.746  ; 8.665  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 12.514 ; 12.494 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.678  ; 8.689  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.530  ; 8.503  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.850  ; 8.738  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.056 ; 12.320 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 11.930 ; 11.892 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 8.174  ; 8.168  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.174  ; 8.168  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 10.396 ; 10.396 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.116  ; 9.276  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 10.391 ; 10.787 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 10.880 ; 11.291 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 11.032 ; 11.527 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 11.534 ; 11.916 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 8.612  ; 8.675  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 8.815  ; 8.864  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.421  ; 9.535  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 8.680  ; 8.675  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 10.083 ; 10.489 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.805  ; 8.907  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.612  ; 8.701  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 10.172 ; 10.569 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 8.022  ; 8.051  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 10.780 ; 11.158 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.022  ; 8.051  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 10.295 ; 10.667 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.654  ; 9.772  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.516 ; 10.566 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 10.698 ; 11.036 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.617  ; 8.669  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 8.959  ; 9.017  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 12.009 ; 12.378 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 13.168 ; 13.183 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.535 ; 10.508 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 12.650 ; 12.545 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 8.959  ; 9.017  ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 11.673 ; 11.508 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 9.103  ; 9.114  ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 11.278 ; 11.250 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 7.379  ; 7.289  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.972  ; 8.871  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.153  ; 9.118  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.061  ; 8.043  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.534  ; 8.556  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.196  ; 9.257  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 10.444 ; 10.381 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.940  ; 9.016  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 11.010 ; 10.779 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 11.040 ; 11.075 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.888 ; 10.468 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 10.420 ; 10.203 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 9.810  ; 9.610  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.922 ; 10.517 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.434  ; 9.365  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.168  ; 8.979  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.395 ; 9.940  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.379  ; 7.289  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.744  ; 8.702  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.495  ; 9.410  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 11.592 ; 11.092 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 7.568  ; 7.544  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.771  ; 7.754  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 11.525 ; 11.395 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 10.842 ; 10.623 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.771  ; 7.799  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.631  ; 8.663  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.191  ; 9.071  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 10.760 ; 10.562 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 9.921  ; 9.888  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.787  ; 7.754  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 10.458 ; 10.234 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.813  ; 8.651  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.312  ; 8.303  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.753  ; 9.741  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.056  ; 8.066  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 9.817  ; 9.716  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 9.341  ; 9.286  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 10.877 ; 10.843 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.294  ; 8.308  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.275  ; 8.228  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 10.113 ; 9.962  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.267  ; 9.151  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.953 ; 11.497 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 9.707  ; 9.554  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 10.378 ; 10.225 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.192 ; 10.039 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 10.399 ; 10.246 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 10.400 ; 10.247 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 10.399 ; 10.246 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 10.399 ; 10.246 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 10.399 ; 10.246 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 12.462 ; 11.986 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 10.351 ; 10.198 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.218 ; 10.065 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.256 ; 10.103 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.138 ; 9.985  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.707  ; 9.554  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 10.268 ; 10.115 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.707  ; 9.554  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 12.654 ; 12.178 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.707  ; 9.554  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 10.378 ; 10.225 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.351 ; 10.198 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 10.360 ; 10.207 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 10.251 ; 10.098 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 10.548 ; 10.395 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 10.383 ; 10.230 ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 7.374  ; 7.221  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 8.571  ; 8.418  ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.824  ; 9.671  ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.450  ; 9.297  ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.461  ; 9.308  ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.461  ; 9.308  ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 9.139  ; 8.986  ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 8.571  ; 8.418  ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 8.571  ; 8.418  ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 9.159  ; 9.006  ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 7.604  ; 7.451  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.749  ; 6.596  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 7.055  ; 6.902  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 9.120  ; 8.975  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.192 ; 10.039 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.278 ; 10.125 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.138 ; 9.985  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.268 ; 10.115 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.617 ; 10.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.299 ; 10.146 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.617 ; 10.472 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.621 ; 10.476 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.285 ; 10.132 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.747 ; 11.295 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.636 ; 10.491 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.484  ; 9.339  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 12.950 ; 12.498 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.120  ; 8.975  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.524  ; 9.379  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 12.359 ; 11.883 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.383 ; 10.230 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.280 ; 10.127 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 10.280 ; 10.127 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 11.465 ; 11.013 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 7.426  ; 7.273  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.309  ; 8.164  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.940  ; 8.787  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.479  ; 8.326  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.446  ; 8.293  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.446  ; 8.293  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.963  ; 8.810  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.667  ; 8.514  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.667  ; 8.514  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.850  ; 8.697  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 8.309  ; 8.164  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 8.319  ; 8.174  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.321  ; 8.176  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.380  ; 8.235  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.404  ; 8.259  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.674  ; 8.521  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.963  ; 8.810  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.674  ; 8.521  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 10.299 ; 10.146 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 8.631  ; 8.478  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 10.617 ; 10.472 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.365  ; 7.212  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 9.335  ; 9.182  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.979  ; 9.826  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 9.801  ; 9.648  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 10.000 ; 9.847  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 10.001 ; 9.848  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 10.000 ; 9.847  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 10.000 ; 9.847  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 10.000 ; 9.847  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 12.064 ; 11.588 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.953  ; 9.800  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 9.826  ; 9.673  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 9.862  ; 9.709  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 9.749  ; 9.596  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.335  ; 9.182  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.873  ; 9.720  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.335  ; 9.182  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 12.248 ; 11.772 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.335  ; 9.182  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.979  ; 9.826  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.953  ; 9.800  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.962  ; 9.809  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.858  ; 9.705  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 10.142 ; 9.989  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 9.984  ; 9.831  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 7.096  ; 6.943  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 8.244  ; 8.091  ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.447  ; 9.294  ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.088  ; 8.935  ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.099  ; 8.946  ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.099  ; 8.946  ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 8.790  ; 8.637  ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 8.244  ; 8.091  ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 8.244  ; 8.091  ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 8.809  ; 8.656  ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 7.316  ; 7.163  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.496  ; 6.343  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.789  ; 6.636  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.806  ; 8.661  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.801  ; 9.648  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.883  ; 9.730  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.749  ; 9.596  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.873  ; 9.720  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.243 ; 10.098 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.903  ; 9.750  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.243 ; 10.098 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.246 ; 10.101 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.890  ; 9.737  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.406 ; 10.954 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.262 ; 10.117 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.156  ; 9.011  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 12.561 ; 12.109 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.806  ; 8.661  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.193  ; 9.048  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.965 ; 11.489 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.984  ; 9.831  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.885  ; 9.732  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.885  ; 9.732  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 11.136 ; 10.684 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 7.145  ; 6.992  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.028  ; 7.883  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.599  ; 8.446  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.157  ; 8.004  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.125  ; 7.972  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.125  ; 7.972  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.621  ; 8.468  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.337  ; 8.184  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.337  ; 8.184  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.512  ; 8.359  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 8.028  ; 7.883  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 8.037  ; 7.892  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.039  ; 7.894  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.096  ; 7.951  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.119  ; 7.974  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.344  ; 8.191  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.621  ; 8.468  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.344  ; 8.191  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 9.903  ; 9.750  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 8.302  ; 8.149  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 10.243 ; 10.098 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.087  ; 6.934  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 9.602     ; 9.755     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 10.302    ; 10.455    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.049    ; 10.202    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 10.327    ; 10.480    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 10.328    ; 10.481    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 10.327    ; 10.480    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 10.327    ; 10.480    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 10.327    ; 10.480    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 12.063    ; 12.539    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 10.273    ; 10.426    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.061    ; 10.214    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.155    ; 10.308    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 9.973     ; 10.126    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.602     ; 9.755     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 10.173    ; 10.326    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.602     ; 9.755     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 12.218    ; 12.694    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.602     ; 9.755     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 10.302    ; 10.455    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.273    ; 10.426    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 10.283    ; 10.436    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 10.153    ; 10.306    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 10.439    ; 10.592    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 10.311    ; 10.464    ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 7.243     ; 7.396     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 8.391     ; 8.544     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.675     ; 9.828     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.260     ; 9.413     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.272     ; 9.425     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.272     ; 9.425     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 8.951     ; 9.104     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 8.391     ; 8.544     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 8.391     ; 8.544     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 8.971     ; 9.124     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 7.449     ; 7.602     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.598     ; 6.751     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.886     ; 7.039     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.915     ; 9.060     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.049    ; 10.202    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.184    ; 10.337    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.973     ; 10.126    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.173    ; 10.326    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.529    ; 10.674    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 10.205    ; 10.358    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.529    ; 10.674    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.537    ; 10.682    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 10.189    ; 10.342    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.357    ; 11.809    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.525    ; 10.670    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.262     ; 9.407     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 12.546    ; 12.998    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.915     ; 9.060     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.303     ; 9.448     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.935    ; 12.411    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.311    ; 10.464    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.184    ; 10.337    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 10.184    ; 10.337    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.939    ; 11.391    ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 7.236     ; 7.389     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.207     ; 8.352     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.826     ; 8.979     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.425     ; 8.578     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.389     ; 8.542     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.389     ; 8.542     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.856     ; 9.009     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.590     ; 8.743     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.590     ; 8.743     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.831     ; 8.984     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 8.207     ; 8.352     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 8.218     ; 8.363     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.221     ; 8.366     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.271     ; 8.416     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.348     ; 8.493     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.594     ; 8.747     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.856     ; 9.009     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.594     ; 8.747     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 10.205    ; 10.358    ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 8.432     ; 8.585     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 10.529    ; 10.674    ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 7.205     ; 7.358     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 9.229     ; 9.382     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.900     ; 10.053    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 9.657     ; 9.810     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.924     ; 10.077    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.925     ; 10.078    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 9.924     ; 10.077    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.924     ; 10.077    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 9.924     ; 10.077    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.662    ; 12.138    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.872     ; 10.025    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 9.669     ; 9.822     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 9.759     ; 9.912     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 9.585     ; 9.738     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.229     ; 9.382     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.776     ; 9.929     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.229     ; 9.382     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 11.810    ; 12.286    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.229     ; 9.382     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.900     ; 10.053    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.872     ; 10.025    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.882     ; 10.035    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.757     ; 9.910     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 10.031    ; 10.184    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 9.908     ; 10.061    ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.964     ; 7.117     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 8.066     ; 8.219     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.299     ; 9.452     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.900     ; 9.053     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 8.911     ; 9.064     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.911     ; 9.064     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 8.603     ; 8.756     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 8.066     ; 8.219     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 8.066     ; 8.219     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 8.622     ; 8.775     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 7.161     ; 7.314     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.344     ; 6.497     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.621     ; 6.774     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.603     ; 8.748     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.657     ; 9.810     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.787     ; 9.940     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.585     ; 9.738     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.776     ; 9.929     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.153    ; 10.298    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.807     ; 9.960     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.153    ; 10.298    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 10.161    ; 10.306    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.792     ; 9.945     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 11.014    ; 11.466    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.149    ; 10.294    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.937     ; 9.082     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 12.155    ; 12.607    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.603     ; 8.748     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.976     ; 9.121     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.539    ; 12.015    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.908     ; 10.061    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.787     ; 9.940     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.787     ; 9.940     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.612    ; 11.064    ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.957     ; 7.110     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.924     ; 8.069     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.484     ; 8.637     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.098     ; 8.251     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.064     ; 8.217     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.064     ; 8.217     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.512     ; 8.665     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.257     ; 8.410     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.257     ; 8.410     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.488     ; 8.641     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.924     ; 8.069     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.934     ; 8.079     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.938     ; 8.083     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.986     ; 8.131     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.059     ; 8.204     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.261     ; 8.414     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.512     ; 8.665     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 8.261     ; 8.414     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 9.807     ; 9.960     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 8.105     ; 8.258     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 10.153    ; 10.298    ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.927     ; 7.080     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.078 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 63.34 MHz  ; 63.34 MHz       ; CLOCK_50            ;      ;
; 125.99 MHz ; 125.99 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 4.212  ; 0.000         ;
; altera_reserved_tck ; 46.739 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.281 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 12.919 ; 0.000         ;
; altera_reserved_tck ; 48.295 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.906 ; 0.000         ;
; CLOCK_50            ; 5.721 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.445  ; 0.000             ;
; CLOCK2_50           ; 16.000 ; 0.000             ;
; CLOCK3_50           ; 16.000 ; 0.000             ;
; altera_reserved_tck ; 49.491 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                        ;
+-------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.212 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 15.714     ;
; 4.366 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.561     ;
; 4.582 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.345     ;
; 4.605 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 15.336     ;
; 4.617 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 15.324     ;
; 4.622 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.305     ;
; 4.655 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.272     ;
; 4.662 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 15.264     ;
; 4.664 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 15.262     ;
; 4.703 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 15.223     ;
; 4.766 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 15.160     ;
; 4.801 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 15.111     ;
; 4.816 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.111     ;
; 4.818 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 15.109     ;
; 4.836 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 15.089     ;
; 4.838 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 15.087     ;
; 4.892 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 15.033     ;
; 4.905 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 15.007     ;
; 4.919 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 15.007     ;
; 4.955 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.958     ;
; 5.008 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.918     ;
; 5.032 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.895     ;
; 5.034 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.893     ;
; 5.055 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.886     ;
; 5.057 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.884     ;
; 5.059 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.854     ;
; 5.067 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.874     ;
; 5.069 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.872     ;
; 5.072 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.855     ;
; 5.073 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.854     ;
; 5.074 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.853     ;
; 5.105 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.822     ;
; 5.107 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.820     ;
; 5.115 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.812     ;
; 5.128 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.784     ;
; 5.129 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.783     ;
; 5.153 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.773     ;
; 5.155 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.771     ;
; 5.162 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.765     ;
; 5.171 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.742     ;
; 5.185 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.742     ;
; 5.194 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.733     ;
; 5.197 ; niosII:u0|niosII_cpu:cpu|E_src1[22] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.729     ;
; 5.206 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.721     ;
; 5.211 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.702     ;
; 5.216 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.710     ;
; 5.218 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.708     ;
; 5.219 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.708     ;
; 5.222 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.690     ;
; 5.223 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.689     ;
; 5.229 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.697     ;
; 5.231 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.694     ;
; 5.232 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.694     ;
; 5.233 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.692     ;
; 5.234 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.691     ;
; 5.244 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.669     ;
; 5.251 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.676     ;
; 5.269 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.659     ;
; 5.275 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.638     ;
; 5.282 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.631     ;
; 5.283 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.630     ;
; 5.286 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.639     ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.637     ;
; 5.288 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.637     ;
; 5.289 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.638     ;
; 5.290 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.635     ;
; 5.292 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.620     ;
; 5.298 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.629     ;
; 5.301 ; niosII:u0|niosII_cpu:cpu|E_src1[30] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.625     ;
; 5.310 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.617     ;
; 5.312 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.615     ;
; 5.312 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.629     ;
; 5.315 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.598     ;
; 5.324 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.617     ;
; 5.325 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.601     ;
; 5.326 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.601     ;
; 5.329 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.598     ;
; 5.332 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.595     ;
; 5.339 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.589     ;
; 5.342 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.583     ;
; 5.344 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.581     ;
; 5.348 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.565     ;
; 5.355 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.557     ;
; 5.362 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.565     ;
; 5.373 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.555     ;
; 5.376 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.537     ;
; 5.377 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.549     ;
; 5.377 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.536     ;
; 5.378 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.549     ;
; 5.383 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.544     ;
; 5.385 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.541     ;
; 5.386 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.541     ;
; 5.387 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.539     ;
; 5.388 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.538     ;
; 5.396 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.516     ;
; 5.401 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.540     ;
; 5.405 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 14.523     ;
; 5.410 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 14.516     ;
; 5.413 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 14.528     ;
; 5.418 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 14.509     ;
+-------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.496      ;
; 46.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.282      ;
; 46.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.257      ;
; 47.063 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.134      ;
; 47.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.059      ;
; 47.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.759      ;
; 47.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.726      ;
; 47.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.628      ;
; 47.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.520      ;
; 47.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.452      ;
; 47.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.404      ;
; 47.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.394      ;
; 47.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.327      ;
; 47.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.288      ;
; 48.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.159      ;
; 48.516 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.711      ;
; 48.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.678      ;
; 49.182 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.048      ;
; 92.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.890      ;
; 92.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.850      ;
; 92.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.772      ;
; 92.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.732      ;
; 92.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.499      ;
; 92.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 7.459      ;
; 92.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.455      ;
; 92.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.447      ;
; 92.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.415      ;
; 92.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.355      ;
; 92.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.341      ;
; 92.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.337      ;
; 92.631 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 7.329      ;
; 92.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.315      ;
; 92.646 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.294      ;
; 92.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 7.237      ;
; 92.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.227      ;
; 92.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 7.223      ;
; 92.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 7.219      ;
; 92.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 7.197      ;
; 92.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 7.114      ;
; 92.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.109      ;
; 92.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.084      ;
; 92.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.077      ;
; 92.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.060      ;
; 92.899 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.054      ;
; 92.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.033      ;
; 92.923 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 7.030      ;
; 92.932 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.008      ;
; 92.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.992      ;
; 92.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 7.012      ;
; 92.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.993      ;
; 92.960 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.980      ;
; 92.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 6.996      ;
; 92.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.969      ;
; 92.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.979      ;
; 92.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.966      ;
; 92.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.959      ;
; 93.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.942      ;
; 93.018 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.936      ;
; 93.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 6.920      ;
; 93.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.911      ;
; 93.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.912      ;
; 93.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 6.906      ;
; 93.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 6.902      ;
; 93.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 6.880      ;
; 93.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.861      ;
; 93.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.840      ;
; 93.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.801      ;
; 93.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.793      ;
; 93.163 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.792      ;
; 93.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.740      ;
; 93.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.722      ;
; 93.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.737      ;
; 93.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.698      ;
; 93.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.686      ;
; 93.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 6.689      ;
; 93.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.663      ;
; 93.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.683      ;
; 93.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 6.679      ;
; 93.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.639      ;
; 93.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.649      ;
; 93.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.642      ;
; 93.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.625      ;
; 93.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.619      ;
; 93.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.618      ;
; 93.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.619      ;
; 93.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.588      ;
; 93.360 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.595      ;
; 93.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.590      ;
; 93.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.571      ;
; 93.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.556      ;
; 93.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.555      ;
; 93.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.544      ;
; 93.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.520      ;
; 93.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.500      ;
; 93.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.498      ;
; 93.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.484      ;
; 93.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.480      ;
; 93.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 6.476      ;
; 93.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 6.458      ;
; 93.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.425      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; niosII:u0|niosII_cpu:cpu|ic_fill_tag[11]                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.871      ;
; 0.290 ; niosII:u0|niosII_cpu:cpu|ic_fill_tag[12]                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.880      ;
; 0.343 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.957      ;
; 0.345 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.933      ;
; 0.349 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.951      ;
; 0.351 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.939      ;
; 0.352 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.947      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[1]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[2]                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_record_handler                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[3]                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[0]                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[1]                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_handler[24]                                    ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_handler[24]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_avalon_reg:the_niosII_cpu_nios2_avalon_reg|oci_single_step_mode                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_avalon_reg:the_niosII_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_dbrk:the_niosII_cpu_nios2_oci_dbrk|dbrk_break                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_dbrk:the_niosII_cpu_nios2_oci_dbrk|dbrk_break                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigger_state                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigger_state                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][105]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][105]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][105]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][105]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                           ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|break_readreg[0]                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|break_readreg[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_error                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_error                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit0_latch                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_wrap                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_wrap                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigbrktype                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigbrktype                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                             ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                          ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                              ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_mul_cnt[1]                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_mul_cnt[2]                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|use_reg                                                                    ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|use_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|count[0]                                                                   ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_cmd_width_adapter|count[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[0]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[1]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_buttons:buttons|edge_capture[3]                                                                                                                                              ; niosII:u0|niosII_buttons:buttons|edge_capture[3]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_buttons:buttons|edge_capture[1]                                                                                                                                              ; niosII:u0|niosII_buttons:buttons|edge_capture[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_buttons:buttons|edge_capture[0]                                                                                                                                              ; niosII:u0|niosII_buttons:buttons|edge_capture[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter|data_reg[12]                                                               ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter|data_reg[12]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter|data_reg[4]                                                                ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_ram_ctl_uas_rsp_width_adapter|data_reg[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                 ; niosII:u0|niosII_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|woverflow                                                                                                                                                ; niosII:u0|niosII_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][105]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][105]                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_ram_rd                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_ram_rd                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|resetlatch                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|resetlatch                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|jtag_break                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|jtag_break                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|break_on_reset                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|break_on_reset                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit1_latch                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|read                                                                                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|read                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|write                                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|write                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.949      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|MonDReg[23]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|MonDReg[23]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_rd                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_rd                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.956      ;
; 0.354 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_go                                                   ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_go                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[24]                                                                                                                                 ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.951      ;
; 0.355 ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                            ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.941      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sigmadelta_0_avalon_slave_0_translator|wait_latency_counter[1]                                            ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sigmadelta_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sigmadelta_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sigmadelta_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sigmadelta_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sigmadelta_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_active                                                                                                                                                       ; niosII:u0|niosII_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|d_address_offset_field[1]                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                  ; niosII:u0|niosII_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|d_read                                                                                                                                                               ; niosII:u0|niosII_cpu:cpu|d_read                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|d_write                                                                                                                                                              ; niosII:u0|niosII_cpu:cpu|d_write                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                    ; niosII:u0|niosII_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_mem_stall                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|A_mem_stall                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                               ; niosII:u0|niosII_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                               ; niosII:u0|niosII_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_ext_flash_ctl:ext_flash_ctl|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                                  ; niosII:u0|niosII_ext_flash_ctl:ext_flash_ctl|altera_tristate_controller_translator:tdt|turnaround_counter[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rdata_fifo|mem[3][4]                                                                       ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ext_flash_ctl_uas_agent_rdata_fifo|mem[3][4]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                             ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.410 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.655      ;
; 0.415 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                     ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.679      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.679      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.513 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.764      ;
; 0.526 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.771      ;
; 0.527 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[4]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.772      ;
; 0.528 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.785      ;
; 0.547 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.790      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.559 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.559 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[6]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.580 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.820      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.589 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.834      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.919 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 6.706      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
; 12.920 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 6.704      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.930      ;
; 48.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.890      ;
; 48.347 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.890      ;
; 97.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.777      ;
; 97.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.777      ;
; 97.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.777      ;
; 97.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.777      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.492      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.461      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.447      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.196      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.196      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.196      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.196      ;
; 97.931 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.992      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.951      ;
; 98.022 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.917      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.912      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.912      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.912      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.890      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.890      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.460 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.466      ;
; 98.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.401      ;
; 98.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.272      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.906  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 1.064  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.307      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.127  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.367      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.808      ;
; 1.561  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.808      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.562  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.813      ;
; 1.576  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.829      ;
; 1.576  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.829      ;
; 1.576  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.829      ;
; 1.585  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.838      ;
; 1.592  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.829      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.866      ;
; 1.843  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.088      ;
; 1.843  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.088      ;
; 1.843  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.088      ;
; 1.843  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.088      ;
; 2.015  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.287      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.062  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.314      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.079  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.344      ;
; 2.360  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.608      ;
; 2.360  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.608      ;
; 2.360  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.608      ;
; 2.360  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.608      ;
; 51.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.384      ; 1.808      ;
; 51.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.384      ; 1.808      ;
; 51.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.373      ; 1.839      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_custom_combo    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.030      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_ctrl_late_result     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 6.051      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 6.058      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_rn[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_cmp             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.030      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[19]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 6.046      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 6.046      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ctrl_ld16            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 6.070      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_iw[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_ld              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.030      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 6.046      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pipe_flush_waddr[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 6.046      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pipe_flush_waddr[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 6.046      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_mask[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_fill_bit         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 6.062      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 6.061      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pipe_flush_waddr[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[25]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_mask[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.167      ; 6.059      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.167      ; 6.059      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[29]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[29]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 6.062      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 6.063      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[23]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_mask[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.161      ; 6.053      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[27]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.162      ; 6.054      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[27]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 6.068      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[28]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 6.068      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[28]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 6.063      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_inst_result[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 6.038      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[30]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 6.063      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_st_data[25]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 6.030      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ctrl_exception       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 6.070      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 6.057      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 6.061      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_pcb[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.064      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pcb[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 6.060      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_pcb[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.064      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pcb[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.154      ; 6.046      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_pcb[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.064      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pcb[20]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.164      ; 6.056      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 6.061      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_pcb[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.064      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.164      ; 6.056      ;
; 5.721 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pcb[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 6.064      ;
+-------+-------------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.446 ; 9.776        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.491 ; 49.709       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ;
; 49.491 ; 49.709       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                           ;
; 49.492 ; 49.710       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                           ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                          ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                     ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                   ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                            ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 1.931 ; 2.312 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.711 ; 2.106 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.648 ; 2.052 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 1.773 ; 2.194 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.931 ; 2.312 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.540 ; 1.906 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.316 ; 1.695 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.275 ; 1.650 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.625 ; 2.023 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 3.569 ; 4.011 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 3.110 ; 3.527 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 3.569 ; 4.011 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 3.195 ; 3.573 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 2.866 ; 3.278 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.534 ; 2.969 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.534 ; 2.969 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.193 ; 2.586 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.366 ; 2.760 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.390 ; 2.809 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.380 ; 2.815 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.069 ; 2.473 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.087 ; 2.526 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.948 ; 2.324 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.728 ; 2.062 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.160 ; 2.528 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.732 ; 2.086 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.737 ; 2.073 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.201 ; 2.582 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.392 ; 2.797 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.998 ; 2.400 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.331 ; 2.722 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.452 ; 2.596 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.423 ; 8.509 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.886 ; -1.252 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -1.305 ; -1.689 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -1.244 ; -1.638 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -1.365 ; -1.774 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -1.516 ; -1.888 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -1.141 ; -1.497 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.926 ; -1.295 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.886 ; -1.252 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -1.222 ; -1.609 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.893 ; -2.250 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.897 ; -2.254 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -2.340 ; -2.722 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -1.893 ; -2.250 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -1.938 ; -2.317 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -1.330 ; -1.652 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.097 ; -2.519 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -1.754 ; -2.129 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.936 ; -2.320 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.959 ; -2.366 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.948 ; -2.371 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -1.651 ; -2.044 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -1.668 ; -2.095 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -1.534 ; -1.900 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -1.330 ; -1.652 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -1.743 ; -2.099 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -1.332 ; -1.674 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -1.338 ; -1.662 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -1.780 ; -2.147 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.963 ; -2.357 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -1.582 ; -1.973 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -1.904 ; -2.285 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.414  ; 0.206  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -2.016 ; -2.231 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 9.367  ; 8.988  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 6.981  ; 6.829  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.153  ; 8.988  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 6.914  ; 6.754  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 7.108  ; 6.908  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 6.901  ; 6.734  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 6.886  ; 6.720  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 6.428  ; 6.325  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 9.067  ; 8.541  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.198  ; 7.006  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 7.441  ; 7.239  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.179  ; 7.901  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 7.370  ; 7.231  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 7.258  ; 7.114  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 8.465  ; 8.297  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 7.289  ; 7.166  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 9.367  ; 8.889  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.428  ; 7.249  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 6.715  ; 6.594  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 7.607  ; 7.445  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 7.648  ; 7.476  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 8.659  ; 8.415  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 8.677  ; 8.483  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 7.300  ; 7.141  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 9.249  ; 8.863  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 8.980  ; 8.679  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 8.980  ; 8.621  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 8.372  ; 8.108  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 7.860  ; 7.686  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 8.047  ; 7.800  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 7.334  ; 7.215  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 6.745  ; 6.627  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 8.463  ; 8.218  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 8.968  ; 8.679  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 7.565  ; 7.410  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.012  ; 5.887  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 7.748  ; 7.524  ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 9.623  ; 9.963  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 11.525 ; 11.740 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 8.140  ; 8.152  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 11.525 ; 11.740 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.069  ; 8.173  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 7.968  ; 8.057  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 8.269  ; 8.277  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 11.097 ; 11.555 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 11.155 ; 11.350 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 10.581 ; 11.166 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 7.644  ; 7.726  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 9.640  ; 9.838  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.437  ; 8.751  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 9.621  ; 10.224 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 10.087 ; 10.711 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 10.125 ; 10.781 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 10.581 ; 11.166 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 9.420  ; 10.017 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 8.169  ; 8.349  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.739  ; 9.002  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 8.049  ; 8.169  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 9.339  ; 9.938  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 8.147  ; 8.384  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 7.974  ; 8.195  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 9.420  ; 10.017 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 9.993  ; 10.576 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 9.993  ; 10.576 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 7.487  ; 7.610  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 9.421  ; 9.943  ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 9.015  ; 9.272  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 9.831  ; 10.056 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.974  ; 10.516 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.033  ; 8.205  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 12.528 ; 12.302 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 11.186 ; 11.766 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 12.528 ; 12.302 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 9.973  ; 9.780  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 12.032 ; 11.711 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 8.446  ; 8.392  ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 11.076 ; 10.750 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 8.579  ; 8.477  ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 10.686 ; 10.517 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.942 ; 10.346 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.487  ; 8.278  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.704  ; 8.496  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.625  ; 7.489  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.084  ; 7.978  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.695  ; 8.565  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 9.963  ; 9.692  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.449  ; 8.339  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 10.531 ; 9.991  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 10.549 ; 10.346 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 10.208 ; 9.589  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.948  ; 9.442  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 9.362  ; 8.883  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.226 ; 9.629  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.945  ; 8.657  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.725  ; 8.288  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.697  ; 9.090  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.934  ; 6.791  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.276  ; 8.121  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.017  ; 8.783  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.942 ; 10.151 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 7.133  ; 7.034  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 11.033 ; 10.638 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 11.033 ; 10.638 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 10.380 ; 9.923  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.329  ; 7.282  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.167  ; 8.083  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.768  ; 8.452  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 10.296 ; 9.871  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 9.446  ; 9.228  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.357  ; 7.230  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.992  ; 9.482  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.359  ; 7.992  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.834  ; 7.688  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 9.243  ; 9.024  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.574  ; 7.468  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 9.371  ; 9.049  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.903  ; 8.653  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 10.367 ; 10.126 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 7.836  ; 7.758  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 7.839  ; 7.668  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 9.624  ; 9.230  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 8.797  ; 8.548  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.400 ; 12.798 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 6.192  ; 6.090  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 6.726  ; 6.576  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 8.811  ; 8.649  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 6.659  ; 6.502  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 6.845  ; 6.650  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 6.647  ; 6.482  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 6.633  ; 6.470  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 6.192  ; 6.090  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 8.799  ; 8.277  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 6.931  ; 6.744  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 7.165  ; 6.968  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 7.875  ; 7.604  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 7.098  ; 6.961  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 6.990  ; 6.848  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 8.149  ; 7.985  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 7.020  ; 6.898  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 9.088  ; 8.612  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 7.153  ; 6.978  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 6.471  ; 6.350  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 7.325  ; 7.165  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 7.364  ; 7.196  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 8.335  ; 8.097  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 8.352  ; 8.162  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 7.031  ; 6.875  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 8.903  ; 8.529  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 6.500  ; 6.382  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 8.645  ; 8.297  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 8.061  ; 7.804  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 7.570  ; 7.399  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 7.749  ; 7.509  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 7.064  ; 6.947  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 6.500  ; 6.382  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 8.149  ; 7.909  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 8.633  ; 8.352  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 7.287  ; 7.134  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 5.795  ; 5.671  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 7.461  ; 7.241  ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 9.257  ; 9.587  ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.666  ; 7.754  ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 7.838  ; 7.850  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 11.136 ; 11.341 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 7.769  ; 7.870  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 7.666  ; 7.754  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 7.955  ; 7.966  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 10.729 ; 11.186 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 10.726 ; 10.917 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 7.355  ; 7.438  ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 7.355  ; 7.438  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 9.273  ; 9.468  ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 8.119  ; 8.425  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 9.256  ; 9.839  ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 9.703  ; 10.306 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 9.796  ; 10.443 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 10.235 ; 10.812 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 7.675  ; 7.867  ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 7.863  ; 8.040  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 8.409  ; 8.666  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 7.747  ; 7.867  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 8.985  ; 9.564  ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 7.840  ; 8.073  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 7.675  ; 7.892  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 9.064  ; 9.642  ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 7.205  ; 7.326  ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 9.613  ; 10.177 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 7.205  ; 7.326  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 9.123  ; 9.642  ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 8.672  ; 8.922  ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 9.458  ; 9.677  ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 9.595  ; 10.119 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 7.730  ; 7.899  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 8.133  ; 8.080  ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 10.762 ; 11.319 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 12.051 ; 11.832 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 9.600  ; 9.414  ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 11.577 ; 11.268 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 8.133  ; 8.080  ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 10.658 ; 10.345 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 8.261  ; 8.162  ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 10.285 ; 10.121 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 6.681  ; 6.540  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.170  ; 7.966  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.377  ; 8.174  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.343  ; 7.209  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 7.783  ; 7.677  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.372  ; 8.243  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 9.588  ; 9.324  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.135  ; 8.025  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 10.134 ; 9.611  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 10.150 ; 9.952  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.893  ; 9.281  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 9.577  ; 9.086  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 9.014  ; 8.549  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.912  ; 9.322  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.614  ; 8.332  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.402  ; 7.977  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.404  ; 8.804  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.681  ; 6.540  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 7.967  ; 7.815  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.679  ; 8.450  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.598 ; 9.821  ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 6.872  ; 6.773  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.061  ; 6.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 10.616 ; 10.233 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 9.989  ; 9.546  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.061  ; 7.012  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 7.866  ; 7.781  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.441  ; 8.133  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 9.908  ; 9.496  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 9.093  ; 8.880  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.086  ; 6.961  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 9.619  ; 9.125  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 8.050  ; 7.693  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.547  ; 7.402  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.900  ; 8.685  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.296  ; 7.190  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 9.020  ; 8.707  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 8.571  ; 8.326  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.977  ; 9.741  ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 7.545  ; 7.466  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 7.549  ; 7.381  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 9.264  ; 8.881  ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 8.469  ; 8.226  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.068 ; 10.468 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 8.874  ; 8.729  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.500  ; 9.355  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 9.329  ; 9.184  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.525  ; 9.380  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.526  ; 9.381  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 9.525  ; 9.380  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.525  ; 9.380  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 9.525  ; 9.380  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.321 ; 10.822 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.473  ; 9.328  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 9.349  ; 9.204  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 9.393  ; 9.248  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 9.277  ; 9.132  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.874  ; 8.729  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.397  ; 9.252  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.874  ; 8.729  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 11.505 ; 11.006 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.874  ; 8.729  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.500  ; 9.355  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.473  ; 9.328  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.482  ; 9.337  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.386  ; 9.241  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.654  ; 9.509  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 9.509  ; 9.364  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.688  ; 6.543  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 7.804  ; 7.659  ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.988  ; 8.843  ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.637  ; 8.492  ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 8.649  ; 8.504  ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.649  ; 8.504  ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 8.342  ; 8.197  ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 7.804  ; 7.659  ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 7.804  ; 7.659  ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 8.362  ; 8.217  ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.905  ; 6.760  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 6.097  ; 5.952  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.378  ; 6.233  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.300  ; 8.135  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.329  ; 9.184  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.406  ; 9.261  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.277  ; 9.132  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.397  ; 9.252  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.691  ; 9.526  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.427  ; 9.282  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.691  ; 9.526  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.694  ; 9.529  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.415  ; 9.270  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.654 ; 10.174 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.713  ; 9.548  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.635  ; 8.470  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.785 ; 11.305 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.300  ; 8.135  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.673  ; 8.508  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 11.233 ; 10.734 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.509  ; 9.364  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.409  ; 9.264  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.409  ; 9.264  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.404 ; 9.924  ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.752  ; 6.607  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.532  ; 7.367  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.154  ; 8.009  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.726  ; 7.581  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.691  ; 7.546  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.691  ; 7.546  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.179  ; 8.034  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.902  ; 7.757  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.902  ; 7.757  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.067  ; 7.922  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.532  ; 7.367  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.541  ; 7.376  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.546  ; 7.381  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.602  ; 7.437  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.620  ; 7.455  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.908  ; 7.763  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.179  ; 8.034  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 7.908  ; 7.763  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 9.427  ; 9.282  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 7.892  ; 7.747  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 9.691  ; 9.526  ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.668  ; 6.523  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 8.526  ; 8.381  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.128  ; 8.983  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 8.964  ; 8.819  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.152  ; 9.007  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.153  ; 9.008  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 9.152  ; 9.007  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.152  ; 9.007  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 9.152  ; 9.007  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.950 ; 10.451 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.101  ; 8.956  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.983  ; 8.838  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 9.025  ; 8.880  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.914  ; 8.769  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.526  ; 8.381  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.028  ; 8.883  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.526  ; 8.381  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 11.126 ; 10.627 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.526  ; 8.381  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.128  ; 8.983  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.101  ; 8.956  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.110  ; 8.965  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.018  ; 8.873  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.276  ; 9.131  ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 9.136  ; 8.991  ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.428  ; 6.283  ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 7.500  ; 7.355  ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.636  ; 8.491  ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.299  ; 8.154  ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 8.311  ; 8.166  ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.311  ; 8.166  ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 8.016  ; 7.871  ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 7.500  ; 7.355  ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 7.500  ; 7.355  ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 8.036  ; 7.891  ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.637  ; 6.492  ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 5.861  ; 5.716  ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.131  ; 5.986  ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.013  ; 7.848  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.964  ; 8.819  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.037  ; 8.892  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.914  ; 8.769  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.028  ; 8.883  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.348  ; 9.183  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.057  ; 8.912  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.348  ; 9.183  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.351  ; 9.186  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.046  ; 8.901  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.343 ; 9.863  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.370  ; 9.205  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.335  ; 8.170  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.428 ; 10.948 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.013  ; 7.848  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.371  ; 8.206  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.865 ; 10.366 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.136  ; 8.991  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.040  ; 8.895  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.040  ; 8.895  ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.103 ; 9.623  ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.490  ; 6.345  ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.276  ; 7.111  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.836  ; 7.691  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.425  ; 7.280  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.391  ; 7.246  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.391  ; 7.246  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 7.860  ; 7.715  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.593  ; 7.448  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.593  ; 7.448  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.752  ; 7.607  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.276  ; 7.111  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.285  ; 7.120  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.290  ; 7.125  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.343  ; 7.178  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.360  ; 7.195  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.600  ; 7.455  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.860  ; 7.715  ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 7.600  ; 7.455  ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 9.057  ; 8.912  ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 7.584  ; 7.439  ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 9.348  ; 9.183  ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.409  ; 6.264  ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 8.611     ; 8.756     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.244     ; 9.389     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 9.009     ; 9.154     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.265     ; 9.410     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.266     ; 9.411     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 9.265     ; 9.410     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.265     ; 9.410     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 9.265     ; 9.410     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.709    ; 11.208    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.214     ; 9.359     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 9.024     ; 9.169     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 9.101     ; 9.246     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.939     ; 9.084     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.611     ; 8.756     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.119     ; 9.264     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.611     ; 8.756     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 10.841    ; 11.340    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.611     ; 8.756     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.244     ; 9.389     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.214     ; 9.359     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.223     ; 9.368     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.099     ; 9.244     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.356     ; 9.501     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 9.248     ; 9.393     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.494     ; 6.639     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 7.534     ; 7.679     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.688     ; 8.833     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.314     ; 8.459     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 8.322     ; 8.467     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.322     ; 8.467     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 8.035     ; 8.180     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 7.534     ; 7.679     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 7.534     ; 7.679     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 8.053     ; 8.198     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.671     ; 6.816     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 5.920     ; 6.065     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 6.185     ; 6.330     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.933     ; 8.098     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.009     ; 9.154     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.130     ; 9.275     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.939     ; 9.084     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.119     ; 9.264     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.375     ; 9.540     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.149     ; 9.294     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.375     ; 9.540     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.382     ; 9.547     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.134     ; 9.279     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.073    ; 10.553    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.371     ; 9.536     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.246     ; 8.411     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.138    ; 11.618    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.933     ; 8.098     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.286     ; 8.451     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.587    ; 11.086    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.248     ; 9.393     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.129     ; 9.274     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.129     ; 9.274     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.703     ; 10.183    ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.489     ; 6.634     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.292     ; 7.457     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.910     ; 8.055     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.556     ; 7.701     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.522     ; 7.667     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.522     ; 7.667     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 7.938     ; 8.083     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.701     ; 7.846     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.701     ; 7.846     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.917     ; 8.062     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.292     ; 7.457     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.302     ; 7.467     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.304     ; 7.469     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.351     ; 7.516     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.417     ; 7.582     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.706     ; 7.851     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.938     ; 8.083     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 7.706     ; 7.851     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 9.149     ; 9.294     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 7.554     ; 7.699     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 9.375     ; 9.540     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.467     ; 6.612     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 8.268     ; 8.413     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 8.876     ; 9.021     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 8.650     ; 8.795     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 8.896     ; 9.041     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 8.897     ; 9.042     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 8.896     ; 9.041     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 8.896     ; 9.041     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 8.896     ; 9.041     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 10.342    ; 10.841    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 8.847     ; 8.992     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.664     ; 8.809     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 8.738     ; 8.883     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.584     ; 8.729     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.268     ; 8.413     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 8.756     ; 8.901     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.268     ; 8.413     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 10.469    ; 10.968    ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.268     ; 8.413     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.876     ; 9.021     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 8.847     ; 8.992     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.856     ; 9.001     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 8.737     ; 8.882     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 8.983     ; 9.128     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 8.880     ; 9.025     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 6.237     ; 6.382     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 7.234     ; 7.379     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.342     ; 8.487     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 7.983     ; 8.128     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 7.991     ; 8.136     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 7.991     ; 8.136     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 7.716     ; 7.861     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 7.234     ; 7.379     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 7.234     ; 7.379     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 7.733     ; 7.878     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 6.406     ; 6.551     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 5.685     ; 5.830     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 5.940     ; 6.085     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.654     ; 7.819     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.650     ; 8.795     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.766     ; 8.911     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.584     ; 8.729     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.756     ; 8.901     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.038     ; 9.203     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.785     ; 8.930     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.038     ; 9.203     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.045     ; 9.210     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.771     ; 8.916     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.766     ; 10.246    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.035     ; 9.200     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.955     ; 8.120     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.789    ; 11.269    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.654     ; 7.819     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.993     ; 8.158     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.224    ; 10.723    ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 8.880     ; 9.025     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 8.765     ; 8.910     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 8.765     ; 8.910     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.411     ; 9.891     ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 6.232     ; 6.377     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 7.039     ; 7.204     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.596     ; 7.741     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.256     ; 7.401     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.223     ; 7.368     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.223     ; 7.368     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 7.623     ; 7.768     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.395     ; 7.540     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.395     ; 7.540     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.603     ; 7.748     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 7.039     ; 7.204     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 7.048     ; 7.213     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.051     ; 7.216     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.096     ; 7.261     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.159     ; 7.324     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.400     ; 7.545     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.623     ; 7.768     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 7.400     ; 7.545     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 8.785     ; 8.930     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 7.253     ; 7.398     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 9.038     ; 9.203     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 6.210     ; 6.355     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.270 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 11.561 ; 0.000         ;
; altera_reserved_tck ; 48.500 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.097 ; 0.000         ;
; altera_reserved_tck ; 0.181 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 15.897 ; 0.000         ;
; altera_reserved_tck ; 49.328 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.487 ; 0.000         ;
; CLOCK_50            ; 3.247 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.200  ; 0.000             ;
; CLOCK2_50           ; 16.000 ; 0.000             ;
; CLOCK3_50           ; 16.000 ; 0.000             ;
; altera_reserved_tck ; 49.302 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.561 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 8.383      ;
; 11.592 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.353      ;
; 11.646 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.299      ;
; 11.660 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.300      ;
; 11.743 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.217      ;
; 11.746 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.200      ;
; 11.756 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.189      ;
; 11.771 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.159      ;
; 11.798 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.147      ;
; 11.802 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.129      ;
; 11.804 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 8.140      ;
; 11.804 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 8.126      ;
; 11.805 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 8.139      ;
; 11.814 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.132      ;
; 11.822 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.123      ;
; 11.835 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.110      ;
; 11.835 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.096      ;
; 11.836 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.109      ;
; 11.853 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.093      ;
; 11.856 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.075      ;
; 11.870 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.076      ;
; 11.879 ; niosII:u0|niosII_cpu:cpu|E_src1[21] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.064      ;
; 11.886 ; niosII:u0|niosII_cpu:cpu|E_src1[18] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 8.057      ;
; 11.889 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.056      ;
; 11.889 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 8.042      ;
; 11.890 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 8.055      ;
; 11.903 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.057      ;
; 11.903 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.043      ;
; 11.904 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 8.056      ;
; 11.907 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.039      ;
; 11.921 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 8.040      ;
; 11.928 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 8.018      ;
; 11.936 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.994      ;
; 11.937 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.993      ;
; 11.953 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.993      ;
; 11.956 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.976      ;
; 11.957 ; niosII:u0|niosII_cpu:cpu|E_src1[26] ; niosII:u0|niosII_cpu:cpu|E_src2[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 7.986      ;
; 11.959 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.988      ;
; 11.966 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.965      ;
; 11.967 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.964      ;
; 11.968 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.963      ;
; 11.970 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.974      ;
; 11.973 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.957      ;
; 11.974 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.956      ;
; 11.976 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.970      ;
; 11.976 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.969      ;
; 11.986 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 7.974      ;
; 11.986 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.960      ;
; 11.987 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.958      ;
; 11.987 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 7.973      ;
; 11.989 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.956      ;
; 11.989 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.957      ;
; 11.989 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.943      ;
; 11.990 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.956      ;
; 11.999 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.946      ;
; 11.999 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.932      ;
; 12.000 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.945      ;
; 12.001 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.944      ;
; 12.004 ; niosII:u0|niosII_cpu:cpu|E_src1[17] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 7.957      ;
; 12.004 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.927      ;
; 12.005 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.926      ;
; 12.007 ; niosII:u0|niosII_cpu:cpu|E_src1[20] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.940      ;
; 12.007 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.940      ;
; 12.007 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.939      ;
; 12.008 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.923      ;
; 12.011 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.934      ;
; 12.013 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.934      ;
; 12.017 ; niosII:u0|niosII_cpu:cpu|E_src1[27] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.929      ;
; 12.018 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.928      ;
; 12.019 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 7.924      ;
; 12.020 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.926      ;
; 12.021 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 7.922      ;
; 12.021 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.910      ;
; 12.022 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.909      ;
; 12.024 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.908      ;
; 12.027 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 7.935      ;
; 12.035 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src1[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.910      ;
; 12.035 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src1[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.911      ;
; 12.036 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[25]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.910      ;
; 12.041 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.904      ;
; 12.041 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.890      ;
; 12.042 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.903      ;
; 12.042 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.904      ;
; 12.050 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.894      ;
; 12.052 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src2[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.892      ;
; 12.055 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.890      ;
; 12.057 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.889      ;
; 12.057 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src2[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.875      ;
; 12.058 ; niosII:u0|niosII_cpu:cpu|E_src1[28] ; niosII:u0|niosII_cpu:cpu|E_src1[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.888      ;
; 12.058 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.873      ;
; 12.059 ; niosII:u0|niosII_cpu:cpu|E_src1[19] ; niosII:u0|niosII_cpu:cpu|E_src2[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.887      ;
; 12.059 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src1[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.872      ;
; 12.061 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src2[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 7.886      ;
; 12.061 ; niosII:u0|niosII_cpu:cpu|E_src1[29] ; niosII:u0|niosII_cpu:cpu|E_src1[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.885      ;
; 12.062 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 7.881      ;
; 12.066 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.879      ;
; 12.066 ; niosII:u0|niosII_cpu:cpu|E_src1[16] ; niosII:u0|niosII_cpu:cpu|E_src1[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.880      ;
; 12.068 ; niosII:u0|niosII_cpu:cpu|E_src1[24] ; niosII:u0|niosII_cpu:cpu|E_src2[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 7.876      ;
; 12.069 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|M_alu_result[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 7.891      ;
; 12.072 ; niosII:u0|niosII_cpu:cpu|E_src1[25] ; niosII:u0|niosII_cpu:cpu|E_src2_reg[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.874      ;
+--------+-------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.934      ;
; 48.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 1.810      ;
; 48.606 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[0]                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 1.787      ;
; 48.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.810      ;
; 48.731 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.692      ;
; 48.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.494      ;
; 48.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.481      ;
; 49.013 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.414      ;
; 49.084 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.327      ;
; 49.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.325      ;
; 49.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.323      ;
; 49.119 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.306      ;
; 49.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.280      ;
; 49.208 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.226      ;
; 49.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.174      ;
; 49.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.937      ;
; 49.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.928      ;
; 49.886 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                        ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.542      ;
; 95.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.500      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.471      ;
; 95.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 4.462      ;
; 95.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 4.433      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.242      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.203      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 4.217      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 4.200      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 4.199      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 4.190      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 4.179      ;
; 95.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 4.162      ;
; 95.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 4.161      ;
; 95.823 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 4.154      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 4.152      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.138      ;
; 95.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.132      ;
; 95.862 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 4.116      ;
; 95.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 4.109      ;
; 95.878 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 4.094      ;
; 95.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.050      ;
; 95.915 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.010     ; 4.062      ;
; 95.926 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.045      ;
; 95.936 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.035      ;
; 95.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.022      ;
; 95.953 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.005      ;
; 95.954 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.009     ; 4.024      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.015      ;
; 95.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 4.007      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 4.003      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.988      ;
; 95.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.996      ;
; 95.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.997      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.990      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.984      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.977      ;
; 96.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.967      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.965      ;
; 96.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.952      ;
; 96.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.950      ;
; 96.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.937      ;
; 96.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.935      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.919      ;
; 96.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.912      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.896      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.881      ;
; 96.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.855      ;
; 96.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.858      ;
; 96.116 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.855      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 3.847      ;
; 96.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.828      ;
; 96.137 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.815      ;
; 96.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.838      ;
; 96.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.837      ;
; 96.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.828      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.817      ;
; 96.163 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.809      ;
; 96.165 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.787      ;
; 96.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.780      ;
; 96.173 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.779      ;
; 96.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.793      ;
; 96.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.768      ;
; 96.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.792      ;
; 96.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.770      ;
; 96.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.755      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.728      ;
; 96.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.745      ;
; 96.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.745      ;
; 96.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.713      ;
; 96.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.707      ;
; 96.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.707      ;
; 96.279 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 3.700      ;
; 96.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.696      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.695      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.671      ;
; 96.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.663      ;
; 96.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.011     ; 3.686      ;
; 96.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.683      ;
; 96.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.015     ; 3.677      ;
; 96.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.673      ;
; 96.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.645      ;
; 96.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.014     ; 3.660      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.097 ; niosII:u0|niosII_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.424      ;
; 0.104 ; niosII:u0|niosII_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.431      ;
; 0.135 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.484      ;
; 0.139 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.479      ;
; 0.141 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.143 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.469      ;
; 0.145 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.485      ;
; 0.145 ; niosII:u0|niosII_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.479      ;
; 0.146 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.148 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[24]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.499      ;
; 0.151 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.502      ;
; 0.151 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[21]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[22]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.504      ;
; 0.153 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.493      ;
; 0.155 ; niosII:u0|niosII_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.477      ;
; 0.157 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[25]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.488      ;
; 0.159 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; niosII:u0|niosII_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.510      ;
; 0.160 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[3]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.500      ;
; 0.161 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[19]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_im_addr[1]                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; niosII:u0|niosII_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_im_addr[1]                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[26]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[5]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.496      ;
; 0.165 ; niosII:u0|sigmadelta:sigmadelta_0|phase_acc:phac|phasereg[20]                                                                                                                                                                           ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; niosII:u0|niosII_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.514      ;
; 0.165 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[1]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.497      ;
; 0.166 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[5]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[3]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.501      ;
; 0.168 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.483      ;
; 0.170 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_im_addr[0]                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_sysclk:the_niosII_cpu_jtag_debug_module_sysclk|jdo[9] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.502      ;
; 0.170 ; niosII:u0|niosII_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.500      ;
; 0.173 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[1]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.506      ;
; 0.174 ; niosII:u0|niosII_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.507      ;
; 0.175 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                            ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.489      ;
; 0.176 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_jtag_addr[2]                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.509      ;
; 0.176 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.490      ;
; 0.176 ; niosII:u0|niosII_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.495      ;
; 0.179 ; niosII:u0|niosII_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.493      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[1]                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[2]                                                                                         ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|dct_count[2]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                      ; niosII:u0|niosII_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                           ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                           ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_avalon_reg:the_niosII_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_avalon_reg:the_niosII_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                          ; niosII:u0|niosII_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                             ; niosII:u0|niosII_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_dbrk:the_niosII_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_dbrk:the_niosII_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigger_state                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigger_state                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][105]                                                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][105]                                                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                                                                     ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seven_seg_s1_translator|wait_latency_counter[1]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seven_seg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|break_readreg[0]                                                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_error                                                                                          ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_debug:the_niosII_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_ram_rd                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit1_latch                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|read                                                                                                                                                             ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|read                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|write                                                                                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|write                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|MonDReg[23]                                                                                                  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_rd                                                                                                      ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_wrap                                                                                                     ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigbrktype                                                                                            ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_break:the_niosII_cpu_nios2_oci_break|trigbrktype                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                           ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_handler[24]                                                                              ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|pending_exc_handler[24]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                                                                      ; niosII:u0|niosII_performance_counter_0:performance_counter_0|time_counter_enable_0                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sigmadelta_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; niosII:u0|niosII_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sigmadelta_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                     ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.332      ;
; 0.209 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.335      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.338      ;
; 0.250 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.377      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.259 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[4]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[6]                                                        ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.271 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.395      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
; 0.293 ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]                                                       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.420      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.929      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
; 15.897 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_mult_cell:the_niosII_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.927      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.096      ;
; 49.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.069      ;
; 49.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.069      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.607      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.607      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.607      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.607      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.427      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.390      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.012     ; 1.390      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.252      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.252      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.252      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.252      ;
; 98.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.111      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.106      ;
; 98.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.092      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.086      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.086      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.086      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.078      ;
; 98.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.069      ;
; 98.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.069      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.811      ;
; 99.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.767      ;
; 99.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.686      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.487  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.613      ;
; 0.555  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.696      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.940      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.940      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.808  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.944      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.950      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.950      ;
; 0.813  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.950      ;
; 0.815  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.953      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.950      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.964      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.097      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.097      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.097      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.097      ;
; 1.060  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.216      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.078  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.214      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.106  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.255      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.403      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.403      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.403      ;
; 1.271  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.403      ;
; 50.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.940      ;
; 50.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.537      ; 0.940      ;
; 50.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 0.958      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[25]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[16]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[16]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[17]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[17]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[18]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[18]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[19]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[19]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[20]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[20]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[21]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[21]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[22]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[23]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[24]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[24]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[25]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_rot                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[22]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.467      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_alu_result[21]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.453      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_shift_rot_right                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_rn[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.456      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_alu_result[3]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.455      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_exception                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_crst                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_break                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ctrl_ld16                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.468      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[26]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[26]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_jmp_indirect                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_alu_result[18]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.453      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mem_byte_en[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.126      ; 3.457      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_iw[5]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[27]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[27]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 3.462      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[29]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_partial_prod[28]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[28]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_mul_result[29]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[19]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.464      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_st_data[19]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.455      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_mask[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.456      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_ctrl_shift_right_arith                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_fill_bit                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[3]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[11]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 3.461      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_st_data[11]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.455      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[16]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[24]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[24]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[24]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 3.461      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[24]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.126      ; 3.457      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[8]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[8]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 3.461      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_pcb[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.463      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_pipe_flush_waddr[9]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.463      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.455      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_src1[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.455      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[19]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_mask[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.456      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[29]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[29]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.463      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[5]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[11]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 3.462      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[23]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.464      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|E_src1[23]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.452      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[28]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[12]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[20]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_mask[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.456      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[20]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[20]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 3.461      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[27]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[27]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.466      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[28]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[28]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.466      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[28]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 3.461      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 3.466      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[16]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[16]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 3.462      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[30]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.130      ; 3.461      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[14]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_rot_prestep2[22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 3.458      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.129      ; 3.460      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|W_wr_data[22]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.464      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_st_data[22]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.456      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[25]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.126      ; 3.457      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|M_alu_result[26]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 3.453      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[27]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.126      ; 3.457      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_st_data[29]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.126      ; 3.457      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_itrace:the_niosII_cpu_nios2_oci_itrace|d1_debugack ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.468      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_ctrl_exception                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.468      ;
; 3.247 ; niosII:u0|altera_reset_controller:rst_controller|r_sync_rst ; niosII:u0|niosII_cpu:cpu|A_shift_rot_result[31]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 3.459      ;
+-------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|sigmadelta:sigmadelta_0|memory:mem|altsyncram:altsyncram_component|altsyncram_1t91:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                        ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a0~porta_address_reg0                                     ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a0~porta_we_reg                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a16~porta_address_reg0                                    ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a16~porta_we_reg                                          ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                        ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                        ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                        ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                        ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                               ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                        ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_tag_module:niosII_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_h5g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_tag_module:niosII_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_h5g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                           ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_register_bank_b_module:niosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_muf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_register_bank_b_module:niosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_muf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                        ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                       ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                         ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_w:the_niosII_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_tag_module:niosII_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_h5g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_victim_module:niosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                   ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_we_reg       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a0~porta_bytena_reg0                                      ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a0~porta_datain_reg0                                      ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a16~porta_bytena_reg0                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_ocimem:the_niosII_cpu_nios2_ocimem|niosII_cpu_ociram_sp_ram_module:niosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v881:auto_generated|ram_block1a16~porta_datain_reg0                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_register_bank_a_module:niosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_luf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_register_bank_a_module:niosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_luf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_register_bank_b_module:niosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_muf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                   ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                         ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                        ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                         ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                        ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                        ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                         ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_instruction_tcm:instruction_tcm|altsyncram:the_altsyncram|altsyncram_vd32:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                         ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|niosII_jtag_uart_scfifo_r:the_niosII_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_bht_module:niosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_lgg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_data_module:niosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_dc_tag_module:niosII_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_h5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                         ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_data_module:niosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_ic_tag_module:niosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ssg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_nios2_oci_im:the_niosII_cpu_nios2_oci_im|niosII_cpu_traceram_lpm_dram_bdp_component_module:niosII_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_we_reg       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                       ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                           ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                           ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_cpu:cpu|niosII_cpu_nios2_oci:the_niosII_cpu_nios2_oci|niosII_cpu_jtag_debug_module_wrapper:the_niosII_cpu_jtag_debug_module_wrapper|niosII_cpu_jtag_debug_module_tck:the_niosII_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; niosII:u0|niosII_jtag_uart:jtag_uart|alt_jtag_atlantic:niosII_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 1.059 ; 1.898 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 0.944 ; 1.768 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 0.903 ; 1.729 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 0.998 ; 1.834 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 1.059 ; 1.898 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 0.844 ; 1.639 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 0.732 ; 1.508 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 0.702 ; 1.479 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 0.898 ; 1.709 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 1.913 ; 2.889 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 1.650 ; 2.574 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 1.913 ; 2.889 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 1.680 ; 2.611 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 1.512 ; 2.421 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.435 ; 2.337 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.435 ; 2.337 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.217 ; 2.105 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.315 ; 2.185 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.326 ; 2.212 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.326 ; 2.215 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.157 ; 2.009 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.180 ; 2.047 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.068 ; 1.904 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.965 ; 1.754 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.186 ; 2.027 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.962 ; 1.762 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.964 ; 1.757 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.206 ; 2.059 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.337 ; 2.213 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.113 ; 1.956 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.300 ; 2.171 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.859 ; 1.253 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.573 ; 4.079 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.485 ; -1.253 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.717 ; -1.529 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.678 ; -1.493 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.769 ; -1.594 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.828 ; -1.655 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.621 ; -1.406 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.513 ; -1.281 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.485 ; -1.253 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.673 ; -1.473 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.017 ; -1.893 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.020 ; -1.899 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -1.274 ; -2.198 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -1.017 ; -1.893 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -1.031 ; -1.913 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.735 ; -1.521 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -1.189 ; -2.077 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.974 ; -1.842 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.074 ; -1.931 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.085 ; -1.957 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.084 ; -1.959 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.923 ; -1.762 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.945 ; -1.798 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.837 ; -1.661 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.741 ; -1.521 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.950 ; -1.781 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.735 ; -1.527 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.739 ; -1.524 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.967 ; -1.809 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.099 ; -1.961 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.881 ; -1.712 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -1.063 ; -1.921 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.564  ; 0.178  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.565 ; -0.923 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 5.863 ; 5.744 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 4.061 ; 4.120 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 5.222 ; 5.470 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 4.017 ; 4.066 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 4.103 ; 4.157 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 4.006 ; 4.051 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 4.003 ; 4.047 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 3.760 ; 3.792 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.714 ; 5.541 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 4.144 ; 4.219 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 4.278 ; 4.370 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 4.663 ; 4.792 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 4.249 ; 4.367 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 4.180 ; 4.277 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 4.824 ; 5.020 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 4.200 ; 4.304 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.863 ; 5.744 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 4.269 ; 4.361 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.925 ; 3.973 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 4.358 ; 4.474 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 4.417 ; 4.534 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 4.902 ; 5.088 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 4.911 ; 5.115 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 4.242 ; 4.328 ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 5.212 ; 5.404 ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 5.135 ; 5.317 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 5.079 ; 5.248 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 4.779 ; 4.929 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 4.527 ; 4.662 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 4.625 ; 4.742 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 4.238 ; 4.347 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.944 ; 3.995 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 4.876 ; 5.025 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 5.135 ; 5.317 ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 4.385 ; 4.495 ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 3.543 ; 3.526 ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 4.443 ; 4.551 ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 5.893 ; 5.658 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 7.198 ; 7.072 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.899 ; 4.667 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 7.198 ; 6.803 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 4.846 ; 4.643 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.842 ; 4.666 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 5.035 ; 4.809 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 7.163 ; 7.072 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 6.861 ; 6.430 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 6.801 ; 6.791 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.648 ; 4.490 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 5.883 ; 5.608 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 5.137 ; 4.995 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 5.876 ; 5.710 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 6.161 ; 5.967 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 6.535 ; 6.586 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 6.801 ; 6.791 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 5.739 ; 5.596 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.992 ; 4.831 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 5.352 ; 5.171 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 4.915 ; 4.747 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 5.668 ; 5.537 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.954 ; 4.806 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.866 ; 4.736 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.739 ; 5.596 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 6.085 ; 6.170 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 6.083 ; 5.893 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.529 ; 4.394 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 6.085 ; 6.170 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.473 ; 5.255 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 6.042 ; 5.749 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 6.071 ; 5.860 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.859 ; 4.705 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 7.002 ; 7.522 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 6.804 ; 6.438 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 7.002 ; 7.522 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.603 ; 5.917 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.735 ; 7.174 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 4.810 ; 5.057 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 6.230 ; 6.574 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 4.876 ; 5.104 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 6.081 ; 6.459 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 6.567 ; 6.526 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.839 ; 5.028 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.935 ; 5.139 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.402 ; 4.524 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.677 ; 4.846 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.005 ; 5.224 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.660 ; 5.940 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.860 ; 5.066 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.878 ; 6.120 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.989 ; 6.343 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.238 ; 6.190 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.561 ; 5.778 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.246 ; 5.425 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.260 ; 6.219 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.089 ; 5.280 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.898 ; 5.029 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.009 ; 5.877 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.026 ; 4.083 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.754 ; 4.930 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.119 ; 5.346 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 6.567 ; 6.526 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 4.167 ; 4.256 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.214 ; 6.551 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.214 ; 6.551 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.832 ; 6.085 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.309 ; 4.432 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.747 ; 4.922 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.957 ; 5.137 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.810 ; 6.067 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.389 ; 5.648 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.289 ; 4.387 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.611 ; 5.825 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.750 ; 4.868 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.568 ; 4.698 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.285 ; 5.520 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.434 ; 4.549 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.285 ; 5.506 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.058 ; 5.258 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.856 ; 6.188 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 4.567 ; 4.721 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.516 ; 4.646 ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 5.450 ; 5.654 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 5.023 ; 5.211 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.120 ; 7.607 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 3.634 ; 3.663 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 3.924 ; 3.979 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 5.039 ; 5.276 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 3.881 ; 3.926 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 3.964 ; 4.013 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 3.870 ; 3.912 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 3.868 ; 3.908 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 3.634 ; 3.663 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.572 ; 5.393 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 4.003 ; 4.073 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 4.132 ; 4.218 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 4.502 ; 4.624 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 4.106 ; 4.216 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 4.038 ; 4.130 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 4.657 ; 4.843 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 4.058 ; 4.155 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.714 ; 5.588 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 4.124 ; 4.210 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.794 ; 3.838 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 4.208 ; 4.317 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 4.265 ; 4.375 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 4.731 ; 4.908 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 4.739 ; 4.932 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 4.098 ; 4.179 ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 5.029 ; 5.212 ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 3.814 ; 3.861 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 4.902 ; 5.063 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 4.615 ; 4.757 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 4.374 ; 4.501 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 4.467 ; 4.578 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 4.095 ; 4.198 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.814 ; 3.861 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 4.707 ; 4.848 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 4.956 ; 5.128 ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 4.236 ; 4.340 ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 3.428 ; 3.410 ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 4.290 ; 4.391 ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 5.680 ; 5.456 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.673 ; 4.481 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.727 ; 4.505 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 6.973 ; 6.591 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 4.675 ; 4.481 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.673 ; 4.505 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.858 ; 4.642 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 6.952 ; 6.875 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 6.611 ; 6.200 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 4.487 ; 4.337 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.487 ; 4.337 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 5.674 ; 5.413 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.958 ; 4.824 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 5.668 ; 5.510 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 5.942 ; 5.758 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 6.349 ; 6.408 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 6.605 ; 6.606 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.698 ; 4.576 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.819 ; 4.667 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 5.165 ; 4.994 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 4.746 ; 4.587 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 5.468 ; 5.346 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.783 ; 4.644 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.698 ; 4.576 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.537 ; 5.402 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 4.372 ; 4.243 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 5.867 ; 5.687 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.372 ; 4.243 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 5.916 ; 6.009 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.277 ; 5.070 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 5.824 ; 5.545 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.852 ; 5.651 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.688 ; 4.542 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 4.642 ; 4.879 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 6.554 ; 6.203 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 6.745 ; 7.245 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.404 ; 5.706 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.492 ; 6.914 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 4.642 ; 4.879 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 6.006 ; 6.337 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 4.705 ; 4.924 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 5.863 ; 6.227 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 3.891 ; 3.943 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.671 ; 4.849 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.763 ; 4.957 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.253 ; 4.368 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.514 ; 4.675 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.834 ; 5.041 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.460 ; 5.725 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.695 ; 4.890 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.673 ; 5.903 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.776 ; 6.114 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.074 ; 6.018 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.369 ; 5.575 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.067 ; 5.236 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.097 ; 6.047 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.916 ; 5.096 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.732 ; 4.855 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.854 ; 5.716 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.891 ; 3.943 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.589 ; 4.755 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.938 ; 5.154 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 6.390 ; 6.340 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 4.027 ; 4.110 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.144 ; 4.236 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.992 ; 6.314 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.626 ; 5.867 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.165 ; 4.280 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.585 ; 4.751 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.785 ; 4.956 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.605 ; 5.850 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.201 ; 5.448 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.144 ; 4.236 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.419 ; 5.622 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.591 ; 4.702 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.417 ; 4.539 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.104 ; 5.328 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.287 ; 4.395 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.100 ; 5.311 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.882 ; 5.072 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.649 ; 5.966 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 4.410 ; 4.556 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.361 ; 4.484 ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 5.263 ; 5.456 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 4.848 ; 5.026 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.909 ; 6.395 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 5.053 ; 4.979 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.409 ; 5.335 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.272 ; 5.198 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.419 ; 5.345 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.420 ; 5.346 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.419 ; 5.345 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.419 ; 5.345 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.419 ; 5.345 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 6.924 ; 6.608 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.389 ; 5.315 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.299 ; 5.225 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.316 ; 5.242 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.241 ; 5.167 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 5.053 ; 4.979 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 5.332 ; 5.258 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 5.053 ; 4.979 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 6.982 ; 6.666 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 5.053 ; 4.979 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 5.409 ; 5.335 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.389 ; 5.315 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 5.395 ; 5.321 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 5.316 ; 5.242 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 5.461 ; 5.387 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 5.407 ; 5.333 ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.909 ; 3.835 ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 4.504 ; 4.430 ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.131 ; 5.057 ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.937 ; 4.863 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.934 ; 4.860 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.934 ; 4.860 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.780 ; 4.706 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.504 ; 4.430 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.504 ; 4.430 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.790 ; 4.716 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 4.001 ; 3.927 ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.599 ; 3.525 ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.751 ; 3.677 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.750 ; 4.657 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.272 ; 5.198 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.339 ; 5.265 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.241 ; 5.167 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.332 ; 5.258 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.502 ; 5.409 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.351 ; 5.277 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.502 ; 5.409 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.509 ; 5.416 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.341 ; 5.267 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.546 ; 6.246 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.516 ; 5.423 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.919 ; 4.826 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.131 ; 6.831 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.750 ; 4.657 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.948 ; 4.855 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.845 ; 6.529 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.407 ; 5.333 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.336 ; 5.262 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.336 ; 5.262 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.381 ; 6.081 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.920 ; 3.846 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.366 ; 4.273 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.677 ; 4.603 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.476 ; 4.402 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.458 ; 4.384 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.458 ; 4.384 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.688 ; 4.614 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.557 ; 4.483 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.557 ; 4.483 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.666 ; 4.592 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.366 ; 4.273 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.375 ; 4.282 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.385 ; 4.292 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.403 ; 4.310 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.426 ; 4.333 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.562 ; 4.488 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.688 ; 4.614 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.562 ; 4.488 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 5.351 ; 5.277 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 4.507 ; 4.433 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 5.502 ; 5.409 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.904 ; 3.830 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 4.877 ; 4.803 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.219 ; 5.145 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.087 ; 5.013 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.228 ; 5.154 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.229 ; 5.155 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.228 ; 5.154 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.228 ; 5.154 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.228 ; 5.154 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 6.734 ; 6.418 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.199 ; 5.125 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.113 ; 5.039 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.129 ; 5.055 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.057 ; 4.983 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.877 ; 4.803 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 5.145 ; 5.071 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.877 ; 4.803 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 6.790 ; 6.474 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.877 ; 4.803 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 5.219 ; 5.145 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.199 ; 5.125 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 5.205 ; 5.131 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 5.130 ; 5.056 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 5.269 ; 5.195 ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 5.217 ; 5.143 ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.780 ; 3.706 ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 4.350 ; 4.276 ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.951 ; 4.877 ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.765 ; 4.691 ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.762 ; 4.688 ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.762 ; 4.688 ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.614 ; 4.540 ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.350 ; 4.276 ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.350 ; 4.276 ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.624 ; 4.550 ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 3.867 ; 3.793 ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.481 ; 3.407 ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.627 ; 3.553 ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.595 ; 4.502 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.087 ; 5.013 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.152 ; 5.078 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.057 ; 4.983 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.145 ; 5.071 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.317 ; 5.224 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.162 ; 5.088 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.317 ; 5.224 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.324 ; 5.231 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.153 ; 5.079 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.378 ; 6.078 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.331 ; 5.238 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.758 ; 4.665 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.939 ; 6.639 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.595 ; 4.502 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.786 ; 4.693 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.658 ; 6.342 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.217 ; 5.143 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.148 ; 5.074 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.148 ; 5.074 ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.219 ; 5.919 ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.790 ; 3.716 ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.227 ; 4.134 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.516 ; 4.442 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.323 ; 4.249 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.305 ; 4.231 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.305 ; 4.231 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.526 ; 4.452 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.400 ; 4.326 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.400 ; 4.326 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.505 ; 4.431 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.227 ; 4.134 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.235 ; 4.142 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.245 ; 4.152 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.263 ; 4.170 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.285 ; 4.192 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.405 ; 4.331 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.526 ; 4.452 ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.405 ; 4.331 ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 5.162 ; 5.088 ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 4.353 ; 4.279 ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 5.317 ; 5.224 ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.774 ; 3.700 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 5.250     ; 5.324     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.662     ; 5.736     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.492     ; 5.566     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.675     ; 5.749     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.676     ; 5.750     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.675     ; 5.749     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.675     ; 5.749     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.675     ; 5.749     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 6.931     ; 7.247     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.637     ; 5.711     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.516     ; 5.590     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.551     ; 5.625     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.445     ; 5.519     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 5.250     ; 5.324     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 5.568     ; 5.642     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 5.250     ; 5.324     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 6.997     ; 7.313     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 5.250     ; 5.324     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 5.662     ; 5.736     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.637     ; 5.711     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 5.644     ; 5.718     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 5.551     ; 5.625     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 5.710     ; 5.784     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 5.660     ; 5.734     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.926     ; 4.000     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 4.587     ; 4.661     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.321     ; 5.395     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 5.080     ; 5.154     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 5.078     ; 5.152     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 5.078     ; 5.152     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.901     ; 4.975     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.587     ; 4.661     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.587     ; 4.661     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.913     ; 4.987     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 4.026     ; 4.100     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.565     ; 3.639     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.731     ; 3.805     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.855     ; 4.948     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.492     ; 5.566     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.576     ; 5.650     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.445     ; 5.519     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.568     ; 5.642     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.743     ; 5.836     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.588     ; 5.662     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.743     ; 5.836     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.754     ; 5.847     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.578     ; 5.652     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.526     ; 6.826     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.747     ; 5.840     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 5.047     ; 5.140     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.193     ; 7.493     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.855     ; 4.948     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.079     ; 5.172     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.838     ; 7.154     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.660     ; 5.734     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.572     ; 5.646     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.572     ; 5.646     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.305     ; 6.605     ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.918     ; 3.992     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.433     ; 4.526     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.806     ; 4.880     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.590     ; 4.664     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.567     ; 4.641     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.567     ; 4.641     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.823     ; 4.897     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.674     ; 4.748     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.674     ; 4.748     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.813     ; 4.887     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.433     ; 4.526     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.443     ; 4.536     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.447     ; 4.540     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.472     ; 4.565     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.514     ; 4.607     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.678     ; 4.752     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.823     ; 4.897     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.678     ; 4.752     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 5.588     ; 5.662     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 4.580     ; 4.654     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 5.743     ; 5.836     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.910     ; 3.984     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; FL_ADDR[*]     ; CLOCK_50   ; 5.062     ; 5.136     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.459     ; 5.533     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.296     ; 5.370     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.471     ; 5.545     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.472     ; 5.546     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.471     ; 5.545     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.471     ; 5.545     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.471     ; 5.545     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[7]    ; CLOCK_50   ; 6.728     ; 7.044     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.434     ; 5.508     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.318     ; 5.392     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.352     ; 5.426     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.250     ; 5.324     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[12]   ; CLOCK_50   ; 5.062     ; 5.136     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[13]   ; CLOCK_50   ; 5.368     ; 5.442     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[14]   ; CLOCK_50   ; 5.062     ; 5.136     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[15]   ; CLOCK_50   ; 6.792     ; 7.108     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[16]   ; CLOCK_50   ; 5.062     ; 5.136     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[17]   ; CLOCK_50   ; 5.459     ; 5.533     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.434     ; 5.508     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[19]   ; CLOCK_50   ; 5.441     ; 5.515     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[20]   ; CLOCK_50   ; 5.352     ; 5.426     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[21]   ; CLOCK_50   ; 5.505     ; 5.579     ; Rise       ; CLOCK_50        ;
;  FL_ADDR[22]   ; CLOCK_50   ; 5.456     ; 5.530     ; Rise       ; CLOCK_50        ;
; FL_CE_N        ; CLOCK_50   ; 3.793     ; 3.867     ; Rise       ; CLOCK_50        ;
; FL_DQ[*]       ; CLOCK_50   ; 4.426     ; 4.500     ; Rise       ; CLOCK_50        ;
;  FL_DQ[0]      ; CLOCK_50   ; 5.130     ; 5.204     ; Rise       ; CLOCK_50        ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.899     ; 4.973     ; Rise       ; CLOCK_50        ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.898     ; 4.972     ; Rise       ; CLOCK_50        ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.898     ; 4.972     ; Rise       ; CLOCK_50        ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.727     ; 4.801     ; Rise       ; CLOCK_50        ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.426     ; 4.500     ; Rise       ; CLOCK_50        ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.426     ; 4.500     ; Rise       ; CLOCK_50        ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.738     ; 4.812     ; Rise       ; CLOCK_50        ;
; FL_OE_N        ; CLOCK_50   ; 3.888     ; 3.962     ; Rise       ; CLOCK_50        ;
; FL_RST_N       ; CLOCK_50   ; 3.446     ; 3.520     ; Rise       ; CLOCK_50        ;
; FL_WE_N        ; CLOCK_50   ; 3.606     ; 3.680     ; Rise       ; CLOCK_50        ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.693     ; 4.786     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.296     ; 5.370     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.376     ; 5.450     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.250     ; 5.324     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.368     ; 5.442     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.545     ; 5.638     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.387     ; 5.461     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.545     ; 5.638     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.556     ; 5.649     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.377     ; 5.451     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 6.346     ; 6.646     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.549     ; 5.642     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.877     ; 4.970     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.987     ; 7.287     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.693     ; 4.786     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.908     ; 5.001     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 6.639     ; 6.955     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.456     ; 5.530     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.372     ; 5.446     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 5.372     ; 5.446     ; Rise       ; CLOCK_50        ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 6.134     ; 6.434     ; Rise       ; CLOCK_50        ;
; SRAM_CE_N      ; CLOCK_50   ; 3.785     ; 3.859     ; Rise       ; CLOCK_50        ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.287     ; 4.380     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.636     ; 4.710     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.429     ; 4.503     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.407     ; 4.481     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.407     ; 4.481     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.652     ; 4.726     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.510     ; 4.584     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.510     ; 4.584     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.643     ; 4.717     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.287     ; 4.380     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.297     ; 4.390     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.300     ; 4.393     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.325     ; 4.418     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.365     ; 4.458     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.513     ; 4.587     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.652     ; 4.726     ; Rise       ; CLOCK_50        ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.513     ; 4.587     ; Rise       ; CLOCK_50        ;
; SRAM_LB_N      ; CLOCK_50   ; 5.387     ; 5.461     ; Rise       ; CLOCK_50        ;
; SRAM_OE_N      ; CLOCK_50   ; 4.420     ; 4.494     ; Rise       ; CLOCK_50        ;
; SRAM_UB_N      ; CLOCK_50   ; 5.545     ; 5.638     ; Rise       ; CLOCK_50        ;
; SRAM_WE_N      ; CLOCK_50   ; 3.776     ; 3.850     ; Rise       ; CLOCK_50        ;
+----------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.060 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.633  ; 0.097 ; 12.339   ; 0.487   ; 9.200               ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50            ; 2.633  ; 0.097 ; 12.339   ; 3.247   ; 9.200               ;
;  altera_reserved_tck ; 46.329 ; 0.181 ; 48.010   ; 0.487   ; 49.302              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; 2.179 ; 2.684 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 1.948 ; 2.459 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 1.881 ; 2.398 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 2.016 ; 2.548 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 2.179 ; 2.684 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 1.770 ; 2.231 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 1.526 ; 2.000 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 1.480 ; 1.952 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 1.858 ; 2.367 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; 3.946 ; 4.589 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 3.450 ; 4.050 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 3.946 ; 4.589 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; 3.530 ; 4.096 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; 3.186 ; 3.769 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.830 ; 3.410 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.830 ; 3.410 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.456 ; 3.013 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.648 ; 3.188 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.669 ; 3.245 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.666 ; 3.249 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.328 ; 2.868 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.354 ; 2.921 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.198 ; 2.707 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.947 ; 2.399 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.420 ; 2.927 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.967 ; 2.424 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.955 ; 2.413 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.469 ; 2.989 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.679 ; 3.218 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.249 ; 2.787 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.597 ; 3.135 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.452 ; 2.596 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.641 ; 8.750 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_DQ[*]            ; CLOCK_50            ; -0.485 ; -1.252 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; -0.717 ; -1.529 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; -0.678 ; -1.493 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; -0.769 ; -1.594 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; -0.828 ; -1.655 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; -0.621 ; -1.406 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; -0.513 ; -1.281 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; -0.485 ; -1.252 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; -0.673 ; -1.473 ; Rise       ; CLOCK_50            ;
; KEY[*]              ; CLOCK_50            ; -1.017 ; -1.893 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.020 ; -1.899 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -1.274 ; -2.198 ; Rise       ; CLOCK_50            ;
;  KEY[2]             ; CLOCK_50            ; -1.017 ; -1.893 ; Rise       ; CLOCK_50            ;
;  KEY[3]             ; CLOCK_50            ; -1.031 ; -1.913 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.735 ; -1.521 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -1.189 ; -2.077 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.974 ; -1.842 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -1.074 ; -1.931 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -1.085 ; -1.957 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -1.084 ; -1.959 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.923 ; -1.762 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.945 ; -1.798 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.837 ; -1.661 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.741 ; -1.521 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.950 ; -1.781 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.735 ; -1.527 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.739 ; -1.524 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.967 ; -1.809 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -1.099 ; -1.961 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.881 ; -1.712 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -1.063 ; -1.921 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.592  ; 0.467  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.565 ; -0.923 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 10.357 ; 10.022 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 7.682  ; 7.586  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 9.985  ; 10.016 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 7.612  ; 7.501  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 7.814  ; 7.673  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 7.595  ; 7.482  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 7.580  ; 7.463  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 7.089  ; 7.033  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 10.046 ; 9.620  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 7.904  ; 7.796  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 8.163  ; 8.044  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 8.931  ; 8.783  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 8.074  ; 8.042  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 7.973  ; 7.912  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 9.237  ; 9.248  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 7.997  ; 7.981  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 10.357 ; 10.022 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 8.146  ; 8.072  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 7.400  ; 7.323  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 8.362  ; 8.285  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 8.403  ; 8.298  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 9.451  ; 9.380  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 9.463  ; 9.460  ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 8.021  ; 7.934  ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 10.050 ; 9.857  ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 9.778  ; 9.628  ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 9.772  ; 9.585  ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 9.150  ; 9.005  ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 8.612  ; 8.547  ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 8.802  ; 8.662  ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 8.067  ; 8.021  ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 7.422  ; 7.366  ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 9.249  ; 9.113  ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 9.778  ; 9.628  ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 8.289  ; 8.237  ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 6.640  ; 6.536  ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 8.492  ; 8.365  ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 10.675 ; 10.884 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 12.930 ; 12.912 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 9.064  ; 8.978  ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 12.930 ; 12.912 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 8.995  ; 9.004  ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 8.851  ; 8.820  ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 9.185  ; 9.064  ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 12.450 ; 12.708 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 12.393 ; 12.350 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 11.905 ; 12.287 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 8.481  ; 8.471  ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 10.790 ; 10.786 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 9.456  ; 9.618  ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 10.784 ; 11.192 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 11.294 ; 11.717 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 11.384 ; 11.882 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 11.905 ; 12.287 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 10.555 ; 10.964 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 9.142  ; 9.189  ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 9.773  ; 9.888  ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 9.001  ; 8.992  ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 10.464 ; 10.883 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 9.132  ; 9.234  ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 8.931  ; 9.019  ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 10.555 ; 10.964 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 11.189 ; 11.580 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 11.189 ; 11.580 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 8.322  ; 8.349  ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 10.610 ; 10.980 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 10.019 ; 10.137 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 10.914 ; 10.962 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 11.104 ; 11.451 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 8.938  ; 8.988  ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 13.671 ; 13.688 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 12.465 ; 12.848 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 13.671 ; 13.688 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 10.924 ; 10.898 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 13.128 ; 13.021 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 9.286  ; 9.347  ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 12.111 ; 11.941 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 9.434  ; 9.447  ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 11.700 ; 11.672 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.951 ; 11.496 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 9.302  ; 9.201  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.492  ; 9.460  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.352  ; 8.338  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 8.846  ; 8.873  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.536  ; 9.603  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 10.836 ; 10.774 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.269  ; 9.351  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 11.424 ; 11.187 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 11.455 ; 11.496 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 11.217 ; 10.797 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 10.809 ; 10.587 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 10.173 ; 9.969  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.251 ; 10.845 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 9.781  ; 9.714  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 9.506  ; 9.312  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.698 ; 10.242 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.642  ; 7.553  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 9.066  ; 9.026  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.848  ; 9.763  ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 11.951 ; 11.447 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 7.839  ; 7.817  ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 11.960 ; 11.829 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 11.960 ; 11.829 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 11.247 ; 11.024 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.048  ; 8.082  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 8.944  ; 8.981  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 9.529  ; 9.408  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 11.162 ; 10.960 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 10.289 ; 10.259 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 8.066  ; 8.036  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 10.847 ; 10.618 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 9.135  ; 8.970  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.613  ; 8.607  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 10.113 ; 10.105 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.346  ; 8.361  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 10.181 ; 10.080 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 9.685  ; 9.632  ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 11.285 ; 11.253 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 8.595  ; 8.614  ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 8.576  ; 8.531  ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 10.490 ; 10.336 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 9.608  ; 9.492  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.323 ; 13.865 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; FL_ADDR[*]          ; CLOCK_50            ; 3.634 ; 3.663 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[0]         ; CLOCK_50            ; 3.924 ; 3.979 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[1]         ; CLOCK_50            ; 5.039 ; 5.276 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[2]         ; CLOCK_50            ; 3.881 ; 3.926 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[3]         ; CLOCK_50            ; 3.964 ; 4.013 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[4]         ; CLOCK_50            ; 3.870 ; 3.912 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[5]         ; CLOCK_50            ; 3.868 ; 3.908 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[6]         ; CLOCK_50            ; 3.634 ; 3.663 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[7]         ; CLOCK_50            ; 5.572 ; 5.393 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[8]         ; CLOCK_50            ; 4.003 ; 4.073 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[9]         ; CLOCK_50            ; 4.132 ; 4.218 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[10]        ; CLOCK_50            ; 4.502 ; 4.624 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[11]        ; CLOCK_50            ; 4.106 ; 4.216 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[12]        ; CLOCK_50            ; 4.038 ; 4.130 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[13]        ; CLOCK_50            ; 4.657 ; 4.843 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[14]        ; CLOCK_50            ; 4.058 ; 4.155 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[15]        ; CLOCK_50            ; 5.714 ; 5.588 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[16]        ; CLOCK_50            ; 4.124 ; 4.210 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[17]        ; CLOCK_50            ; 3.794 ; 3.838 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[18]        ; CLOCK_50            ; 4.208 ; 4.317 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[19]        ; CLOCK_50            ; 4.265 ; 4.375 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[20]        ; CLOCK_50            ; 4.731 ; 4.908 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[21]        ; CLOCK_50            ; 4.739 ; 4.932 ; Rise       ; CLOCK_50            ;
;  FL_ADDR[22]        ; CLOCK_50            ; 4.098 ; 4.179 ; Rise       ; CLOCK_50            ;
; FL_CE_N             ; CLOCK_50            ; 5.029 ; 5.212 ; Rise       ; CLOCK_50            ;
; FL_DQ[*]            ; CLOCK_50            ; 3.814 ; 3.861 ; Rise       ; CLOCK_50            ;
;  FL_DQ[0]           ; CLOCK_50            ; 4.902 ; 5.063 ; Rise       ; CLOCK_50            ;
;  FL_DQ[1]           ; CLOCK_50            ; 4.615 ; 4.757 ; Rise       ; CLOCK_50            ;
;  FL_DQ[2]           ; CLOCK_50            ; 4.374 ; 4.501 ; Rise       ; CLOCK_50            ;
;  FL_DQ[3]           ; CLOCK_50            ; 4.467 ; 4.578 ; Rise       ; CLOCK_50            ;
;  FL_DQ[4]           ; CLOCK_50            ; 4.095 ; 4.198 ; Rise       ; CLOCK_50            ;
;  FL_DQ[5]           ; CLOCK_50            ; 3.814 ; 3.861 ; Rise       ; CLOCK_50            ;
;  FL_DQ[6]           ; CLOCK_50            ; 4.707 ; 4.848 ; Rise       ; CLOCK_50            ;
;  FL_DQ[7]           ; CLOCK_50            ; 4.956 ; 5.128 ; Rise       ; CLOCK_50            ;
; FL_OE_N             ; CLOCK_50            ; 4.236 ; 4.340 ; Rise       ; CLOCK_50            ;
; FL_RST_N            ; CLOCK_50            ; 3.428 ; 3.410 ; Rise       ; CLOCK_50            ;
; FL_WE_N             ; CLOCK_50            ; 4.290 ; 4.391 ; Rise       ; CLOCK_50            ;
; FOUTA               ; CLOCK_50            ; 5.680 ; 5.456 ; Rise       ; CLOCK_50            ;
; HEX0[*]             ; CLOCK_50            ; 4.673 ; 4.481 ; Rise       ; CLOCK_50            ;
;  HEX0[0]            ; CLOCK_50            ; 4.727 ; 4.505 ; Rise       ; CLOCK_50            ;
;  HEX0[1]            ; CLOCK_50            ; 6.973 ; 6.591 ; Rise       ; CLOCK_50            ;
;  HEX0[2]            ; CLOCK_50            ; 4.675 ; 4.481 ; Rise       ; CLOCK_50            ;
;  HEX0[3]            ; CLOCK_50            ; 4.673 ; 4.505 ; Rise       ; CLOCK_50            ;
;  HEX0[4]            ; CLOCK_50            ; 4.858 ; 4.642 ; Rise       ; CLOCK_50            ;
;  HEX0[5]            ; CLOCK_50            ; 6.952 ; 6.875 ; Rise       ; CLOCK_50            ;
;  HEX0[6]            ; CLOCK_50            ; 6.611 ; 6.200 ; Rise       ; CLOCK_50            ;
; HEX1[*]             ; CLOCK_50            ; 4.487 ; 4.337 ; Rise       ; CLOCK_50            ;
;  HEX1[0]            ; CLOCK_50            ; 4.487 ; 4.337 ; Rise       ; CLOCK_50            ;
;  HEX1[1]            ; CLOCK_50            ; 5.674 ; 5.413 ; Rise       ; CLOCK_50            ;
;  HEX1[2]            ; CLOCK_50            ; 4.958 ; 4.824 ; Rise       ; CLOCK_50            ;
;  HEX1[3]            ; CLOCK_50            ; 5.668 ; 5.510 ; Rise       ; CLOCK_50            ;
;  HEX1[4]            ; CLOCK_50            ; 5.942 ; 5.758 ; Rise       ; CLOCK_50            ;
;  HEX1[5]            ; CLOCK_50            ; 6.349 ; 6.408 ; Rise       ; CLOCK_50            ;
;  HEX1[6]            ; CLOCK_50            ; 6.605 ; 6.606 ; Rise       ; CLOCK_50            ;
; HEX2[*]             ; CLOCK_50            ; 4.698 ; 4.576 ; Rise       ; CLOCK_50            ;
;  HEX2[0]            ; CLOCK_50            ; 4.819 ; 4.667 ; Rise       ; CLOCK_50            ;
;  HEX2[1]            ; CLOCK_50            ; 5.165 ; 4.994 ; Rise       ; CLOCK_50            ;
;  HEX2[2]            ; CLOCK_50            ; 4.746 ; 4.587 ; Rise       ; CLOCK_50            ;
;  HEX2[3]            ; CLOCK_50            ; 5.468 ; 5.346 ; Rise       ; CLOCK_50            ;
;  HEX2[4]            ; CLOCK_50            ; 4.783 ; 4.644 ; Rise       ; CLOCK_50            ;
;  HEX2[5]            ; CLOCK_50            ; 4.698 ; 4.576 ; Rise       ; CLOCK_50            ;
;  HEX2[6]            ; CLOCK_50            ; 5.537 ; 5.402 ; Rise       ; CLOCK_50            ;
; HEX3[*]             ; CLOCK_50            ; 4.372 ; 4.243 ; Rise       ; CLOCK_50            ;
;  HEX3[0]            ; CLOCK_50            ; 5.867 ; 5.687 ; Rise       ; CLOCK_50            ;
;  HEX3[1]            ; CLOCK_50            ; 4.372 ; 4.243 ; Rise       ; CLOCK_50            ;
;  HEX3[2]            ; CLOCK_50            ; 5.916 ; 6.009 ; Rise       ; CLOCK_50            ;
;  HEX3[3]            ; CLOCK_50            ; 5.277 ; 5.070 ; Rise       ; CLOCK_50            ;
;  HEX3[4]            ; CLOCK_50            ; 5.824 ; 5.545 ; Rise       ; CLOCK_50            ;
;  HEX3[5]            ; CLOCK_50            ; 5.852 ; 5.651 ; Rise       ; CLOCK_50            ;
;  HEX3[6]            ; CLOCK_50            ; 4.688 ; 4.542 ; Rise       ; CLOCK_50            ;
; LEDG[*]             ; CLOCK_50            ; 4.642 ; 4.879 ; Rise       ; CLOCK_50            ;
;  LEDG[0]            ; CLOCK_50            ; 6.554 ; 6.203 ; Rise       ; CLOCK_50            ;
;  LEDG[1]            ; CLOCK_50            ; 6.745 ; 7.245 ; Rise       ; CLOCK_50            ;
;  LEDG[2]            ; CLOCK_50            ; 5.404 ; 5.706 ; Rise       ; CLOCK_50            ;
;  LEDG[3]            ; CLOCK_50            ; 6.492 ; 6.914 ; Rise       ; CLOCK_50            ;
;  LEDG[4]            ; CLOCK_50            ; 4.642 ; 4.879 ; Rise       ; CLOCK_50            ;
;  LEDG[5]            ; CLOCK_50            ; 6.006 ; 6.337 ; Rise       ; CLOCK_50            ;
;  LEDG[6]            ; CLOCK_50            ; 4.705 ; 4.924 ; Rise       ; CLOCK_50            ;
;  LEDG[7]            ; CLOCK_50            ; 5.863 ; 6.227 ; Rise       ; CLOCK_50            ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 3.891 ; 3.943 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.671 ; 4.849 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.763 ; 4.957 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.253 ; 4.368 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 4.514 ; 4.675 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.834 ; 5.041 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.460 ; 5.725 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.695 ; 4.890 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.673 ; 5.903 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.776 ; 6.114 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.074 ; 6.018 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 5.369 ; 5.575 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.067 ; 5.236 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.097 ; 6.047 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.916 ; 5.096 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.732 ; 4.855 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.854 ; 5.716 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.891 ; 3.943 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.589 ; 4.755 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.938 ; 5.154 ; Rise       ; CLOCK_50            ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 6.390 ; 6.340 ; Rise       ; CLOCK_50            ;
; SRAM_CE_N           ; CLOCK_50            ; 4.027 ; 4.110 ; Rise       ; CLOCK_50            ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.144 ; 4.236 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.992 ; 6.314 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.626 ; 5.867 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.165 ; 4.280 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.585 ; 4.751 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.785 ; 4.956 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.605 ; 5.850 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.201 ; 5.448 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.144 ; 4.236 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.419 ; 5.622 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.591 ; 4.702 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.417 ; 4.539 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.104 ; 5.328 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.287 ; 4.395 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.100 ; 5.311 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.882 ; 5.072 ; Rise       ; CLOCK_50            ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.649 ; 5.966 ; Rise       ; CLOCK_50            ;
; SRAM_LB_N           ; CLOCK_50            ; 4.410 ; 4.556 ; Rise       ; CLOCK_50            ;
; SRAM_OE_N           ; CLOCK_50            ; 4.361 ; 4.484 ; Rise       ; CLOCK_50            ;
; SRAM_UB_N           ; CLOCK_50            ; 5.263 ; 5.456 ; Rise       ; CLOCK_50            ;
; SRAM_WE_N           ; CLOCK_50            ; 4.848 ; 5.026 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.909 ; 6.395 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FOUTA               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FOUTA               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FOUTA               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FOUTA               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1728       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 24373761   ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1728       ; 0          ; 32       ; 2        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 24373761   ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 2975     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 2975     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 114   ; 114  ;
; Unconstrained Output Port Paths ; 190   ; 190  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Tue Dec 15 14:11:46 2015
Info: Command: quartus_sta Lab1 -c Lab1
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'niosII/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'niosII/synthesis/submodules/niosII_cpu.sdc'
Info (332104): Reading SDC File: 'Lab1.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.633               0.000 CLOCK_50 
    Info (332119):    46.329               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.274               0.000 CLOCK_50 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.339               0.000 CLOCK_50 
    Info (332119):    48.010               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.001               0.000 altera_reserved_tck 
    Info (332119):     6.408               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.422               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.561               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.078 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.212               0.000 CLOCK_50 
    Info (332119):    46.739               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.919               0.000 CLOCK_50 
    Info (332119):    48.295               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.906               0.000 altera_reserved_tck 
    Info (332119):     5.721               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.445               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.491               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.270 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.561               0.000 CLOCK_50 
    Info (332119):    48.500               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.097               0.000 CLOCK_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.897               0.000 CLOCK_50 
    Info (332119):    49.328               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.487               0.000 altera_reserved_tck 
    Info (332119):     3.247               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.200               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    49.302               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.060 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 844 megabytes
    Info: Processing ended: Tue Dec 15 14:11:57 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:12


