INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/acq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/evn_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_stream_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_stream_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_stream_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_stream_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/la_trg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la_trg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/rle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/str_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module str_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/imports/fpga/rtl/la.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
