<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>31309</Average-caseLatency>
            <Worst-caseLatency>53807</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.538 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>53808</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>366</BRAM_18K>
            <DSP>368</DSP>
            <FF>43312</FF>
            <LUT>83402</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bf16_to_float_fu_515</InstName>
                    <ModuleName>bf16_to_float</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>515</ID>
                    <BindInstances>add_ln49_fu_1177_p2 add_ln51_fu_1191_p2 add_ln49_1_fu_1367_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_649</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>649</ID>
                    <BindInstances>add_ln1134_fu_1086_p2 add_ln1134_1_fu_1095_p2 add_ln1135_fu_1196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_safe_softmax3_64_768_s_fu_784</InstName>
                    <ModuleName>float_safe_softmax3_64_768_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>784</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_64_768_Pipeline_step_loop_fu_1046</InstName>
                            <ModuleName>float_safe_softmax3_64_768_Pipeline_step_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1046</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>tmp_fmaxf_fu_1828</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1828</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_1_fmaxf_fu_1835</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1835</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_2_fmaxf_fu_1842</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1842</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_3_fmaxf_fu_1849</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1849</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_4_fmaxf_fu_1856</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1856</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_5_fmaxf_fu_1863</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1863</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_6_fmaxf_fu_1870</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1870</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_7_fmaxf_fu_1877</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1877</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_8_fmaxf_fu_1884</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1884</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_9_fmaxf_fu_1891</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1891</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_fmaxf_fu_1898</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1898</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_10_fmaxf_fu_1905</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1905</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_11_fmaxf_fu_1912</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1912</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_12_fmaxf_fu_1919</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1919</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_13_fmaxf_fu_1926</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1926</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_14_fmaxf_fu_1933</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1933</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_15_fmaxf_fu_1940</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1940</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_16_fmaxf_fu_1947</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1947</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_17_fmaxf_fu_1954</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1954</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_18_fmaxf_fu_1961</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1961</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_19_fmaxf_fu_1968</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1968</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_20_fmaxf_fu_1975</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1975</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_21_fmaxf_fu_1982</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1982</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_22_fmaxf_fu_1989</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1989</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_23_fmaxf_fu_1996</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1996</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_24_fmaxf_fu_2003</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2003</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_25_fmaxf_fu_2010</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2010</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_26_fmaxf_fu_2017</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2017</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_27_fmaxf_fu_2024</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2024</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_28_fmaxf_fu_2031</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2031</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_29_fmaxf_fu_2038</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2038</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_30_fmaxf_fu_2045</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2045</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_31_fmaxf_fu_2052</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2052</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_32_fmaxf_fu_2059</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2059</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_33_fmaxf_fu_2066</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2066</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_34_fmaxf_fu_2073</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2073</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_35_fmaxf_fu_2080</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2080</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_36_fmaxf_fu_2087</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2087</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_37_fmaxf_fu_2094</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2094</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_38_fmaxf_fu_2101</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2101</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_39_fmaxf_fu_2108</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2108</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_40_fmaxf_fu_2115</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2115</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_41_fmaxf_fu_2122</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2122</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_42_fmaxf_fu_2129</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2129</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_43_fmaxf_fu_2136</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2136</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_44_fmaxf_fu_2143</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2143</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_45_fmaxf_fu_2150</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2150</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_46_fmaxf_fu_2157</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2157</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_47_fmaxf_fu_2164</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2164</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_48_fmaxf_fu_2171</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2171</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_49_fmaxf_fu_2178</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2178</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_50_fmaxf_fu_2185</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2185</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_51_fmaxf_fu_2192</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2192</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_52_fmaxf_fu_2199</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2199</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_53_fmaxf_fu_2206</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2206</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_54_fmaxf_fu_2213</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2213</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_55_fmaxf_fu_2220</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2220</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_56_fmaxf_fu_2227</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2227</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_57_fmaxf_fu_2234</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2234</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_58_fmaxf_fu_2241</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2241</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_59_fmaxf_fu_2248</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2248</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_60_fmaxf_fu_2255</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2255</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_61_fmaxf_fu_2262</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2262</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_62_fmaxf_fu_2269</InstName>
                                    <ModuleName>fmaxf</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2269</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln905_fu_2610_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1_fu_1242</InstName>
                            <ModuleName>float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1242</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3304</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3304</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3310</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3310</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3316</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3316</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3322</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3322</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3328</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3328</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3334</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3334</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3340</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3340</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3346</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3346</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3352</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3352</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3358</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3358</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3364</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3364</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3370</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3370</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3376</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3376</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3382</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3382</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3388</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3388</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_f32_add_fu_3394</InstName>
                                    <ModuleName>f32_add</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3394</ID>
                                    <BindInstances>fadd_32ns_32ns_32_4_full_dsp_0_U264</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln935_fu_3942_p2 fsub_32ns_32ns_32_4_full_dsp_1_U268 fexp_32ns_32ns_32_8_full_dsp_1_U284 fsub_32ns_32ns_32_4_full_dsp_1_U269 fexp_32ns_32ns_32_8_full_dsp_1_U285 fsub_32ns_32ns_32_4_full_dsp_1_U270 fexp_32ns_32ns_32_8_full_dsp_1_U286 fsub_32ns_32ns_32_4_full_dsp_1_U271 fexp_32ns_32ns_32_8_full_dsp_1_U287 fsub_32ns_32ns_32_4_full_dsp_1_U272 fexp_32ns_32ns_32_8_full_dsp_1_U288 fsub_32ns_32ns_32_4_full_dsp_1_U273 fexp_32ns_32ns_32_8_full_dsp_1_U289 fsub_32ns_32ns_32_4_full_dsp_1_U274 fexp_32ns_32ns_32_8_full_dsp_1_U290 fsub_32ns_32ns_32_4_full_dsp_1_U275 fexp_32ns_32ns_32_8_full_dsp_1_U291 fsub_32ns_32ns_32_4_full_dsp_1_U276 fexp_32ns_32ns_32_8_full_dsp_1_U292 fsub_32ns_32ns_32_4_full_dsp_1_U277 fexp_32ns_32ns_32_8_full_dsp_1_U293 fsub_32ns_32ns_32_4_full_dsp_1_U278 fexp_32ns_32ns_32_8_full_dsp_1_U294 fsub_32ns_32ns_32_4_full_dsp_1_U279 fexp_32ns_32ns_32_8_full_dsp_1_U295 fsub_32ns_32ns_32_4_full_dsp_1_U280 fexp_32ns_32ns_32_8_full_dsp_1_U296 fsub_32ns_32ns_32_4_full_dsp_1_U281 fexp_32ns_32ns_32_8_full_dsp_1_U297 fsub_32ns_32ns_32_4_full_dsp_1_U282 fexp_32ns_32ns_32_8_full_dsp_1_U298 fsub_32ns_32ns_32_4_full_dsp_1_U283 fexp_32ns_32ns_32_8_full_dsp_1_U299 fsub_32ns_32ns_32_4_full_dsp_1_U268 fexp_32ns_32ns_32_8_full_dsp_1_U284 fsub_32ns_32ns_32_4_full_dsp_1_U269 fexp_32ns_32ns_32_8_full_dsp_1_U285 fsub_32ns_32ns_32_4_full_dsp_1_U270 fexp_32ns_32ns_32_8_full_dsp_1_U286 fsub_32ns_32ns_32_4_full_dsp_1_U271 fexp_32ns_32ns_32_8_full_dsp_1_U287 fsub_32ns_32ns_32_4_full_dsp_1_U272 fexp_32ns_32ns_32_8_full_dsp_1_U288 fsub_32ns_32ns_32_4_full_dsp_1_U273 fexp_32ns_32ns_32_8_full_dsp_1_U289 fsub_32ns_32ns_32_4_full_dsp_1_U274 fexp_32ns_32ns_32_8_full_dsp_1_U290 fsub_32ns_32ns_32_4_full_dsp_1_U275 fexp_32ns_32ns_32_8_full_dsp_1_U291 fsub_32ns_32ns_32_4_full_dsp_1_U276 fexp_32ns_32ns_32_8_full_dsp_1_U292 fsub_32ns_32ns_32_4_full_dsp_1_U277 fexp_32ns_32ns_32_8_full_dsp_1_U293 fsub_32ns_32ns_32_4_full_dsp_1_U278 fexp_32ns_32ns_32_8_full_dsp_1_U294 fsub_32ns_32ns_32_4_full_dsp_1_U279 fexp_32ns_32ns_32_8_full_dsp_1_U295 fsub_32ns_32ns_32_4_full_dsp_1_U280 fexp_32ns_32ns_32_8_full_dsp_1_U296 fsub_32ns_32ns_32_4_full_dsp_1_U281 fexp_32ns_32ns_32_8_full_dsp_1_U297 fsub_32ns_32ns_32_4_full_dsp_1_U282 fexp_32ns_32ns_32_8_full_dsp_1_U298 fsub_32ns_32ns_32_4_full_dsp_1_U283 fexp_32ns_32ns_32_8_full_dsp_1_U299 fsub_32ns_32ns_32_4_full_dsp_1_U268 fexp_32ns_32ns_32_8_full_dsp_1_U284 fsub_32ns_32ns_32_4_full_dsp_1_U269 fexp_32ns_32ns_32_8_full_dsp_1_U285 fsub_32ns_32ns_32_4_full_dsp_1_U270 fexp_32ns_32ns_32_8_full_dsp_1_U286 fsub_32ns_32ns_32_4_full_dsp_1_U271 fexp_32ns_32ns_32_8_full_dsp_1_U287 fsub_32ns_32ns_32_4_full_dsp_1_U272 fexp_32ns_32ns_32_8_full_dsp_1_U288 fsub_32ns_32ns_32_4_full_dsp_1_U273 fexp_32ns_32ns_32_8_full_dsp_1_U289 fsub_32ns_32ns_32_4_full_dsp_1_U274 fexp_32ns_32ns_32_8_full_dsp_1_U290 fsub_32ns_32ns_32_4_full_dsp_1_U275 fexp_32ns_32ns_32_8_full_dsp_1_U291 fsub_32ns_32ns_32_4_full_dsp_1_U276 fexp_32ns_32ns_32_8_full_dsp_1_U292 fsub_32ns_32ns_32_4_full_dsp_1_U277 fexp_32ns_32ns_32_8_full_dsp_1_U293 fsub_32ns_32ns_32_4_full_dsp_1_U278 fexp_32ns_32ns_32_8_full_dsp_1_U294 fsub_32ns_32ns_32_4_full_dsp_1_U279 fexp_32ns_32ns_32_8_full_dsp_1_U295 fsub_32ns_32ns_32_4_full_dsp_1_U280 fexp_32ns_32ns_32_8_full_dsp_1_U296 fsub_32ns_32ns_32_4_full_dsp_1_U281 fexp_32ns_32ns_32_8_full_dsp_1_U297 fsub_32ns_32ns_32_4_full_dsp_1_U282 fexp_32ns_32ns_32_8_full_dsp_1_U298 fsub_32ns_32ns_32_4_full_dsp_1_U283 fexp_32ns_32ns_32_8_full_dsp_1_U299 fsub_32ns_32ns_32_4_full_dsp_1_U268 fexp_32ns_32ns_32_8_full_dsp_1_U284 fsub_32ns_32ns_32_4_full_dsp_1_U269 fexp_32ns_32ns_32_8_full_dsp_1_U285 fsub_32ns_32ns_32_4_full_dsp_1_U270 fexp_32ns_32ns_32_8_full_dsp_1_U286 fsub_32ns_32ns_32_4_full_dsp_1_U271 fexp_32ns_32ns_32_8_full_dsp_1_U287 fsub_32ns_32ns_32_4_full_dsp_1_U272 fexp_32ns_32ns_32_8_full_dsp_1_U288 fsub_32ns_32ns_32_4_full_dsp_1_U273 fexp_32ns_32ns_32_8_full_dsp_1_U289 fsub_32ns_32ns_32_4_full_dsp_1_U274 fexp_32ns_32ns_32_8_full_dsp_1_U290 fsub_32ns_32ns_32_4_full_dsp_1_U275 fexp_32ns_32ns_32_8_full_dsp_1_U291 fsub_32ns_32ns_32_4_full_dsp_1_U276 fexp_32ns_32ns_32_8_full_dsp_1_U292 fsub_32ns_32ns_32_4_full_dsp_1_U277 fexp_32ns_32ns_32_8_full_dsp_1_U293 fsub_32ns_32ns_32_4_full_dsp_1_U278 fexp_32ns_32ns_32_8_full_dsp_1_U294 fsub_32ns_32ns_32_4_full_dsp_1_U279 fexp_32ns_32ns_32_8_full_dsp_1_U295 fsub_32ns_32ns_32_4_full_dsp_1_U280 fexp_32ns_32ns_32_8_full_dsp_1_U296 fsub_32ns_32ns_32_4_full_dsp_1_U281 fexp_32ns_32ns_32_8_full_dsp_1_U297 fsub_32ns_32ns_32_4_full_dsp_1_U282 fexp_32ns_32ns_32_8_full_dsp_1_U298 fsub_32ns_32ns_32_4_full_dsp_1_U283 fexp_32ns_32ns_32_8_full_dsp_1_U299</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_float_safe_softmax3_64_768_Pipeline_step_loop1_fu_1566</InstName>
                            <ModuleName>float_safe_softmax3_64_768_Pipeline_step_loop1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1566</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>tmp_s_round_float32_to_bf16_ieee_fu_2466</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2466</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_1_round_float32_to_bf16_ieee_fu_2472</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2472</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_2_round_float32_to_bf16_ieee_fu_2478</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2478</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_3_round_float32_to_bf16_ieee_fu_2484</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2484</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_4_round_float32_to_bf16_ieee_fu_2490</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2490</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_5_round_float32_to_bf16_ieee_fu_2496</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2496</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_6_round_float32_to_bf16_ieee_fu_2502</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2502</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_7_round_float32_to_bf16_ieee_fu_2508</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2508</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_8_round_float32_to_bf16_ieee_fu_2514</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2514</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_9_round_float32_to_bf16_ieee_fu_2520</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2520</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_10_round_float32_to_bf16_ieee_fu_2526</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2526</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_11_round_float32_to_bf16_ieee_fu_2532</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2532</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_12_round_float32_to_bf16_ieee_fu_2538</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2538</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_13_round_float32_to_bf16_ieee_fu_2544</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2544</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_14_round_float32_to_bf16_ieee_fu_2550</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2550</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_15_round_float32_to_bf16_ieee_fu_2556</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2556</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_16_round_float32_to_bf16_ieee_fu_2562</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2562</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_17_round_float32_to_bf16_ieee_fu_2568</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2568</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_18_round_float32_to_bf16_ieee_fu_2574</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2574</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_19_round_float32_to_bf16_ieee_fu_2580</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2580</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_20_round_float32_to_bf16_ieee_fu_2586</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2586</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_21_round_float32_to_bf16_ieee_fu_2592</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2592</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_22_round_float32_to_bf16_ieee_fu_2598</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2598</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_23_round_float32_to_bf16_ieee_fu_2604</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2604</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_24_round_float32_to_bf16_ieee_fu_2610</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2610</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_25_round_float32_to_bf16_ieee_fu_2616</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2616</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_26_round_float32_to_bf16_ieee_fu_2622</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2622</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_27_round_float32_to_bf16_ieee_fu_2628</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2628</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_28_round_float32_to_bf16_ieee_fu_2634</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2634</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_29_round_float32_to_bf16_ieee_fu_2640</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2640</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_30_round_float32_to_bf16_ieee_fu_2646</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2646</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_31_round_float32_to_bf16_ieee_fu_2652</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2652</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_32_round_float32_to_bf16_ieee_fu_2658</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2658</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_33_round_float32_to_bf16_ieee_fu_2664</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2664</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_34_round_float32_to_bf16_ieee_fu_2670</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2670</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_35_round_float32_to_bf16_ieee_fu_2676</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2676</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_36_round_float32_to_bf16_ieee_fu_2682</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2682</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_37_round_float32_to_bf16_ieee_fu_2688</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2688</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_38_round_float32_to_bf16_ieee_fu_2694</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2694</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_39_round_float32_to_bf16_ieee_fu_2700</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2700</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_40_round_float32_to_bf16_ieee_fu_2706</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2706</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_41_round_float32_to_bf16_ieee_fu_2712</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2712</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_42_round_float32_to_bf16_ieee_fu_2718</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2718</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_43_round_float32_to_bf16_ieee_fu_2724</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2724</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_44_round_float32_to_bf16_ieee_fu_2730</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2730</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_45_round_float32_to_bf16_ieee_fu_2736</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2736</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_46_round_float32_to_bf16_ieee_fu_2742</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2742</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_47_round_float32_to_bf16_ieee_fu_2748</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2748</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_48_round_float32_to_bf16_ieee_fu_2754</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2754</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_49_round_float32_to_bf16_ieee_fu_2760</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2760</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_50_round_float32_to_bf16_ieee_fu_2766</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2766</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_51_round_float32_to_bf16_ieee_fu_2772</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2772</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_52_round_float32_to_bf16_ieee_fu_2778</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2778</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_53_round_float32_to_bf16_ieee_fu_2784</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2784</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_54_round_float32_to_bf16_ieee_fu_2790</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2790</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_55_round_float32_to_bf16_ieee_fu_2796</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2796</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_56_round_float32_to_bf16_ieee_fu_2802</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2802</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_57_round_float32_to_bf16_ieee_fu_2808</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2808</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_58_round_float32_to_bf16_ieee_fu_2814</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2814</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_59_round_float32_to_bf16_ieee_fu_2820</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2820</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_60_round_float32_to_bf16_ieee_fu_2826</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2826</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_61_round_float32_to_bf16_ieee_fu_2832</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2832</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_62_round_float32_to_bf16_ieee_fu_2838</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2838</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_63_round_float32_to_bf16_ieee_fu_2844</InstName>
                                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2844</ID>
                                    <BindInstances>rounded_fu_202_p2 add_ln101_fu_226_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln958_fu_3120_p2 fmul_32ns_32ns_32_3_max_dsp_1_U559 fmul_32ns_32ns_32_3_max_dsp_1_U560 fmul_32ns_32ns_32_3_max_dsp_1_U561 fmul_32ns_32ns_32_3_max_dsp_1_U562 fmul_32ns_32ns_32_3_max_dsp_1_U563 fmul_32ns_32ns_32_3_max_dsp_1_U564 fmul_32ns_32ns_32_3_max_dsp_1_U565 fmul_32ns_32ns_32_3_max_dsp_1_U566 fmul_32ns_32ns_32_3_max_dsp_1_U567 fmul_32ns_32ns_32_3_max_dsp_1_U568 fmul_32ns_32ns_32_3_max_dsp_1_U569 fmul_32ns_32ns_32_3_max_dsp_1_U570 fmul_32ns_32ns_32_3_max_dsp_1_U571 fmul_32ns_32ns_32_3_max_dsp_1_U572 fmul_32ns_32ns_32_3_max_dsp_1_U573 fmul_32ns_32ns_32_3_max_dsp_1_U574 fmul_32ns_32ns_32_3_max_dsp_1_U575 fmul_32ns_32ns_32_3_max_dsp_1_U576 fmul_32ns_32ns_32_3_max_dsp_1_U577 fmul_32ns_32ns_32_3_max_dsp_1_U578 fmul_32ns_32ns_32_3_max_dsp_1_U579 fmul_32ns_32ns_32_3_max_dsp_1_U580 fmul_32ns_32ns_32_3_max_dsp_1_U581 fmul_32ns_32ns_32_3_max_dsp_1_U582 fmul_32ns_32ns_32_3_max_dsp_1_U583 fmul_32ns_32ns_32_3_max_dsp_1_U584 fmul_32ns_32ns_32_3_max_dsp_1_U585 fmul_32ns_32ns_32_3_max_dsp_1_U586 fmul_32ns_32ns_32_3_max_dsp_1_U587 fmul_32ns_32ns_32_3_max_dsp_1_U588 fmul_32ns_32ns_32_3_max_dsp_1_U589 fmul_32ns_32ns_32_3_max_dsp_1_U590 fmul_32ns_32ns_32_3_max_dsp_1_U591 fmul_32ns_32ns_32_3_max_dsp_1_U592 fmul_32ns_32ns_32_3_max_dsp_1_U593 fmul_32ns_32ns_32_3_max_dsp_1_U594 fmul_32ns_32ns_32_3_max_dsp_1_U595 fmul_32ns_32ns_32_3_max_dsp_1_U596 fmul_32ns_32ns_32_3_max_dsp_1_U597 fmul_32ns_32ns_32_3_max_dsp_1_U598 fmul_32ns_32ns_32_3_max_dsp_1_U599 fmul_32ns_32ns_32_3_max_dsp_1_U600 fmul_32ns_32ns_32_3_max_dsp_1_U601 fmul_32ns_32ns_32_3_max_dsp_1_U602 fmul_32ns_32ns_32_3_max_dsp_1_U603 fmul_32ns_32ns_32_3_max_dsp_1_U604 fmul_32ns_32ns_32_3_max_dsp_1_U605 fmul_32ns_32ns_32_3_max_dsp_1_U606 fmul_32ns_32ns_32_3_max_dsp_1_U607 fmul_32ns_32ns_32_3_max_dsp_1_U608 fmul_32ns_32ns_32_3_max_dsp_1_U609 fmul_32ns_32ns_32_3_max_dsp_1_U610 fmul_32ns_32ns_32_3_max_dsp_1_U611 fmul_32ns_32ns_32_3_max_dsp_1_U612 fmul_32ns_32ns_32_3_max_dsp_1_U613 fmul_32ns_32ns_32_3_max_dsp_1_U614 fmul_32ns_32ns_32_3_max_dsp_1_U615 fmul_32ns_32ns_32_3_max_dsp_1_U616 fmul_32ns_32ns_32_3_max_dsp_1_U617 fmul_32ns_32ns_32_3_max_dsp_1_U618 fmul_32ns_32ns_32_3_max_dsp_1_U619 fmul_32ns_32ns_32_3_max_dsp_1_U620 fmul_32ns_32ns_32_3_max_dsp_1_U621 fmul_32ns_32ns_32_3_max_dsp_1_U622</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>exp_buf_U exp_buf_1_U exp_buf_2_U exp_buf_3_U exp_buf_4_U exp_buf_5_U exp_buf_6_U exp_buf_7_U exp_buf_8_U exp_buf_9_U exp_buf_10_U exp_buf_11_U exp_buf_12_U exp_buf_13_U exp_buf_14_U exp_buf_15_U exp_buf_16_U exp_buf_17_U exp_buf_18_U exp_buf_19_U exp_buf_20_U exp_buf_21_U exp_buf_22_U exp_buf_23_U exp_buf_24_U exp_buf_25_U exp_buf_26_U exp_buf_27_U exp_buf_28_U exp_buf_29_U exp_buf_30_U exp_buf_31_U exp_buf_32_U exp_buf_33_U exp_buf_34_U exp_buf_35_U exp_buf_36_U exp_buf_37_U exp_buf_38_U exp_buf_39_U exp_buf_40_U exp_buf_41_U exp_buf_42_U exp_buf_43_U exp_buf_44_U exp_buf_45_U exp_buf_46_U exp_buf_47_U exp_buf_48_U exp_buf_49_U exp_buf_50_U exp_buf_51_U exp_buf_52_U exp_buf_53_U exp_buf_54_U exp_buf_55_U exp_buf_56_U exp_buf_57_U exp_buf_58_U exp_buf_59_U exp_buf_60_U exp_buf_61_U exp_buf_62_U exp_buf_63_U fdiv_32ns_32ns_32_9_no_dsp_1_U816 fdiv_32ns_32ns_32_9_no_dsp_1_U817 fdiv_32ns_32ns_32_9_no_dsp_1_U818 fdiv_32ns_32ns_32_9_no_dsp_1_U819 fdiv_32ns_32ns_32_9_no_dsp_1_U820 fdiv_32ns_32ns_32_9_no_dsp_1_U821 fdiv_32ns_32ns_32_9_no_dsp_1_U822 fdiv_32ns_32ns_32_9_no_dsp_1_U823 fdiv_32ns_32ns_32_9_no_dsp_1_U824 fdiv_32ns_32ns_32_9_no_dsp_1_U825 fdiv_32ns_32ns_32_9_no_dsp_1_U826 fdiv_32ns_32ns_32_9_no_dsp_1_U827 fdiv_32ns_32ns_32_9_no_dsp_1_U828 fdiv_32ns_32ns_32_9_no_dsp_1_U829 fdiv_32ns_32ns_32_9_no_dsp_1_U830 fdiv_32ns_32ns_32_9_no_dsp_1_U831 fdiv_32ns_32ns_32_9_no_dsp_1_U832 fdiv_32ns_32ns_32_9_no_dsp_1_U833 fdiv_32ns_32ns_32_9_no_dsp_1_U834 fdiv_32ns_32ns_32_9_no_dsp_1_U835 fdiv_32ns_32ns_32_9_no_dsp_1_U836 fdiv_32ns_32ns_32_9_no_dsp_1_U837 fdiv_32ns_32ns_32_9_no_dsp_1_U838 fdiv_32ns_32ns_32_9_no_dsp_1_U839 fdiv_32ns_32ns_32_9_no_dsp_1_U840 fdiv_32ns_32ns_32_9_no_dsp_1_U841 fdiv_32ns_32ns_32_9_no_dsp_1_U842 fdiv_32ns_32ns_32_9_no_dsp_1_U843 fdiv_32ns_32ns_32_9_no_dsp_1_U844 fdiv_32ns_32ns_32_9_no_dsp_1_U845 fdiv_32ns_32ns_32_9_no_dsp_1_U846 fdiv_32ns_32ns_32_9_no_dsp_1_U847 fdiv_32ns_32ns_32_9_no_dsp_1_U848 fdiv_32ns_32ns_32_9_no_dsp_1_U849 fdiv_32ns_32ns_32_9_no_dsp_1_U850 fdiv_32ns_32ns_32_9_no_dsp_1_U851 fdiv_32ns_32ns_32_9_no_dsp_1_U852 fdiv_32ns_32ns_32_9_no_dsp_1_U853 fdiv_32ns_32ns_32_9_no_dsp_1_U854 fdiv_32ns_32ns_32_9_no_dsp_1_U855 fdiv_32ns_32ns_32_9_no_dsp_1_U856 fdiv_32ns_32ns_32_9_no_dsp_1_U857 fdiv_32ns_32ns_32_9_no_dsp_1_U858 fdiv_32ns_32ns_32_9_no_dsp_1_U859 fdiv_32ns_32ns_32_9_no_dsp_1_U860 fdiv_32ns_32ns_32_9_no_dsp_1_U861 fdiv_32ns_32ns_32_9_no_dsp_1_U862 fdiv_32ns_32ns_32_9_no_dsp_1_U863 fdiv_32ns_32ns_32_9_no_dsp_1_U864 fdiv_32ns_32ns_32_9_no_dsp_1_U865 fdiv_32ns_32ns_32_9_no_dsp_1_U866 fdiv_32ns_32ns_32_9_no_dsp_1_U867 fdiv_32ns_32ns_32_9_no_dsp_1_U868 fdiv_32ns_32ns_32_9_no_dsp_1_U869 fdiv_32ns_32ns_32_9_no_dsp_1_U870 fdiv_32ns_32ns_32_9_no_dsp_1_U871 fdiv_32ns_32ns_32_9_no_dsp_1_U872 fdiv_32ns_32ns_32_9_no_dsp_1_U873 fdiv_32ns_32ns_32_9_no_dsp_1_U874 fdiv_32ns_32ns_32_9_no_dsp_1_U875 fdiv_32ns_32ns_32_9_no_dsp_1_U876 fdiv_32ns_32ns_32_9_no_dsp_1_U877 fdiv_32ns_32ns_32_9_no_dsp_1_U878 fdiv_32ns_32ns_32_9_no_dsp_1_U879</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_0_load0_fu_980</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_0_load0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>980</ID>
                    <BindInstances>add_ln1078_fu_104_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>x_U x_1_U x_2_U x_3_U x_4_U x_5_U x_6_U x_7_U x_8_U x_9_U x_10_U x_11_U x_12_U x_13_U x_14_U x_15_U x_16_U x_17_U x_18_U x_19_U x_20_U x_21_U x_22_U x_23_U x_24_U x_25_U x_26_U x_27_U x_28_U x_29_U x_30_U x_31_U x_32_U x_33_U x_34_U x_35_U x_36_U x_37_U x_38_U x_39_U x_40_U x_41_U x_42_U x_43_U x_44_U x_45_U x_46_U x_47_U x_48_U x_49_U x_50_U x_51_U x_52_U x_53_U x_54_U x_55_U x_56_U x_57_U x_58_U x_59_U x_60_U x_61_U x_62_U x_63_U buf0_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1134_fu_1086_p2" SOURCE="activation_accelerator.cpp:1134" URAM="0" VARIABLE="add_ln1134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1134_1_fu_1095_p2" SOURCE="activation_accelerator.cpp:1134" URAM="0" VARIABLE="add_ln1134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1135_fu_1196_p2" SOURCE="activation_accelerator.cpp:1135" URAM="0" VARIABLE="add_ln1135"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bf16_to_float</Name>
            <Loops>
                <bf16_to_float_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.739</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49154</Best-caseLatency>
                    <Average-caseLatency>49154</Average-caseLatency>
                    <Worst-caseLatency>49154</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49154</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bf16_to_float_loop>
                        <Name>bf16_to_float_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49152</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bf16_to_float_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_1177_p2" SOURCE="./bf16_accl.h:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1191_p2" SOURCE="./bf16_accl.h:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bf16_to_float_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_1367_p2" SOURCE="./bf16_accl.h:49" URAM="0" VARIABLE="add_ln49_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmaxf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.974</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>294</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>float_safe_softmax3_64_768_Pipeline_step_loop</Name>
            <Loops>
                <step_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.638</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <step_loop>
                        <Name>step_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_fmaxf_fu_1828</Instance>
                            <Instance>tmp_1_fmaxf_fu_1835</Instance>
                            <Instance>tmp_2_fmaxf_fu_1842</Instance>
                            <Instance>tmp_3_fmaxf_fu_1849</Instance>
                            <Instance>tmp_4_fmaxf_fu_1856</Instance>
                            <Instance>tmp_5_fmaxf_fu_1863</Instance>
                            <Instance>tmp_6_fmaxf_fu_1870</Instance>
                            <Instance>tmp_7_fmaxf_fu_1877</Instance>
                            <Instance>tmp_8_fmaxf_fu_1884</Instance>
                            <Instance>tmp_9_fmaxf_fu_1891</Instance>
                            <Instance>tmp_s_fmaxf_fu_1898</Instance>
                            <Instance>tmp_10_fmaxf_fu_1905</Instance>
                            <Instance>tmp_11_fmaxf_fu_1912</Instance>
                            <Instance>tmp_12_fmaxf_fu_1919</Instance>
                            <Instance>tmp_13_fmaxf_fu_1926</Instance>
                            <Instance>tmp_14_fmaxf_fu_1933</Instance>
                            <Instance>tmp_15_fmaxf_fu_1940</Instance>
                            <Instance>tmp_16_fmaxf_fu_1947</Instance>
                            <Instance>tmp_17_fmaxf_fu_1954</Instance>
                            <Instance>tmp_18_fmaxf_fu_1961</Instance>
                            <Instance>tmp_19_fmaxf_fu_1968</Instance>
                            <Instance>tmp_20_fmaxf_fu_1975</Instance>
                            <Instance>tmp_21_fmaxf_fu_1982</Instance>
                            <Instance>tmp_22_fmaxf_fu_1989</Instance>
                            <Instance>tmp_23_fmaxf_fu_1996</Instance>
                            <Instance>tmp_24_fmaxf_fu_2003</Instance>
                            <Instance>tmp_25_fmaxf_fu_2010</Instance>
                            <Instance>tmp_26_fmaxf_fu_2017</Instance>
                            <Instance>tmp_27_fmaxf_fu_2024</Instance>
                            <Instance>tmp_28_fmaxf_fu_2031</Instance>
                            <Instance>tmp_29_fmaxf_fu_2038</Instance>
                            <Instance>tmp_30_fmaxf_fu_2045</Instance>
                            <Instance>tmp_31_fmaxf_fu_2052</Instance>
                            <Instance>tmp_32_fmaxf_fu_2059</Instance>
                            <Instance>tmp_33_fmaxf_fu_2066</Instance>
                            <Instance>tmp_34_fmaxf_fu_2073</Instance>
                            <Instance>tmp_35_fmaxf_fu_2080</Instance>
                            <Instance>tmp_36_fmaxf_fu_2087</Instance>
                            <Instance>tmp_37_fmaxf_fu_2094</Instance>
                            <Instance>tmp_38_fmaxf_fu_2101</Instance>
                            <Instance>tmp_39_fmaxf_fu_2108</Instance>
                            <Instance>tmp_40_fmaxf_fu_2115</Instance>
                            <Instance>tmp_41_fmaxf_fu_2122</Instance>
                            <Instance>tmp_42_fmaxf_fu_2129</Instance>
                            <Instance>tmp_43_fmaxf_fu_2136</Instance>
                            <Instance>tmp_44_fmaxf_fu_2143</Instance>
                            <Instance>tmp_45_fmaxf_fu_2150</Instance>
                            <Instance>tmp_46_fmaxf_fu_2157</Instance>
                            <Instance>tmp_47_fmaxf_fu_2164</Instance>
                            <Instance>tmp_48_fmaxf_fu_2171</Instance>
                            <Instance>tmp_49_fmaxf_fu_2178</Instance>
                            <Instance>tmp_50_fmaxf_fu_2185</Instance>
                            <Instance>tmp_51_fmaxf_fu_2192</Instance>
                            <Instance>tmp_52_fmaxf_fu_2199</Instance>
                            <Instance>tmp_53_fmaxf_fu_2206</Instance>
                            <Instance>tmp_54_fmaxf_fu_2213</Instance>
                            <Instance>tmp_55_fmaxf_fu_2220</Instance>
                            <Instance>tmp_56_fmaxf_fu_2227</Instance>
                            <Instance>tmp_57_fmaxf_fu_2234</Instance>
                            <Instance>tmp_58_fmaxf_fu_2241</Instance>
                            <Instance>tmp_59_fmaxf_fu_2248</Instance>
                            <Instance>tmp_60_fmaxf_fu_2255</Instance>
                            <Instance>tmp_61_fmaxf_fu_2262</Instance>
                            <Instance>tmp_62_fmaxf_fu_2269</Instance>
                        </InstanceList>
                    </step_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2061</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>19458</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="step_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln905_fu_2610_p2" SOURCE="activation_accelerator.cpp:905" URAM="0" VARIABLE="add_ln905"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>f32_add</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>324</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>228</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_0_U264" SOURCE="./bf16_accl.h:258" URAM="0" VARIABLE="c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_64_768_Pipeline_VITIS_LOOP_935_1</Name>
            <Loops>
                <VITIS_LOOP_935_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3091</Best-caseLatency>
                    <Average-caseLatency>3091</Average-caseLatency>
                    <Worst-caseLatency>3091</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3091</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_935_1>
                        <Name>VITIS_LOOP_935_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>3089</Latency>
                        <AbsoluteTimeLatency>30.890 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_f32_add_fu_3304</Instance>
                            <Instance>grp_f32_add_fu_3310</Instance>
                            <Instance>grp_f32_add_fu_3316</Instance>
                            <Instance>grp_f32_add_fu_3322</Instance>
                            <Instance>grp_f32_add_fu_3328</Instance>
                            <Instance>grp_f32_add_fu_3334</Instance>
                            <Instance>grp_f32_add_fu_3340</Instance>
                            <Instance>grp_f32_add_fu_3346</Instance>
                            <Instance>grp_f32_add_fu_3352</Instance>
                            <Instance>grp_f32_add_fu_3358</Instance>
                            <Instance>grp_f32_add_fu_3364</Instance>
                            <Instance>grp_f32_add_fu_3370</Instance>
                            <Instance>grp_f32_add_fu_3376</Instance>
                            <Instance>grp_f32_add_fu_3382</Instance>
                            <Instance>grp_f32_add_fu_3388</Instance>
                            <Instance>grp_f32_add_fu_3394</Instance>
                        </InstanceList>
                    </VITIS_LOOP_935_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>176</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>22356</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>24994</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_935_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln935_fu_3942_p2" SOURCE="activation_accelerator.cpp:935" URAM="0" VARIABLE="add_ln935"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U268" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U284" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U269" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U285" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U270" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U286" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U271" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U287" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U272" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U288" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U273" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U289" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U274" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U290" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U275" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U291" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U276" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U292" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U277" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U293" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U278" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U294" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U279" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U295" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U280" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U296" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U297" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U282" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U298" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U283" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U299" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U268" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U284" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U269" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U285" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U270" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U286" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U271" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U287" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U272" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U288" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U273" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U289" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U274" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U290" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U275" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U291" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U276" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U292" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U277" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U293" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U278" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U294" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U279" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U295" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U280" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U296" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U297" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U282" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U298" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U283" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U299" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U268" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U284" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U269" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U285" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U270" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U286" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U271" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U287" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U272" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U288" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U273" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U289" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U274" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U290" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U275" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U291" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U276" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U292" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U277" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U293" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U278" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U294" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U279" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U295" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U280" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U296" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U297" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U282" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U298" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U283" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U299" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U268" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U284" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U269" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U285" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U270" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U286" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U271" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U287" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U272" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U288" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U273" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U289" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U274" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U290" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U275" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U291" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U276" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U292" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U277" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U293" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U278" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U294" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U279" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U295" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U280" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U296" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U281" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U297" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U282" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U298" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_935_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U283" SOURCE="activation_accelerator.cpp:943" URAM="0" VARIABLE="x_assign_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_935_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U299" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="ex_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="./bf16_accl.h:97" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_226_p2" SOURCE="./bf16_accl.h:101" URAM="0" VARIABLE="add_ln101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_64_768_Pipeline_step_loop1</Name>
            <Loops>
                <step_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>774</Best-caseLatency>
                    <Average-caseLatency>774</Average-caseLatency>
                    <Worst-caseLatency>774</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>774</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <step_loop>
                        <Name>step_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>772</Latency>
                        <AbsoluteTimeLatency>7.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_s_round_float32_to_bf16_ieee_fu_2466</Instance>
                            <Instance>tmp_1_round_float32_to_bf16_ieee_fu_2472</Instance>
                            <Instance>tmp_2_round_float32_to_bf16_ieee_fu_2478</Instance>
                            <Instance>tmp_3_round_float32_to_bf16_ieee_fu_2484</Instance>
                            <Instance>tmp_4_round_float32_to_bf16_ieee_fu_2490</Instance>
                            <Instance>tmp_5_round_float32_to_bf16_ieee_fu_2496</Instance>
                            <Instance>tmp_6_round_float32_to_bf16_ieee_fu_2502</Instance>
                            <Instance>tmp_7_round_float32_to_bf16_ieee_fu_2508</Instance>
                            <Instance>tmp_8_round_float32_to_bf16_ieee_fu_2514</Instance>
                            <Instance>tmp_9_round_float32_to_bf16_ieee_fu_2520</Instance>
                            <Instance>tmp_10_round_float32_to_bf16_ieee_fu_2526</Instance>
                            <Instance>tmp_11_round_float32_to_bf16_ieee_fu_2532</Instance>
                            <Instance>tmp_12_round_float32_to_bf16_ieee_fu_2538</Instance>
                            <Instance>tmp_13_round_float32_to_bf16_ieee_fu_2544</Instance>
                            <Instance>tmp_14_round_float32_to_bf16_ieee_fu_2550</Instance>
                            <Instance>tmp_15_round_float32_to_bf16_ieee_fu_2556</Instance>
                            <Instance>tmp_16_round_float32_to_bf16_ieee_fu_2562</Instance>
                            <Instance>tmp_17_round_float32_to_bf16_ieee_fu_2568</Instance>
                            <Instance>tmp_18_round_float32_to_bf16_ieee_fu_2574</Instance>
                            <Instance>tmp_19_round_float32_to_bf16_ieee_fu_2580</Instance>
                            <Instance>tmp_20_round_float32_to_bf16_ieee_fu_2586</Instance>
                            <Instance>tmp_21_round_float32_to_bf16_ieee_fu_2592</Instance>
                            <Instance>tmp_22_round_float32_to_bf16_ieee_fu_2598</Instance>
                            <Instance>tmp_23_round_float32_to_bf16_ieee_fu_2604</Instance>
                            <Instance>tmp_24_round_float32_to_bf16_ieee_fu_2610</Instance>
                            <Instance>tmp_25_round_float32_to_bf16_ieee_fu_2616</Instance>
                            <Instance>tmp_26_round_float32_to_bf16_ieee_fu_2622</Instance>
                            <Instance>tmp_27_round_float32_to_bf16_ieee_fu_2628</Instance>
                            <Instance>tmp_28_round_float32_to_bf16_ieee_fu_2634</Instance>
                            <Instance>tmp_29_round_float32_to_bf16_ieee_fu_2640</Instance>
                            <Instance>tmp_30_round_float32_to_bf16_ieee_fu_2646</Instance>
                            <Instance>tmp_31_round_float32_to_bf16_ieee_fu_2652</Instance>
                            <Instance>tmp_32_round_float32_to_bf16_ieee_fu_2658</Instance>
                            <Instance>tmp_33_round_float32_to_bf16_ieee_fu_2664</Instance>
                            <Instance>tmp_34_round_float32_to_bf16_ieee_fu_2670</Instance>
                            <Instance>tmp_35_round_float32_to_bf16_ieee_fu_2676</Instance>
                            <Instance>tmp_36_round_float32_to_bf16_ieee_fu_2682</Instance>
                            <Instance>tmp_37_round_float32_to_bf16_ieee_fu_2688</Instance>
                            <Instance>tmp_38_round_float32_to_bf16_ieee_fu_2694</Instance>
                            <Instance>tmp_39_round_float32_to_bf16_ieee_fu_2700</Instance>
                            <Instance>tmp_40_round_float32_to_bf16_ieee_fu_2706</Instance>
                            <Instance>tmp_41_round_float32_to_bf16_ieee_fu_2712</Instance>
                            <Instance>tmp_42_round_float32_to_bf16_ieee_fu_2718</Instance>
                            <Instance>tmp_43_round_float32_to_bf16_ieee_fu_2724</Instance>
                            <Instance>tmp_44_round_float32_to_bf16_ieee_fu_2730</Instance>
                            <Instance>tmp_45_round_float32_to_bf16_ieee_fu_2736</Instance>
                            <Instance>tmp_46_round_float32_to_bf16_ieee_fu_2742</Instance>
                            <Instance>tmp_47_round_float32_to_bf16_ieee_fu_2748</Instance>
                            <Instance>tmp_48_round_float32_to_bf16_ieee_fu_2754</Instance>
                            <Instance>tmp_49_round_float32_to_bf16_ieee_fu_2760</Instance>
                            <Instance>tmp_50_round_float32_to_bf16_ieee_fu_2766</Instance>
                            <Instance>tmp_51_round_float32_to_bf16_ieee_fu_2772</Instance>
                            <Instance>tmp_52_round_float32_to_bf16_ieee_fu_2778</Instance>
                            <Instance>tmp_53_round_float32_to_bf16_ieee_fu_2784</Instance>
                            <Instance>tmp_54_round_float32_to_bf16_ieee_fu_2790</Instance>
                            <Instance>tmp_55_round_float32_to_bf16_ieee_fu_2796</Instance>
                            <Instance>tmp_56_round_float32_to_bf16_ieee_fu_2802</Instance>
                            <Instance>tmp_57_round_float32_to_bf16_ieee_fu_2808</Instance>
                            <Instance>tmp_58_round_float32_to_bf16_ieee_fu_2814</Instance>
                            <Instance>tmp_59_round_float32_to_bf16_ieee_fu_2820</Instance>
                            <Instance>tmp_60_round_float32_to_bf16_ieee_fu_2826</Instance>
                            <Instance>tmp_61_round_float32_to_bf16_ieee_fu_2832</Instance>
                            <Instance>tmp_62_round_float32_to_bf16_ieee_fu_2838</Instance>
                            <Instance>tmp_63_round_float32_to_bf16_ieee_fu_2844</Instance>
                        </InstanceList>
                    </step_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>12383</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>21602</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="step_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln958_fu_3120_p2" SOURCE="activation_accelerator.cpp:958" URAM="0" VARIABLE="add_ln958"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U559" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U560" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U561" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U562" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U563" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U564" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U565" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U566" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U567" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U568" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U569" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U570" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U571" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U572" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U573" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U574" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U575" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U576" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U577" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U578" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U579" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U580" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U581" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U582" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U583" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U584" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U585" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U586" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U587" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U588" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U589" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U590" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U591" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U592" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U593" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U594" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U595" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U596" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U597" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U598" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U599" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U600" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U601" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U602" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U603" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U604" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U605" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U606" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U607" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U608" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U609" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U610" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U611" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U612" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U613" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U614" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U615" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U616" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U617" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U618" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U619" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U620" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U621" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="step_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U622" SOURCE="activation_accelerator.cpp:967" URAM="0" VARIABLE="y_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_safe_softmax3_64_768_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4649</Best-caseLatency>
                    <Average-caseLatency>4649</Average-caseLatency>
                    <Worst-caseLatency>4649</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4649</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>44</UTIL_BRAM>
                    <DSP>368</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>41106</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>74311</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>63</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_1_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_2_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_3_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_4_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_5_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_6_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_7_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_8_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_9_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_10_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_11_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_12_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_13_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_14_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_15_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_16_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_17_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_18_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_19_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_20_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_21_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_22_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_23_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_24_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_25_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_26_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_27_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_28_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_29_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_30_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_31_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_32_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_33_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_34_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_35_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_36_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_37_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_38_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_39_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_40_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_41_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_42_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_43_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_44_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_45_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_46_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_47_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_48_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_49_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_50_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_51_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_52_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_53_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_54_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_55_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_56_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_57_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_58_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_59_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_60_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_61_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_62_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="exp_buf_63_U" SOURCE="activation_accelerator.cpp:979" URAM="0" VARIABLE="exp_buf_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U816" SOURCE="" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U817" SOURCE="" URAM="0" VARIABLE="div_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U818" SOURCE="" URAM="0" VARIABLE="div_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U819" SOURCE="" URAM="0" VARIABLE="div_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U820" SOURCE="" URAM="0" VARIABLE="div_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U821" SOURCE="" URAM="0" VARIABLE="div_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U822" SOURCE="" URAM="0" VARIABLE="div_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U823" SOURCE="" URAM="0" VARIABLE="div_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U824" SOURCE="" URAM="0" VARIABLE="div_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U825" SOURCE="" URAM="0" VARIABLE="div_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U826" SOURCE="" URAM="0" VARIABLE="div_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U827" SOURCE="" URAM="0" VARIABLE="div_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U828" SOURCE="" URAM="0" VARIABLE="div_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U829" SOURCE="" URAM="0" VARIABLE="div_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U830" SOURCE="" URAM="0" VARIABLE="div_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U831" SOURCE="" URAM="0" VARIABLE="div_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U832" SOURCE="" URAM="0" VARIABLE="div_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U833" SOURCE="" URAM="0" VARIABLE="div_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U834" SOURCE="" URAM="0" VARIABLE="div_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U835" SOURCE="" URAM="0" VARIABLE="div_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U836" SOURCE="" URAM="0" VARIABLE="div_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U837" SOURCE="" URAM="0" VARIABLE="div_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U838" SOURCE="" URAM="0" VARIABLE="div_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U839" SOURCE="" URAM="0" VARIABLE="div_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U840" SOURCE="" URAM="0" VARIABLE="div_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U841" SOURCE="" URAM="0" VARIABLE="div_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U842" SOURCE="" URAM="0" VARIABLE="div_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U843" SOURCE="" URAM="0" VARIABLE="div_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U844" SOURCE="" URAM="0" VARIABLE="div_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U845" SOURCE="" URAM="0" VARIABLE="div_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U846" SOURCE="" URAM="0" VARIABLE="div_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U847" SOURCE="" URAM="0" VARIABLE="div_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U848" SOURCE="" URAM="0" VARIABLE="div_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U849" SOURCE="" URAM="0" VARIABLE="div_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U850" SOURCE="" URAM="0" VARIABLE="div_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U851" SOURCE="" URAM="0" VARIABLE="div_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U852" SOURCE="" URAM="0" VARIABLE="div_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U853" SOURCE="" URAM="0" VARIABLE="div_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U854" SOURCE="" URAM="0" VARIABLE="div_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U855" SOURCE="" URAM="0" VARIABLE="div_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U856" SOURCE="" URAM="0" VARIABLE="div_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U857" SOURCE="" URAM="0" VARIABLE="div_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U858" SOURCE="" URAM="0" VARIABLE="div_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U859" SOURCE="" URAM="0" VARIABLE="div_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U860" SOURCE="" URAM="0" VARIABLE="div_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U861" SOURCE="" URAM="0" VARIABLE="div_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U862" SOURCE="" URAM="0" VARIABLE="div_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U863" SOURCE="" URAM="0" VARIABLE="div_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U864" SOURCE="" URAM="0" VARIABLE="div_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U865" SOURCE="" URAM="0" VARIABLE="div_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U866" SOURCE="" URAM="0" VARIABLE="div_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U867" SOURCE="" URAM="0" VARIABLE="div_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U868" SOURCE="" URAM="0" VARIABLE="div_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U869" SOURCE="" URAM="0" VARIABLE="div_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U870" SOURCE="" URAM="0" VARIABLE="div_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U871" SOURCE="" URAM="0" VARIABLE="div_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U872" SOURCE="" URAM="0" VARIABLE="div_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U873" SOURCE="" URAM="0" VARIABLE="div_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U874" SOURCE="" URAM="0" VARIABLE="div_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U875" SOURCE="" URAM="0" VARIABLE="div_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U876" SOURCE="" URAM="0" VARIABLE="div_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U877" SOURCE="" URAM="0" VARIABLE="div_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U878" SOURCE="" URAM="0" VARIABLE="div_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U879" SOURCE="" URAM="0" VARIABLE="div_i_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_0_load0</Name>
            <Loops>
                <stage_0_load0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_0_load0>
                        <Name>stage_0_load0</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_0_load0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_0_load0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1078_fu_104_p2" SOURCE="activation_accelerator.cpp:1078" URAM="0" VARIABLE="add_ln1078"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>31309</Average-caseLatency>
                    <Worst-caseLatency>53807</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.313 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.538 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 53808</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>366</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>127</UTIL_BRAM>
                    <DSP>368</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>43312</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>83402</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>71</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_1_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_2_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_3_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_4_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_5_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_6_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_8_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_9_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_10_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_11_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_13_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_14_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_15_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_16_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_17_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_18_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_19_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_20_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_21_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_21"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_22_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_22"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_23_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_24_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_24"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_25_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_25"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_26_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_26"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_27_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_27"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_28_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_28"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_29_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_29"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_30_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_30"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_31_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_31"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_32_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_32"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_33_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_33"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_34_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_35_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_35"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_36_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_36"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_37_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_37"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_38_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_38"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_39_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_39"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_40_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_40"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_41_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_41"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_42_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_43_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_43"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_44_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_44"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_45_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_46_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_46"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_47_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_47"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_48_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_48"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_49_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_49"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_50_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_51_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_52_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_53_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_54_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_55_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_56_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_57_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_58_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_59_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_60_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_61_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_62_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_63_U" SOURCE="activation_accelerator.cpp:1068" URAM="0" VARIABLE="x_63"/>
                <BindNode BINDTYPE="storage" BRAM="46" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf0_U" SOURCE="" URAM="0" VARIABLE="buf0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in0" index="0" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">in, unsigned short*</column>
                    <column name="in1">unused, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">stage_0_load0, read, 49152, 16, activation_accelerator.cpp:1078:9</column>
                    <column name="m_axi_gmem2">stage_2_store, write, 49152, 16, activation_accelerator.cpp:1134:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">in0, stage_0_load0, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1078:9</column>
                    <column name="m_axi_gmem2">out, stage_2_store, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:1134:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bf16_accl.h:27" status="valid" parentFunction="bf16_to_f32" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:39" status="valid" parentFunction="f32_to_bf16_rne" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:47" status="valid" parentFunction="bf16_to_float" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:57" status="valid" parentFunction="round_float32_to_bf16_ieee" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:115" status="valid" parentFunction="bf16add_fast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:257" status="valid" parentFunction="f32_add" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:427" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:433" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:436" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:539" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:546" status="valid" parentFunction="float_rms_norm3" variable="partial_sum_sq" isDirective="0" options="variable=partial_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:547" status="valid" parentFunction="float_rms_norm3" variable="partial_sum_sq" isDirective="0" options="variable=partial_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:552" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:559" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:562" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:574" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:585" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:588" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:602" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:609" status="valid" parentFunction="float_layer_norm3" variable="partial_sum" isDirective="0" options="variable=partial_sum complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:610" status="valid" parentFunction="float_layer_norm3" variable="partial_sum" isDirective="0" options="variable=partial_sum inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:615" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:622" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:625" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:637" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:645" status="valid" parentFunction="float_layer_norm3" variable="partial_var" isDirective="0" options="variable=partial_var complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:646" status="valid" parentFunction="float_layer_norm3" variable="partial_var" isDirective="0" options="variable=partial_var inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:651" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:658" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:661" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:674" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:684" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:687" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:725" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:736" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:739" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:758" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:764" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:767" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:894" status="valid" parentFunction="row_max_hls" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:899" status="valid" parentFunction="row_max_hls" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:910" status="valid" parentFunction="row_max_hls" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:921" status="valid" parentFunction="row_exp_bucket_sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:926" status="valid" parentFunction="row_exp_bucket_sum" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="activation_accelerator.cpp:932" status="warning" parentFunction="row_exp_bucket_sum" variable="exp_buf" isDirective="0" options="variable=exp_buf inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'exp_buf'."/>
        </Pragma>
        <Pragma type="dependence" location="activation_accelerator.cpp:933" status="valid" parentFunction="row_exp_bucket_sum" variable="x" isDirective="0" options="variable=x inter false"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:934" status="warning" parentFunction="row_exp_bucket_sum" variable="sum_row" isDirective="0" options="variable=sum_row inter false">
            <Msg msg_id="214-199" msg_severity="WARNING" msg_body="Ignoring dependence pragma on local scalar variable 'sum_row'."/>
        </Pragma>
        <Pragma type="unroll" location="activation_accelerator.cpp:941" status="valid" parentFunction="row_exp_bucket_sum" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:955" status="valid" parentFunction="row_norm_store_hls" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:962" status="valid" parentFunction="row_norm_store_hls" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:977" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:980" status="valid" parentFunction="float_safe_softmax3" variable="exp_buf" isDirective="0" options="variable=exp_buf inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:981" status="valid" parentFunction="float_safe_softmax3" variable="exp_buf" isDirective="0" options="variable=exp_buf block factor=ROWS"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:985" status="valid" parentFunction="float_safe_softmax3" variable="max_row" isDirective="0" options="variable=max_row complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:988" status="valid" parentFunction="float_safe_softmax3" variable="sum_row" isDirective="0" options="variable=sum_row complete"/>
        <Pragma type="inline" location="activation_accelerator.cpp:1013" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:1019" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:1022" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:1058" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1059" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1060" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1061" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1062" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:1063" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1070" status="valid" parentFunction="activation_accelerator" variable="x" isDirective="0" options="variable=x block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1071" status="valid" parentFunction="activation_accelerator" variable="x" isDirective="0" options="variable=x inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:1072" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:1073" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 inter false"/>
    </PragmaReport>
</profile>

