xload _0_0std_0_0cells_0_0NOR2X1
box 0 0 40 56
label prboundary
box 26 11 27 15
paint ndiffusion
box 27 12 27 12
label "GND" right ndiffusion
box 26 26 27 29
paint pdiffusion
box 27 27 27 27
label "Y" right pdiffusion
box 23 11 26 15
paint ndiffusion
box 24 12 24 12
label "GND" right ndiffusion
box 23 26 26 29
paint pdiffusion
box 24 27 24 27
label "Y" right pdiffusion
box 27 43 28 46
paint polysilicon
box 28 44 28 44
label "B" right polysilicon
box 23 46 28 47
paint polysilicon
box 24 47 24 47
label "B" right polysilicon
box 22 10 27 11
paint ndiffusion
box 23 11 23 11
label "GND" right ndiffusion
box 22 11 23 15
paint ndiffusion
box 23 12 23 12
label "GND" right ndiffusion
box 22 15 27 16
paint ndiffusion
box 23 16 23 16
label "GND" right ndiffusion
box 19 12 20 15
paint ndiffusion
box 20 13 20 13
label "Y" right ndiffusion
box 22 23 27 26
paint pdiffusion
box 23 24 23 24
label "Y" right pdiffusion
box 22 26 23 29
paint pdiffusion
box 23 27 23 27
label "Y" right pdiffusion
box 22 29 27 38
paint pdiffusion
box 23 30 23 30
label "Y" right pdiffusion
box 24 43 27 46
paint polysilicon
box 25 44 25 44
label "B" right polysilicon
box 20 8 22 10
paint polysilicon
box 21 9 21 9
label "B" right polysilicon
box 20 10 22 16
paint ntransistor
box 21 11 21 11
label "B" right ntransistor
box 16 12 19 15
paint ndiffusion
box 17 13 17 13
label "Y" right ndiffusion
box 20 16 22 23
paint polysilicon
box 21 17 21 17
label "B" right polysilicon
box 20 23 22 38
paint ptransistor
box 21 24 21 24
label "B" right ptransistor
box 20 38 22 42
paint polysilicon
box 21 39 21 39
label "B" right polysilicon
box 20 42 28 43
paint polysilicon
box 21 43 21 43
label "B" right polysilicon
box 20 43 24 46
paint polysilicon
box 21 44 21 44
label "B" right polysilicon
box 15 10 20 12
paint ndiffusion
box 16 11 16 11
label "Y" right ndiffusion
box 15 12 16 15
paint ndiffusion
box 16 13 16 13
label "Y" right ndiffusion
box 15 15 20 16
paint ndiffusion
box 16 16 16 16
label "Y" right ndiffusion
box 12 11 13 15
paint ndiffusion
box 13 12 13 12
label "GND" right ndiffusion
box 15 23 20 38
paint pdiffusion
box 12 34 13 37
paint pdiffusion
box 13 35 13 35
label "Vdd" right pdiffusion
box 12 43 15 46
paint polysilicon
box 13 44 13 44
label "A" right polysilicon
box 13 8 15 10
paint polysilicon
box 14 9 14 9
label "A" right polysilicon
box 13 10 15 16
paint ntransistor
box 14 11 14 11
label "A" right ntransistor
box 9 11 12 15
paint ndiffusion
box 10 12 10 12
label "GND" right ndiffusion
box 13 16 15 23
paint polysilicon
box 14 17 14 17
label "A" right polysilicon
box 13 23 15 38
paint ptransistor
box 14 24 14 24
label "A" right ptransistor
box 9 34 12 37
paint pdiffusion
box 10 35 10 35
label "Vdd" right pdiffusion
box 13 38 15 42
paint polysilicon
box 14 39 14 39
label "A" right polysilicon
box 9 43 12 46
paint polysilicon
box 10 44 10 44
label "A" right polysilicon
box 8 10 13 11
paint ndiffusion
box 9 11 9 11
label "GND" right ndiffusion
box 8 11 9 15
paint ndiffusion
box 9 12 9 12
label "GND" right ndiffusion
box 8 15 13 16
paint ndiffusion
box 9 16 9 16
label "GND" right ndiffusion
box 8 23 13 34
paint pdiffusion
box 9 24 9 24
label "Vdd" right pdiffusion
box 8 34 9 37
paint pdiffusion
box 9 35 9 35
label "Vdd" right pdiffusion
box 8 37 13 38
paint pdiffusion
box 9 38 9 38
label "Vdd" right pdiffusion
box 8 42 15 43
paint polysilicon
box 9 43 9 43
label "A" right polysilicon
box 8 43 9 46
paint polysilicon
box 9 44 9 44
label "A" right polysilicon
box 8 46 13 47
paint polysilicon
box 9 47 9 47
label "A" right polysilicon
box 24 43 27 46
paint pc
box 25 44 25 44
label "B" right pc
box 23 26 26 29
paint pdc
box 24 27 24 27
label "Y" right pdc
box 23 11 26 15
paint ndc
box 24 12 24 12
label "GND" right ndc
box 16 12 19 15
paint ndc
box 17 13 17 13
label "Y" right ndc
box 9 11 12 15
paint ndc
box 10 12 10 12
label "GND" right ndc
box 9 34 12 37
paint pdc
box 10 35 10 35
label "Vdd" right pdc
box 9 43 12 46
paint pc
box 10 44 10 44
label "A" right pc
box 32 23 36 52
paint m1
box 33 24 33 24
label "Y" right m1
port class output
port make
box 27 43 28 46
paint m1
box 28 44 28 44
label "B" right m1
port class input
port make
box 26 26 27 29
paint m1
box 27 27 27 27
label "Y" right m1
port class output
port make
box 24 43 27 46
paint m1
box 25 44 25 44
label "B" right m1
port class input
port make
box 24 47 28 52
paint m1
box 25 48 25 48
label "B" right m1
port class input
port make
box 26 11 27 15
paint m1
box 27 12 27 12
label "GND" right m1
box 23 23 27 26
paint m1
box 24 24 24 24
label "Y" right m1
port class output
port make
box 23 26 26 29
paint m1
box 24 27 24 27
label "Y" right m1
port class output
port make
box 23 29 27 31
paint m1
box 24 30 24 30
label "Y" right m1
port class output
port make
box 23 42 28 43
paint m1
box 24 43 24 43
label "B" right m1
port class input
port make
box 23 43 24 46
paint m1
box 24 44 24 44
label "B" right m1
port class input
port make
box 23 46 28 47
paint m1
box 24 47 24 47
label "B" right m1
port class input
port make
box 23 11 26 15
paint m1
box 24 12 24 12
label "GND" right m1
box 19 12 20 15
paint m1
box 20 13 20 13
label "Y" right m1
port class output
port make
box 23 15 27 16
paint m1
box 24 16 24 16
label "GND" right m1
box 16 12 19 15
paint m1
box 17 13 17 13
label "Y" right m1
port class output
port make
box 16 36 20 52
paint m1
box 17 37 17 37
label "Vdd" right m1
box 15 11 20 12
paint m1
box 16 12 16 12
label "Y" right m1
port class output
port make
box 15 12 16 15
paint m1
box 16 13 16 13
label "Y" right m1
port class output
port make
box 15 15 20 19
paint m1
box 16 16 16 16
label "Y" right m1
port class output
port make
box 15 19 36 23
paint m1
box 16 20 16 20
label "Y" right m1
port class output
port make
box 23 8 27 11
paint m1
box 24 9 24 9
label "GND" right m1
box 12 34 20 36
paint m1
box 13 35 13 35
label "Vdd" right m1
box 12 36 13 37
paint m1
box 13 37 13 37
label "Vdd" right m1
box 12 43 13 46
paint m1
box 13 44 13 44
label "A" right m1
port class input
port make
box 9 11 12 15
paint m1
box 10 12 10 12
label "GND" right m1
box 9 34 12 37
paint m1
box 10 35 10 35
label "Vdd" right m1
box 9 43 12 46
paint m1
box 10 44 10 44
label "A" right m1
port class input
port make
box 8 4 27 8
paint m1
box 9 5 9 5
label "GND" right m1
box 8 8 12 11
paint m1
box 9 9 9 9
label "GND" right m1
box 8 11 9 15
paint m1
box 9 12 9 12
label "GND" right m1
box 8 15 12 16
paint m1
box 9 16 9 16
label "GND" right m1
box 8 33 20 34
paint m1
box 9 34 9 34
label "Vdd" right m1
box 8 34 9 37
paint m1
box 9 35 9 35
label "Vdd" right m1
box 8 37 13 38
paint m1
box 9 38 9 38
label "Vdd" right m1
box 8 42 13 43
paint m1
box 9 43 9 43
label "A" right m1
port class input
port make
box 8 43 9 46
paint m1
box 9 44 9 44
label "A" right m1
port class input
port make
box 8 46 13 47
paint m1
box 9 47 9 47
label "A" right m1
port class input
port make
box 8 47 12 52
paint m1
box 9 48 9 48
label "A" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
