{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698558751114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698558751116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 01:52:30 2023 " "Processing started: Sun Oct 29 01:52:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698558751116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698558751116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adat-interface -c adat-interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off adat-interface -c adat-interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698558751116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698558751585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adat_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adat_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adat_interface-behavioral " "Found design unit 1: adat_interface-behavioral" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752277 ""} { "Info" "ISGN_ENTITY_NAME" "1 adat_interface " "Found entity 1: adat_interface" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698558752277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752279 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698558752279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADAT_receiver.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ADAT_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult12x8-syn " "Found design unit 1: mult12x8-syn" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADAT_receiver-behavioral " "Found design unit 2: ADAT_receiver-behavioral" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752288 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult12x8 " "Found entity 1: mult12x8" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752288 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADAT_receiver " "Found entity 2: ADAT_receiver" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698558752288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adat_interface " "Elaborating entity \"adat_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698558752386 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pll_reset adat_interface.vhd(49) " "VHDL Signal Declaration warning at adat_interface.vhd(49): used explicit default value for signal \"pll_reset\" because signal was never assigned a value" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1698558752395 "|adat_interface"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pll_clkswitch adat_interface.vhd(50) " "VHDL Signal Declaration warning at adat_interface.vhd(50): used explicit default value for signal \"pll_clkswitch\" because signal was never assigned a value" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1698558752395 "|adat_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:tdm_pll " "Elaborating entity \"pll\" for hierarchy \"pll:tdm_pll\"" {  } { { "adat_interface.vhd" "tdm_pll" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:tdm_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:tdm_pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/pll.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:tdm_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:tdm_pll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/pll.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:tdm_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:tdm_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 100000 " "Parameter \"inclk1_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752508 ""}  } { { "pll.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/pll.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698558752508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADAT_receiver ADAT_receiver:adat0_receiver " "Elaborating entity \"ADAT_receiver\" for hierarchy \"ADAT_receiver:adat0_receiver\"" {  } { { "adat_interface.vhd" "adat0_receiver" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult12x8 ADAT_receiver:adat0_receiver\|mult12x8:multiplier " "Elaborating entity \"mult12x8\" for hierarchy \"ADAT_receiver:adat0_receiver\|mult12x8:multiplier\"" {  } { { "ADAT_receiver.vhd" "multiplier" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component\"" {  } { { "ADAT_receiver.vhd" "lpm_mult_component" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component\"" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 34 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 12 " "Parameter \"lpm_widthp\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752543 ""}  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 34 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698558752543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qfo " "Found entity 1: mult_qfo" {  } { { "db/mult_qfo.tdf" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/db/mult_qfo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698558752606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698558752606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_qfo ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component\|mult_qfo:auto_generated " "Elaborating entity \"mult_qfo\" for hierarchy \"ADAT_receiver:adat0_receiver\|mult12x8:multiplier\|lpm_mult:lpm_mult_component\|mult_qfo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698558752607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698558754761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698558754761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1969 " "Implemented 1969 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698558755034 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698558755034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1946 " "Implemented 1946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698558755034 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1698558755034 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1698558755034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698558755034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "381 " "Peak virtual memory: 381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698558755051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 01:52:35 2023 " "Processing ended: Sun Oct 29 01:52:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698558755051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698558755051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698558755051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698558755051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698558757142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698558757143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 01:52:36 2023 " "Processing started: Sun Oct 29 01:52:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698558757143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698558757143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adat-interface -c adat-interface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adat-interface -c adat-interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698558757144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698558757189 ""}
{ "Info" "0" "" "Project  = adat-interface" {  } {  } 0 0 "Project  = adat-interface" 0 0 "Fitter" 0 0 1698558757191 ""}
{ "Info" "0" "" "Revision = adat-interface" {  } {  } 0 0 "Revision = adat-interface" 0 0 "Fitter" 0 0 1698558757191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1698558757399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adat-interface EP2C8F256C8 " "Selected device EP2C8F256C8 for design \"adat-interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698558757414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698558757457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698558757457 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:tdm_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:tdm_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:tdm_pll\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:tdm_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1698558757518 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698558757518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698558757711 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698558757731 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Device EP2C5F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Device EP2C5F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Device EP2C5AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Device EP2C8F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Device EP2C8AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Device EP2C15AF256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Device EP2C15AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Device EP2C20F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Device EP2C20F256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Device EP2C20AF256I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698558758062 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698558758062 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2834 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698558758073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2835 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698558758073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2836 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698558758073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698558758073 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_user\[0\] " "Pin adat0_user\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_user[0] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 12 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_user[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_user\[1\] " "Pin adat0_user\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_user[1] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 12 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_user[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_user\[2\] " "Pin adat0_user\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_user[2] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 12 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_user[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_user\[3\] " "Pin adat0_user\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_user[3] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 12 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_user[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_bitclk_out " "Pin adat0_bitclk_out not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_bitclk_out } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 13 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_bitclk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_user\[0\] " "Pin adat1_user\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_user[0] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_user[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_user\[1\] " "Pin adat1_user\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_user[1] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_user[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_user\[2\] " "Pin adat1_user\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_user[2] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_user[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_user\[3\] " "Pin adat1_user\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_user[3] } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 16 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_user[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_bitclk_out " "Pin adat1_bitclk_out not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_bitclk_out } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 17 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_bitclk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bclk " "Pin bclk not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { bclk } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 19 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsync " "Pin fsync not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { fsync } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 20 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { fsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tdm_data " "Pin tdm_data not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { tdm_data } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 21 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_clk " "Pin m_clk not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { m_clk } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_bitclk_in " "Pin adat0_bitclk_in not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_bitclk_in } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 8 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_bitclk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_bitclk_in " "Pin adat1_bitclk_in not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_bitclk_in } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 9 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_bitclk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat0_in " "Pin adat0_in not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat0_in } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 11 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat0_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adat1_in " "Pin adat1_in not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { adat1_in } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 15 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { adat1_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698558758159 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698558758159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adat-interface.sdc " "Synopsys Design Constraints File file not found: 'adat-interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698558758443 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698558758444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698558758453 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698558758484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:tdm_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node pll:tdm_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758644 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:tdm_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_clk (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node m_clk (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758644 ""}  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { m_clk } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 7 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADAT_receiver:adat0_receiver\|adat_bit_clk  " "Automatically promoted node ADAT_receiver:adat0_receiver\|adat_bit_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADAT_receiver:adat0_receiver\|adat_bitclk " "Destination node ADAT_receiver:adat0_receiver\|adat_bitclk" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 60 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADAT_receiver:adat0_receiver|adat_bitclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698558758644 ""}  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 83 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADAT_receiver:adat0_receiver|adat_bit_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADAT_receiver:adat1_receiver\|adat_bit_clk  " "Automatically promoted node ADAT_receiver:adat1_receiver\|adat_bit_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADAT_receiver:adat1_receiver\|adat_bitclk " "Destination node ADAT_receiver:adat1_receiver\|adat_bitclk" {  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 60 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADAT_receiver:adat1_receiver|adat_bitclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 1497 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698558758645 ""}  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 83 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADAT_receiver:adat1_receiver|adat_bit_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 1950 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdm_bitclk  " "Automatically promoted node tdm_bitclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bclk " "Destination node bclk" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { bclk } } } { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 19 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698558758645 ""}  } { { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_bitclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 1424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADAT_receiver:adat0_receiver\|adat_latch  " "Automatically promoted node ADAT_receiver:adat0_receiver\|adat_latch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758645 ""}  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 61 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADAT_receiver:adat0_receiver|adat_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADAT_receiver:adat1_receiver\|adat_latch  " "Automatically promoted node ADAT_receiver:adat1_receiver\|adat_latch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""}  } { { "ADAT_receiver.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/ADAT_receiver.vhd" 61 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ADAT_receiver:adat1_receiver|adat_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 1691 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdm_sr_latch  " "Automatically promoted node tdm_sr_latch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsync~0 " "Destination node fsync~0" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 20 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { fsync~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2032 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~0 " "Destination node tdm_shift_reg~0" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2078 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~1 " "Destination node tdm_shift_reg~1" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~2 " "Destination node tdm_shift_reg~2" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~3 " "Destination node tdm_shift_reg~3" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~4 " "Destination node tdm_shift_reg~4" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~5 " "Destination node tdm_shift_reg~5" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~6 " "Destination node tdm_shift_reg~6" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2442 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~7 " "Destination node tdm_shift_reg~7" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2443 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdm_shift_reg~8 " "Destination node tdm_shift_reg~8" {  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 57 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_shift_reg~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 2444 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698558758646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1698558758646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698558758646 ""}  } { { "adat_interface.vhd" "" { Text "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/adat_interface.vhd" 56 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { tdm_sr_latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 0 { 0 ""} 0 1427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698558758646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698558758926 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698558758932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698558758933 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698558758941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698558758950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698558758956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698558759090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Embedded multiplier block " "Packed 24 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1698558759095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698558759095 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 2 13 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 2 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698558759103 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698558759103 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698558759103 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698558759104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698558759104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698558759104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698558759104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698558759104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698558759104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698558759144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698558759895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698558760717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698558760739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698558764381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698558764381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698558764691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698558766407 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698558766407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698558767397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698558767402 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698558767402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698558767492 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698558767500 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat0_user\[0\] 0 " "Pin \"adat0_user\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat0_user\[1\] 0 " "Pin \"adat0_user\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat0_user\[2\] 0 " "Pin \"adat0_user\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat0_user\[3\] 0 " "Pin \"adat0_user\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat0_bitclk_out 0 " "Pin \"adat0_bitclk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat1_user\[0\] 0 " "Pin \"adat1_user\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat1_user\[1\] 0 " "Pin \"adat1_user\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat1_user\[2\] 0 " "Pin \"adat1_user\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat1_user\[3\] 0 " "Pin \"adat1_user\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adat1_bitclk_out 0 " "Pin \"adat1_bitclk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bclk 0 " "Pin \"bclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fsync 0 " "Pin \"fsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tdm_data 0 " "Pin \"tdm_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698558767577 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1698558767577 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698558768238 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698558768409 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698558769173 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698558769466 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1698558769569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/output_files/adat-interface.fit.smsg " "Generated suppressed messages file /home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/output_files/adat-interface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698558769872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698558770275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 01:52:50 2023 " "Processing ended: Sun Oct 29 01:52:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698558770275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698558770275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698558770275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698558770275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698558772337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698558772338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 01:52:52 2023 " "Processing started: Sun Oct 29 01:52:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698558772338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698558772338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adat-interface -c adat-interface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adat-interface -c adat-interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698558772339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698558773161 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698558773188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698558773514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 01:52:53 2023 " "Processing ended: Sun Oct 29 01:52:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698558773514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698558773514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698558773514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698558773514 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698558773913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698558775539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698558775540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 01:52:55 2023 " "Processing started: Sun Oct 29 01:52:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698558775540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698558775540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adat-interface -c adat-interface " "Command: quartus_sta adat-interface -c adat-interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698558775541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698558775590 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698558775797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698558775843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698558775843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adat-interface.sdc " "Synopsys Design Constraints File file not found: 'adat-interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698558776109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698558776110 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name adat0_bitclk_in adat0_bitclk_in " "create_clock -period 100.000 -waveform \{0.000 50.000\} -name adat0_bitclk_in adat0_bitclk_in" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776121 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 100.000 -waveform \{0.000 50.000\} -name adat1_bitclk_in adat1_bitclk_in " "create_clock -period 100.000 -waveform \{0.000 50.000\} -name adat1_bitclk_in adat1_bitclk_in" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776121 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tdm_pll\|altpll_component\|pll\|inclk\[1\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tdm_pll\|altpll_component\|pll\|clk\[0\]~1\} \{tdm_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{tdm_pll\|altpll_component\|pll\|inclk\[1\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tdm_pll\|altpll_component\|pll\|clk\[0\]~1\} \{tdm_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776121 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tdm_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tdm_pll\|altpll_component\|pll\|clk\[0\]\} \{tdm_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{tdm_pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{tdm_pll\|altpll_component\|pll\|clk\[0\]\} \{tdm_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776121 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698558776122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name m_clk m_clk " "create_clock -period 1.000 -name m_clk m_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADAT_receiver:adat0_receiver\|adat_bit_clk ADAT_receiver:adat0_receiver\|adat_bit_clk " "create_clock -period 1.000 -name ADAT_receiver:adat0_receiver\|adat_bit_clk ADAT_receiver:adat0_receiver\|adat_bit_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADAT_receiver:adat1_receiver\|adat_bit_clk ADAT_receiver:adat1_receiver\|adat_bit_clk " "create_clock -period 1.000 -name ADAT_receiver:adat1_receiver\|adat_bit_clk ADAT_receiver:adat1_receiver\|adat_bit_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADAT_receiver:adat0_receiver\|adat_latch ADAT_receiver:adat0_receiver\|adat_latch " "create_clock -period 1.000 -name ADAT_receiver:adat0_receiver\|adat_latch ADAT_receiver:adat0_receiver\|adat_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADAT_receiver:adat1_receiver\|adat_latch ADAT_receiver:adat1_receiver\|adat_latch " "create_clock -period 1.000 -name ADAT_receiver:adat1_receiver\|adat_latch ADAT_receiver:adat1_receiver\|adat_latch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776124 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776124 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698558776151 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1698558776160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698558776206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.826 " "Worst-case setup slack is -9.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.826      -650.517 m_clk  " "   -9.826      -650.517 m_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.224      -804.718 ADAT_receiver:adat1_receiver\|adat_bit_clk  " "   -4.224      -804.718 ADAT_receiver:adat1_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876      -733.061 ADAT_receiver:adat0_receiver\|adat_bit_clk  " "   -3.876      -733.061 ADAT_receiver:adat0_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204      -452.028 tdm_pll\|altpll_component\|pll\|clk\[0\]  " "   -2.204      -452.028 tdm_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204      -452.028 tdm_pll\|altpll_component\|pll\|clk\[0\]~1  " "   -2.204      -452.028 tdm_pll\|altpll_component\|pll\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806      -251.178 ADAT_receiver:adat0_receiver\|adat_latch  " "   -1.806      -251.178 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761      -235.655 ADAT_receiver:adat1_receiver\|adat_latch  " "   -1.761      -235.655 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.029 " "Worst-case hold slack is -1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029        -1.029 ADAT_receiver:adat0_receiver\|adat_bit_clk  " "   -1.029        -1.029 ADAT_receiver:adat0_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.808        -1.479 m_clk  " "   -0.808        -1.479 m_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626        -0.626 ADAT_receiver:adat1_receiver\|adat_bit_clk  " "   -0.626        -0.626 ADAT_receiver:adat1_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]  " "    0.733         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1  " "    0.733         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813         0.000 ADAT_receiver:adat0_receiver\|adat_latch  " "    1.813         0.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.816         0.000 ADAT_receiver:adat1_receiver\|adat_latch  " "    1.816         0.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.063 " "Worst-case recovery slack is -1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.063      -204.096 ADAT_receiver:adat1_receiver\|adat_latch  " "   -1.063      -204.096 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661      -126.912 ADAT_receiver:adat0_receiver\|adat_latch  " "   -0.661      -126.912 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.395 " "Worst-case removal slack is 1.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.395         0.000 ADAT_receiver:adat0_receiver\|adat_latch  " "    1.395         0.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797         0.000 ADAT_receiver:adat1_receiver\|adat_latch  " "    1.797         0.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.269 " "Worst-case minimum pulse width slack is -2.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269      -333.453 m_clk  " "   -2.269      -333.453 m_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -672.252 ADAT_receiver:adat0_receiver\|adat_bit_clk  " "   -0.742      -672.252 ADAT_receiver:adat0_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -672.252 ADAT_receiver:adat1_receiver\|adat_bit_clk  " "   -0.742      -672.252 ADAT_receiver:adat1_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -284.928 ADAT_receiver:adat0_receiver\|adat_latch  " "   -0.742      -284.928 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -284.928 ADAT_receiver:adat1_receiver\|adat_latch  " "   -0.742      -284.928 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.758         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]  " "   23.758         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.758         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1  " "   23.758         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 adat0_bitclk_in  " "   50.000         0.000 adat0_bitclk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 adat1_bitclk_in  " "   50.000         0.000 adat1_bitclk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776234 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698558776682 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1698558776685 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698558776792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.325 " "Worst-case setup slack is -1.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.325       -87.423 m_clk  " "   -1.325       -87.423 m_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810      -130.289 ADAT_receiver:adat1_receiver\|adat_bit_clk  " "   -0.810      -130.289 ADAT_receiver:adat1_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684      -107.564 ADAT_receiver:adat0_receiver\|adat_bit_clk  " "   -0.684      -107.564 ADAT_receiver:adat0_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451       -46.547 tdm_pll\|altpll_component\|pll\|clk\[0\]  " "   -0.451       -46.547 tdm_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451       -46.547 tdm_pll\|altpll_component\|pll\|clk\[0\]~1  " "   -0.451       -46.547 tdm_pll\|altpll_component\|pll\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 ADAT_receiver:adat0_receiver\|adat_latch  " "    0.108         0.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128         0.000 ADAT_receiver:adat1_receiver\|adat_latch  " "    0.128         0.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.853 " "Worst-case hold slack is -0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853        -1.654 m_clk  " "   -0.853        -1.654 m_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236        -0.236 ADAT_receiver:adat0_receiver\|adat_bit_clk  " "   -0.236        -0.236 ADAT_receiver:adat0_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016        -0.016 ADAT_receiver:adat1_receiver\|adat_bit_clk  " "   -0.016        -0.016 ADAT_receiver:adat1_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]  " "    0.236         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1  " "    0.236         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547         0.000 ADAT_receiver:adat1_receiver\|adat_latch  " "    0.547         0.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553         0.000 ADAT_receiver:adat0_receiver\|adat_latch  " "    0.553         0.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.226 " "Worst-case recovery slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 ADAT_receiver:adat1_receiver\|adat_latch  " "    0.226         0.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 ADAT_receiver:adat0_receiver\|adat_latch  " "    0.439         0.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.441 " "Worst-case removal slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441         0.000 ADAT_receiver:adat0_receiver\|adat_latch  " "    0.441         0.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654         0.000 ADAT_receiver:adat1_receiver\|adat_latch  " "    0.654         0.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519      -224.292 m_clk  " "   -1.519      -224.292 m_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -453.000 ADAT_receiver:adat0_receiver\|adat_bit_clk  " "   -0.500      -453.000 ADAT_receiver:adat0_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -453.000 ADAT_receiver:adat1_receiver\|adat_bit_clk  " "   -0.500      -453.000 ADAT_receiver:adat1_receiver\|adat_bit_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -192.000 ADAT_receiver:adat0_receiver\|adat_latch  " "   -0.500      -192.000 ADAT_receiver:adat0_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -192.000 ADAT_receiver:adat1_receiver\|adat_latch  " "   -0.500      -192.000 ADAT_receiver:adat1_receiver\|adat_latch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.000         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]  " "   24.000         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.000         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1  " "   24.000         0.000 tdm_pll\|altpll_component\|pll\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 adat0_bitclk_in  " "   50.000         0.000 adat0_bitclk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.000         0.000 adat1_bitclk_in  " "   50.000         0.000 adat1_bitclk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698558776858 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698558777502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698558777572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698558777572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698558777773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 01:52:57 2023 " "Processing ended: Sun Oct 29 01:52:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698558777773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698558777773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698558777773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698558777773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698558780360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698558780362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 01:53:00 2023 " "Processing started: Sun Oct 29 01:53:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698558780362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698558780362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adat-interface -c adat-interface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adat-interface -c adat-interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698558780362 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "adat-interface.vho\", \"adat-interface_fast.vho adat-interface_vhd.sdo adat-interface_vhd_fast.sdo /home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/simulation/modelsim/ simulation " "Generated files \"adat-interface.vho\", \"adat-interface_fast.vho\", \"adat-interface_vhd.sdo\" and \"adat-interface_vhd_fast.sdo\" in directory \"/home/gjhurlbu/projects/custom-audio-interface/firmware/fpga-firmware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1698558781839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698558781914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 01:53:01 2023 " "Processing ended: Sun Oct 29 01:53:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698558781914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698558781914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698558781914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698558781914 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698558782111 ""}
