
5. Printing statistics.

=== $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            615
   Number of public wires:           9
   Number of public wire bits:     249
   Number of memories:               1
   Number of memory bits:          180
   Number of processes:              0
   Number of cells:                 12
     $dffe_60                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_3                          2
     $mux_60                         2

=== $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           3145
   Number of public wires:           9
   Number of public wire bits:    1261
   Number of memories:               1
   Number of memory bits:          939
   Number of processes:              0
   Number of cells:                 12
     $dffe_313                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_3                          2
     $mux_313                        2

=== $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            339
   Number of public wires:           9
   Number of public wire bits:     139
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe_32                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_32                         2
     $mux_4                          2

=== $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1321
   Number of public wires:           9
   Number of public wire bits:     531
   Number of memories:               1
   Number of memory bits:          262
   Number of processes:              0
   Number of cells:                 12
     $dffe_131                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_131                        2
     $mux_2                          2

=== $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1299
   Number of public wires:           9
   Number of public wire bits:     523
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 12
     $dffe_128                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_128                        2
     $mux_4                          2

=== $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2603
   Number of public wires:           9
   Number of public wire bits:    1047
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:              0
   Number of cells:                 12
     $dffe_256                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_10                         2
     $mux_256                        2

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_f               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:            642
   Number of public wires:          17
   Number of public wire bits:     642
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_g               1

=== SizedFIFO_x ===

   Number of wires:                 17
   Number of wire bits:            278
   Number of public wires:          17
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_x               1

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:             81
   Number of public wires:          18
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== arSRLFIFO_d ===

   Number of wires:                 18
   Number of wire bits:            273
   Number of public wires:          18
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_d               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $and_1                         25
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            253
   Number of public wires:          27
   Number of public wire bits:     171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $and_1                         25
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $and_1                         25
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== generic_fifo_sc_d ===

   Number of wires:                 93
   Number of wire bits:            637
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $and_1                         25
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== generic_fifo_sc_f ===

   Number of wires:                 93
   Number of wire bits:            355
   Number of public wires:          27
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_3                          3
     $add_4                          2
     $and_1                         25
     $eq_3                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_4                          2
     $ne_3                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_3                        2
     $sdffe_4                        1

=== generic_fifo_sc_g ===

   Number of wires:                 93
   Number of wire bits:           1367
   Number of public wires:          27
   Number of public wire bits:    1289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_3                          3
     $add_4                          2
     $and_1                         25
     $eq_3                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_4                          2
     $ne_3                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_3                        2
     $sdffe_4                        1

=== generic_fifo_sc_x ===

   Number of wires:                 93
   Number of wire bits:            629
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_2                          3
     $add_3                          2
     $and_1                         25
     $eq_2                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_3                          2
     $ne_2                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_2                        2
     $sdffe_3                        1

=== mkDelayWorker32B ===

   Number of wires:               1165
   Number of wire bits:          19057
   Number of public wires:         837
   Number of public wire bits:   18585
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                719
     $add_11                         6
     $add_14                         1
     $add_2                          8
     $add_20                         4
     $add_3                          1
     $add_32                        13
     $add_8                          2
     $and_1                          8
     $dff_3                          1
     $dff_6                          1
     $dff_7                          1
     $dffe_32                        7
     $eq_11                          2
     $eq_12                          3
     $eq_16                          3
     $eq_2                          18
     $eq_20                         19
     $eq_3                          15
     $eq_4                           1
     $ge_32                          2
     $gt_2                           2
     $gt_20                          1
     $gt_8                           1
     $logic_and_1                  204
     $logic_not_1                   31
     $logic_not_12                   1
     $logic_not_16                   3
     $logic_not_2                    8
     $logic_not_20                   1
     $logic_not_24                   4
     $logic_not_3                    2
     $logic_not_32                   1
     $logic_not_4                    1
     $logic_or_1                    98
     $mux_1                         11
     $mux_10                         2
     $mux_12                         3
     $mux_128                        1
     $mux_14                         2
     $mux_146                        2
     $mux_15                         3
     $mux_16                         4
     $mux_2                         14
     $mux_20                         4
     $mux_256                        4
     $mux_3                          1
     $mux_313                        3
     $mux_32                        10
     $mux_34                         3
     $mux_52                         3
     $mux_8                          5
     $mux_9                          1
     $ne_1                           2
     $ne_11                          4
     $ne_16                          1
     $ne_2                          10
     $ne_3                           6
     $ne_32                          2
     $not_1                          1
     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram      2
     $pmux_1                         2
     $pmux_128                       2
     $pmux_146                       2
     $pmux_3                         1
     $pmux_313                       2
     $pmux_32                        2
     $pmux_34                        3
     $pmux_52                        2
     $reduce_and_128                 2
     $reduce_and_131                 1
     $reduce_and_256                 2
     $reduce_and_313                 1
     $reduce_and_32                  2
     $reduce_and_60                  1
     $reduce_bool_12                 1
     $reduce_bool_16                 3
     $reduce_bool_2                  8
     $reduce_bool_24                 1
     $reduce_bool_3                  2
     $reduce_or_2                    1
     $reduce_or_3                    1
     $reduce_or_4                    1
     $sdff_1                         6
     $sdff_20                        1
     $sdff_7                         1
     $sdffe_1                       15
     $sdffe_11                       4
     $sdffe_12                       1
     $sdffe_14                       1
     $sdffe_146                      2
     $sdffe_15                       1
     $sdffe_16                       3
     $sdffe_2                       10
     $sdffe_20                       2
     $sdffe_268                      2
     $sdffe_3                        3
     $sdffe_313                      2
     $sdffe_32                      16
     $sdffe_34                       2
     $sdffe_52                       2
     $sdffe_9                        1
     $sub_12                         1
     $sub_16                         3
     $sub_2                          6
     $xor_20                         1
     $xor_8                          1
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_x                     1
     arSRLFIFO_a                     1
     arSRLFIFO_b                     1
     arSRLFIFO_c                     1
     arSRLFIFO_d                     1

=== design hierarchy ===

   mkDelayWorker32B                  1
     $paramod$d85aaca54bcf0da34d73bd45e5702b091208a1fc\dual_port_ram      2
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_f             1
         $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram      1
     SizedFIFO_b                     1
       generic_fifo_sc_g             1
         $paramod$204b100ee0c0bb69566d1d462d247eed36eba337\dual_port_ram      1
     SizedFIFO_x                     1
       generic_fifo_sc_x             1
         $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      1
     arSRLFIFO_a                     1
       generic_fifo_sc_a             1
         $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     arSRLFIFO_b                     1
       generic_fifo_sc_b             1
         $paramod$20e56080ec181dbbbeb5e96c6443f519667f1b2d\dual_port_ram      1
     arSRLFIFO_c                     1
       generic_fifo_sc_c             1
         $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1
     arSRLFIFO_d                     1
       generic_fifo_sc_d             1
         $paramod$9d532e1247fd046db4594eb5930a19efcf851bc8\dual_port_ram      1

   Number of wires:               2100
   Number of wire bits:          38523
   Number of public wires:        1238
   Number of public wire bits:   29389
   Number of memories:               9
   Number of memory bits:         7781
   Number of processes:              0
   Number of cells:               1395
     $add_11                         6
     $add_14                         1
     $add_2                         11
     $add_20                         4
     $add_3                          9
     $add_32                        13
     $add_4                         16
     $add_5                          8
     $add_8                          2
     $and_1                        183
     $dff_3                          1
     $dff_6                          1
     $dff_7                          1
     $dffe_128                       4
     $dffe_131                       2
     $dffe_256                       4
     $dffe_313                       2
     $dffe_32                       11
     $dffe_60                        2
     $eq_11                          2
     $eq_12                          3
     $eq_16                          3
     $eq_2                          22
     $eq_20                         19
     $eq_3                          23
     $eq_4                          17
     $ge_32                         16
     $gt_2                           2
     $gt_20                          1
     $gt_8                           1
     $le_32                         14
     $logic_and_1                  204
     $logic_not_1                   66
     $logic_not_12                   1
     $logic_not_16                   3
     $logic_not_2                    8
     $logic_not_20                   1
     $logic_not_24                   4
     $logic_not_3                    2
     $logic_not_32                   1
     $logic_not_4                    1
     $logic_or_1                    98
     $lt_32                         14
     $memrd                         18
     $memwr_v2                      18
     $mux_1                        113
     $mux_10                         6
     $mux_12                         3
     $mux_128                        5
     $mux_131                        2
     $mux_14                         2
     $mux_146                        2
     $mux_15                         3
     $mux_16                         4
     $mux_2                         16
     $mux_20                         4
     $mux_256                        8
     $mux_3                          7
     $mux_313                        5
     $mux_32                        14
     $mux_34                         3
     $mux_4                         12
     $mux_5                          8
     $mux_52                         3
     $mux_60                         2
     $mux_8                          5
     $mux_9                          1
     $ne_1                           2
     $ne_11                          4
     $ne_16                          1
     $ne_2                          13
     $ne_3                          12
     $ne_32                          2
     $ne_4                          12
     $not_1                          8
     $or_1                          14
     $or_2                           7
     $pmux_1                         2
     $pmux_128                       2
     $pmux_146                       2
     $pmux_3                         1
     $pmux_313                       2
     $pmux_32                        2
     $pmux_34                        3
     $pmux_52                        2
     $reduce_and_128                 2
     $reduce_and_131                 1
     $reduce_and_256                 2
     $reduce_and_313                 1
     $reduce_and_32                  2
     $reduce_and_60                  1
     $reduce_bool_12                 1
     $reduce_bool_16                 3
     $reduce_bool_2                 57
     $reduce_bool_24                 1
     $reduce_bool_3                  2
     $reduce_or_2                    8
     $reduce_or_3                    1
     $reduce_or_4                    1
     $sdff_1                         6
     $sdff_20                        1
     $sdff_7                         1
     $sdffe_1                       57
     $sdffe_11                       4
     $sdffe_12                       1
     $sdffe_14                       1
     $sdffe_146                      2
     $sdffe_15                       1
     $sdffe_16                       3
     $sdffe_2                       12
     $sdffe_20                       2
     $sdffe_268                      2
     $sdffe_3                        8
     $sdffe_313                      2
     $sdffe_32                      16
     $sdffe_34                       2
     $sdffe_4                       10
     $sdffe_5                        4
     $sdffe_52                       2
     $sdffe_9                        1
     $sub_12                         1
     $sub_16                         3
     $sub_2                          6
     $xor_20                         1
     $xor_8                          1

