0.6
2019.2
Nov  6 2019
21:57:16
D:/Project/FPGA/FPGA/EDAdesign/SequenceDetector/SequenceDetector.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA/FPGA/EDAdesign/SequenceDetector/SequenceDetector.srcs/sources_1/new/detector.v,1689670928,verilog,,D:/Project/FPGA/FPGA/EDAdesign/SequenceDetector/SequenceDetector.srcs/sources_1/new/detector_top.v,,detector,,,,,,,,
D:/Project/FPGA/FPGA/EDAdesign/SequenceDetector/SequenceDetector.srcs/sources_1/new/detector_top.v,1689670925,verilog,,,,detector_top,,,,,,,,
