# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica3.srcs/sources_1/new/SRCompleto.vhd" \
"../../../../Practica3.srcs/sim_1/new/SimSumadorRestador.vhd" \

# Do not sort compile order
nosort
