{"sha": "5a8d95cc43f3ff425fa58bf4025a8527320fb46c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWE4ZDk1Y2M0M2YzZmY0MjVmYTU4YmY0MDI1YTg1MjczMjBmYjQ2Yw==", "commit": {"author": {"name": "Shaokun Zhang", "email": "zhangshaokun@hisilicon.com", "date": "2018-12-19T10:08:50Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2018-12-19T10:08:50Z"}, "message": "[aarch64] Correct architecture for tsv110.\n\nFor HiSilicon's tsv110 cpu core, it supports some v8_4A features, but\nsome mandatory features are not implemented.\n\n2018-12-19  Shaokun Zhang  <zhangshaokun@hisilicon.com>\n\n\t* config/aarch64/aarch64-cores.def (tsv110): Fix architecture.  This\n\tpart is really Armv8.2 with some permitted Armv8.4 extensions.\n\nFrom-SVN: r267255", "tree": {"sha": "e3f95c34cc0f49950e1ab9641beb9660d0ded8ea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e3f95c34cc0f49950e1ab9641beb9660d0ded8ea"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5a8d95cc43f3ff425fa58bf4025a8527320fb46c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5a8d95cc43f3ff425fa58bf4025a8527320fb46c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5a8d95cc43f3ff425fa58bf4025a8527320fb46c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5a8d95cc43f3ff425fa58bf4025a8527320fb46c/comments", "author": {"login": "zhangshk", "id": 25894465, "node_id": "MDQ6VXNlcjI1ODk0NDY1", "avatar_url": "https://avatars.githubusercontent.com/u/25894465?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhangshk", "html_url": "https://github.com/zhangshk", "followers_url": "https://api.github.com/users/zhangshk/followers", "following_url": "https://api.github.com/users/zhangshk/following{/other_user}", "gists_url": "https://api.github.com/users/zhangshk/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhangshk/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhangshk/subscriptions", "organizations_url": "https://api.github.com/users/zhangshk/orgs", "repos_url": "https://api.github.com/users/zhangshk/repos", "events_url": "https://api.github.com/users/zhangshk/events{/privacy}", "received_events_url": "https://api.github.com/users/zhangshk/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a62fd9ddaf60decd1dd2016220e142fd5c1d8b73", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a62fd9ddaf60decd1dd2016220e142fd5c1d8b73", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a62fd9ddaf60decd1dd2016220e142fd5c1d8b73"}], "stats": {"total": 11, "additions": 8, "deletions": 3}, "files": [{"sha": "524ad19285f5fa351d11e7cc7e806cb9d123f226", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5a8d95cc43f3ff425fa58bf4025a8527320fb46c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5a8d95cc43f3ff425fa58bf4025a8527320fb46c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5a8d95cc43f3ff425fa58bf4025a8527320fb46c", "patch": "@@ -1,3 +1,8 @@\n+2018-12-19  Shaokun Zhang  <zhangshaokun@hisilicon.com>\n+\n+\t* config/aarch64/aarch64-cores.def (tsv110): Fix architecture.  This\n+\tpart is really Armv8.2 with some permitted Armv8.4 extensions.\n+\n 2018-12-19  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR target/88541"}, {"sha": "20f4924e084d5a3dfc7dac69edb6a51ec28105a8", "filename": "gcc/config/aarch64/aarch64-cores.def", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5a8d95cc43f3ff425fa58bf4025a8527320fb46c/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5a8d95cc43f3ff425fa58bf4025a8527320fb46c/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-cores.def?ref=5a8d95cc43f3ff425fa58bf4025a8527320fb46c", "patch": "@@ -96,10 +96,10 @@ AARCH64_CORE(\"cortex-a75\",  cortexa75, cortexa57, 8_2A,  AARCH64_FL_FOR_ARCH8_2\n AARCH64_CORE(\"cortex-a76\",  cortexa76, cortexa57, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD, cortexa72, 0x41, 0xd0b, -1)\n AARCH64_CORE(\"ares\",  ares, cortexa57, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_F16 | AARCH64_FL_RCPC | AARCH64_FL_DOTPROD | AARCH64_FL_PROFILE, cortexa72, 0x41, 0xd0c, -1)\n \n-/* ARMv8.4-A Architecture Processors.  */\n-\n /* HiSilicon ('H') cores. */\n-AARCH64_CORE(\"tsv110\",     tsv110,    cortexa57,    8_4A, AARCH64_FL_FOR_ARCH8_4 | AARCH64_FL_CRYPTO | AARCH64_FL_F16 | AARCH64_FL_AES | AARCH64_FL_SHA2, tsv110,   0x48, 0xd01, -1)\n+AARCH64_CORE(\"tsv110\",  tsv110, cortexa57, 8_2A,  AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_CRYPTO | AARCH64_FL_F16 | AARCH64_FL_AES | AARCH64_FL_SHA2, tsv110,   0x48, 0xd01, -1)\n+\n+/* ARMv8.4-A Architecture Processors.  */\n \n /* Qualcomm ('Q') cores. */\n AARCH64_CORE(\"saphira\",     saphira,    saphira,    8_4A,  AARCH64_FL_FOR_ARCH8_4 | AARCH64_FL_CRYPTO | AARCH64_FL_RCPC, saphira,   0x51, 0xC01, -1)"}]}