INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Clk_division1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_division1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/Gyro_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gyro_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/imports/new/IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Driver
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/UART_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_send
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sources_1/new/clk_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProject/Shake_1/Shake_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
