
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003635                       # Number of seconds simulated
sim_ticks                                  3635349288                       # Number of ticks simulated
final_tick                               575166386964                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 368055                       # Simulator instruction rate (inst/s)
host_op_rate                                   473391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 311304                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927500                       # Number of bytes of host memory used
host_seconds                                 11677.80                       # Real time elapsed on the host
sim_insts                                  4298075477                       # Number of instructions simulated
sim_ops                                    5528163245                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       495744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       156160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       336256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1349248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       333184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            333184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2659                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3873                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2627                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10541                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2603                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2603                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1478813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     93622916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1478813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    136367639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1337973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     42955982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1408393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     92496201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               371146730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1478813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1478813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1337973                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1408393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5703991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          91651166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               91651166                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          91651166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1478813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     93622916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1478813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    136367639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1337973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     42955982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1408393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     92496201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              462797896                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8717865                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855444                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489048                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189346                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1437324                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384033                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200398                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5735                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15856936                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855444                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584431                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876876                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        426524                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721427                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7971904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.292471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.282839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4613462     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600995      7.54%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294093      3.69%     69.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221585      2.78%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182217      2.29%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160089      2.01%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54085      0.68%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195427      2.45%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649951     20.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7971904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.327539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.818901                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624392                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       402790                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244912                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16268                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683541                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313437                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2851                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17727743                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4427                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683541                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775944                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         211921                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45754                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108272                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       146465                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171663                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71091                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22738407                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78179704                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78179704                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7834959                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2157                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1158                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           370691                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7729                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       232355                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17579                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4664382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12668807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7971904                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.853372                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2900409     36.38%     36.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1675143     21.01%     57.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       872654     10.95%     68.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999701     12.54%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       734442      9.21%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478433      6.00%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203866      2.56%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60647      0.76%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46609      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7971904                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58522     73.07%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12651     15.80%     88.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8917     11.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809694     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109427      0.79%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359933     17.14%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       490034      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770084                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.579525                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80090                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35609736                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20813615                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13287971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850174                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22517                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739848                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155146                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683541                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         143081                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8020                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16149129                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627927                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594904                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1143                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          113                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206939                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468317                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257914                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301762                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735578                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018150                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            477664                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.544910                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313372                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13287971                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997169                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19696820                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.524223                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406013                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4779079                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187581                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7288363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.560046                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.282649                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3452532     47.37%     47.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532214     21.02%     68.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836249     11.47%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304872      4.18%     84.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263187      3.61%     87.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117621      1.61%     89.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282915      3.88%     93.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77672      1.07%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421101      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7288363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421101                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23016420                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32982905                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 745961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871787                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871787                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147070                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147070                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62360251                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17446050                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18282228                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8717865                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2802617                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2274678                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       191462                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1163551                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1101284                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297960                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8306                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2935552                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15445344                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2802617                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1399244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3259554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1006622                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        754755                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1445116                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7760579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.452872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4501025     58.00%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          205286      2.65%     60.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          232211      2.99%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          421919      5.44%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191179      2.46%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          293208      3.78%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160338      2.07%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135843      1.75%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1619570     20.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7760579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.321480                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.771689                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3097016                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       712293                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3110535                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        31856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        808874                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       476466                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1864                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18381121                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4445                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        808874                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3266802                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151916                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       327170                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2968569                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       237243                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17657376                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4364                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127002                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          447                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24734204                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     82251177                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     82251177                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15199872                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9534332                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3765                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2282                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           609239                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1645718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       840801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11810                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       304941                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16591784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13354161                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26481                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5608552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16789135                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7760579                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.720769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914004                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2862864     36.89%     36.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1591854     20.51%     57.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1106025     14.25%     71.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       756733      9.75%     81.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       623124      8.03%     89.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       340998      4.39%     93.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       336239      4.33%     98.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        76798      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65944      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7760579                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          97215     77.32%     77.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13353     10.62%     87.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15154     12.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11137280     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188824      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1471      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1331218      9.97%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       695368      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13354161                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.531816                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125726                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009415                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34621108                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22204243                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12967430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13479887                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25896                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       643225                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212687                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        808874                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60375                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8793                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16595551                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1645718                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       840801                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2267                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223020                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13101615                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1241328                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       252546                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1911369                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1855789                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            670041                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.502847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12977482                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12967430                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8488384                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23818855                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.487455                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356372                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8909050                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10942007                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5653582                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3005                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       193951                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6951705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.574003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2889162     41.56%     41.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1827630     26.29%     67.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       749163     10.78%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       374221      5.38%     84.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382051      5.50%     89.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       151755      2.18%     91.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165327      2.38%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84721      1.22%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       327675      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6951705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8909050                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10942007                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1630607                       # Number of memory references committed
system.switch_cpus1.commit.loads              1002493                       # Number of loads committed
system.switch_cpus1.commit.membars               1494                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1573237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9857792                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       222630                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       327675                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23219476                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34000768                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 957286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8909050                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10942007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8909050                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.978540                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.978540                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.021930                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.021930                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58899304                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17930461                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17007757                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3000                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8717865                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3110114                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2535073                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210923                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1270634                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1212970                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          328042                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9287                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3257708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16967364                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3110114                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1541012                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3761622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1083299                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        738949                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1596094                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8628762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.432051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4867140     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          389157      4.51%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          389765      4.52%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          482032      5.59%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          150440      1.74%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          189625      2.20%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          159332      1.85%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          145239      1.68%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1856032     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8628762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356752                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.946275                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3417313                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       711764                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3595778                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33763                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        870143                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525300                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20226744                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1956                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        870143                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3572201                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49397                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       483545                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3472283                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       181184                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19529256                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        111717                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27423820                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90989654                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90989654                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17019240                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10404539                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1918                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           500268                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1807639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       935913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8436                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       286232                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18357156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3623                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14778223                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30699                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6123769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18498408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          171                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8628762                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.712670                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.904580                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3242417     37.58%     37.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1737544     20.14%     57.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1159199     13.43%     71.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       807078      9.35%     80.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       802345      9.30%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386453      4.48%     94.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       365573      4.24%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59260      0.69%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68893      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8628762                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93412     75.46%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15630     12.63%     88.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14740     11.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12352210     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       184957      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1689      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1461075      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       778292      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14778223                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.695165                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             123782                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008376                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38339688                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24484668                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14367319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14902005                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17781                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       697039                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230753                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        870143                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27002                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4263                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18360779                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        39844                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1807639                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       935913                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1903                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       127641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       246967                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14523894                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1364249                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       254328                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2116367                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2074239                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            752118                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.665992                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14383733                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14367319                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9327948                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26326535                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.648032                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354317                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9899253                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12202613                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6158190                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212436                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7758619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.572782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.144615                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3220940     41.51%     41.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2044338     26.35%     67.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832266     10.73%     78.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       451910      5.82%     84.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       395951      5.10%     89.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       160943      2.07%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181107      2.33%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       106460      1.37%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364704      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7758619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9899253                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12202613                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1815753                       # Number of memory references committed
system.switch_cpus2.commit.loads              1110596                       # Number of loads committed
system.switch_cpus2.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1770586                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10985032                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       252233                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364704                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25754549                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37592596                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  89103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9899253                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12202613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9899253                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.880659                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.880659                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.135513                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.135513                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65193430                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19969786                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18684671                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8717865                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2895362                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2355242                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194936                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1197539                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1119214                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305839                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8648                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2890230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15982174                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2895362                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1425053                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3517115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1045817                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        864971                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1415720                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8119554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.435350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.283746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4602439     56.68%     56.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          309187      3.81%     60.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          248421      3.06%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          603895      7.44%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          160586      1.98%     72.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219075      2.70%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          150395      1.85%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88295      1.09%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1737261     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8119554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.332118                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.833267                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3016494                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       852712                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3381660                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21720                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        846962                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       494135                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19140425                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1450                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        846962                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3237349                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         115646                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       418364                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3177999                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       323229                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18462099                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          337                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        129975                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25822266                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86189935                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86189935                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15825928                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9996207                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3951                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2401                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           905642                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1735246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       899788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18299                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       304242                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17429155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13824879                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28558                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6008445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18483495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8119554                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.702665                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3016835     37.16%     37.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1681458     20.71%     57.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1091028     13.44%     71.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       812483     10.01%     81.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       706652      8.70%     90.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       366385      4.51%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       314984      3.88%     98.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62353      0.77%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67376      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8119554                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81649     69.59%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17858     15.22%     84.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17826     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11491770     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192863      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1381360      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       757344      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13824879                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.585810                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117336                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008487                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35915205                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23441742                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13466793                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13942215                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        52913                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       687283                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227965                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        846962                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          67756                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7879                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17433108                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1735246                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       899788                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2379                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       228891                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13601967                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1292472                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       222911                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2030220                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1917183                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            737748                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.560241                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13476173                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13466793                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8754184                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24875268                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.544735                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351923                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9273241                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11397421                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6035710                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198140                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7272592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.567175                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.126520                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2993647     41.16%     41.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1937807     26.65%     67.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       781943     10.75%     78.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       450011      6.19%     84.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358843      4.93%     89.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150280      2.07%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       177217      2.44%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87131      1.20%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       335713      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7272592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9273241                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11397421                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1719786                       # Number of memory references committed
system.switch_cpus3.commit.loads              1047963                       # Number of loads committed
system.switch_cpus3.commit.membars               1568                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1634761                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10272690                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232352                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       335713                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24369854                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35713940                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 598311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9273241                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11397421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9273241                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.940110                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.940110                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.063706                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.063706                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61191054                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18602116                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17650824                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3148                       # number of misc regfile writes
system.l20.replacements                          2704                       # number of replacements
system.l20.tagsinuse                      1023.535506                       # Cycle average of tags in use
system.l20.total_refs                           19890                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3728                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.335300                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.407988                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.399946                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   710.257221                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           292.470352                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.011133                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.693611                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.285616                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999546                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2767                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2771                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             587                       # number of Writeback hits
system.l20.Writeback_hits::total                  587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2791                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2795                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2791                       # number of overall hits
system.l20.overall_hits::total                   2795                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2659                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2701                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2659                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2701                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2659                       # number of overall misses
system.l20.overall_misses::total                 2701                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     14072781                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    423978045                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      438050826                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     14072781                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    423978045                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       438050826                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     14072781                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    423978045                       # number of overall miss cycles
system.l20.overall_miss_latency::total      438050826                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5426                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5472                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5450                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5496                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5450                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5496                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.490048                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.493604                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.487890                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.491448                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.487890                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.491448                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 335066.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159450.186160                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 162180.979637                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 335066.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159450.186160                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 162180.979637                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 335066.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159450.186160                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 162180.979637                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 353                       # number of writebacks
system.l20.writebacks::total                      353                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2659                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2701                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2659                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2701                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2659                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2701                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13592030                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    393620063                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    407212093                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13592030                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    393620063                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    407212093                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13592030                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    393620063                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    407212093                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.490048                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.493604                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.487890                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.491448                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.487890                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.491448                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 323619.761905                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148033.118842                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150763.455387                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 323619.761905                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148033.118842                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150763.455387                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 323619.761905                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148033.118842                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150763.455387                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3917                       # number of replacements
system.l21.tagsinuse                      1022.887801                       # Cycle average of tags in use
system.l21.total_refs                           21826                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4941                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.417324                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.294623                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.556917                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   699.568236                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           302.468025                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008100                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.012263                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.683172                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.295379                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998914                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2751                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2755                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             778                       # number of Writeback hits
system.l21.Writeback_hits::total                  778                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2793                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2797                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2793                       # number of overall hits
system.l21.overall_hits::total                   2797                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3862                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3904                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3873                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3915                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3873                       # number of overall misses
system.l21.overall_misses::total                 3915                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      9324089                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    701168746                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      710492835                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1851316                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1851316                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      9324089                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    703020062                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       712344151                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      9324089                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    703020062                       # number of overall miss cycles
system.l21.overall_miss_latency::total      712344151                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6613                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6659                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          778                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              778                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6666                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6712                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6666                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6712                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.584001                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.586274                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.207547                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.207547                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.581008                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.583284                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.581008                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.583284                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 222002.119048                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 181555.863801                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 181990.992572                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 168301.454545                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 168301.454545                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 222002.119048                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 181518.218952                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 181952.528991                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 222002.119048                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 181518.218952                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 181952.528991                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 526                       # number of writebacks
system.l21.writebacks::total                      526                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3862                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3904                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3873                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3915                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3873                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3915                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      8841366                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    656604884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    665446250                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1724914                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1724914                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      8841366                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    658329798                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    667171164                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      8841366                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    658329798                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    667171164                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.584001                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.586274                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.207547                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.207547                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.581008                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.583284                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.581008                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.583284                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 210508.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 170016.800621                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 170452.420594                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 156810.363636                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 156810.363636                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 210508.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 169979.292022                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 170414.090421                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 210508.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 169979.292022                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 170414.090421                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1260                       # number of replacements
system.l22.tagsinuse                      1022.854071                       # Cycle average of tags in use
system.l22.total_refs                           64214                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2284                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.114711                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.099150                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    19.683625                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   452.885773                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           539.185522                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010839                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.019222                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.442271                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.526548                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998881                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2517                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2518                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             843                       # number of Writeback hits
system.l22.Writeback_hits::total                  843                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2556                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2557                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2556                       # number of overall hits
system.l22.overall_hits::total                   2557                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1220                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1258                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1220                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1258                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1220                       # number of overall misses
system.l22.overall_misses::total                 1258                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     21424053                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    204460658                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      225884711                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     21424053                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    204460658                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       225884711                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     21424053                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    204460658                       # number of overall miss cycles
system.l22.overall_miss_latency::total      225884711                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3737                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3776                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          843                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              843                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3776                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3815                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3776                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3815                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.326465                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.333157                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.323093                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.329751                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.323093                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.329751                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 563790.868421                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167590.703279                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 179558.593800                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 563790.868421                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167590.703279                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 179558.593800                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 563790.868421                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167590.703279                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 179558.593800                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 535                       # number of writebacks
system.l22.writebacks::total                      535                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1220                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1258                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1220                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1258                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1220                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1258                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     20990167                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    190518811                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    211508978                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     20990167                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    190518811                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    211508978                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     20990167                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    190518811                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    211508978                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.326465                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.333157                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.323093                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.329751                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.323093                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.329751                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 552372.815789                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156162.959836                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 168131.143084                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 552372.815789                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156162.959836                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 168131.143084                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 552372.815789                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156162.959836                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 168131.143084                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2674                       # number of replacements
system.l23.tagsinuse                      1022.986243                       # Cycle average of tags in use
system.l23.total_refs                           35037                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3698                       # Sample count of references to valid blocks.
system.l23.avg_refs                          9.474581                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           14.859226                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.904409                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   703.164627                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           295.057981                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014511                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009672                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.686684                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.288143                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999010                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2552                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2553                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1718                       # number of Writeback hits
system.l23.Writeback_hits::total                 1718                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2600                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2601                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2600                       # number of overall hits
system.l23.overall_hits::total                   2601                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2627                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2667                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2627                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2667                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2627                       # number of overall misses
system.l23.overall_misses::total                 2667                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     19218587                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    410917577                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      430136164                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     19218587                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    410917577                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       430136164                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     19218587                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    410917577                       # number of overall miss cycles
system.l23.overall_miss_latency::total      430136164                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5179                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5220                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1718                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1718                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5227                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5268                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5227                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5268                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.507241                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.510920                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.502583                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.506264                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.502583                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.506264                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 480464.675000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 156420.851542                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 161280.901387                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 480464.675000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 156420.851542                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 161280.901387                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 480464.675000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 156420.851542                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 161280.901387                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1189                       # number of writebacks
system.l23.writebacks::total                     1189                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2627                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2667                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2627                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2667                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2627                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2667                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18762731                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    380928740                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    399691471                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18762731                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    380928740                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    399691471                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18762731                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    380928740                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    399691471                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.507241                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.510920                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.502583                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.506264                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.502583                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.506264                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 469068.275000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 145005.230301                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149865.568429                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 469068.275000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 145005.230301                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149865.568429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 469068.275000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 145005.230301                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149865.568429                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               556.490337                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753893                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776159.384752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.312842                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.177495                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066206                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825605                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891811                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721372                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721372                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721372                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721372                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721372                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721372                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16269471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16269471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16269471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16269471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16269471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16269471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721427                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721427                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721427                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721427                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 295808.563636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 295808.563636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 295808.563636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 295808.563636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 295808.563636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 295808.563636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14256009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14256009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14256009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14256009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14256009                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14256009                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 309913.239130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 309913.239130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 309913.239130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 309913.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 309913.239130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 309913.239130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5450                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249291                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5706                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39125.357694                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.432766                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.567234                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786847                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213153                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054837                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054837                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492425                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492425                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492425                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492425                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19043                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19111                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19111                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19111                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19111                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2288442038                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2288442038                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2046291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2046291                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2290488329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2290488329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2290488329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2290488329                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511536                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511536                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511536                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009182                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009182                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007609                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120172.348790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120172.348790                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30092.514706                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30092.514706                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119851.830307                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119851.830307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119851.830307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119851.830307                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          587                       # number of writebacks
system.cpu0.dcache.writebacks::total              587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13617                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13617                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13661                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13661                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13661                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13661                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5426                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    449634697                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449634697                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       455118                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       455118                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    450089815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    450089815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    450089815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    450089815                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82866.696830                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82866.696830                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18963.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18963.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 82585.287156                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82585.287156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 82585.287156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82585.287156                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.351693                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088418409                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101193.839768                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.351693                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066269                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822679                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1445058                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1445058                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1445058                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1445058                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1445058                       # number of overall hits
system.cpu1.icache.overall_hits::total        1445058                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     13010551                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13010551                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     13010551                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13010551                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     13010551                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13010551                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1445116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1445116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1445116                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1445116                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1445116                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1445116                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 224319.844828                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 224319.844828                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 224319.844828                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 224319.844828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 224319.844828                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 224319.844828                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      9589282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9589282                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      9589282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9589282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      9589282                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9589282                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 208462.652174                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 208462.652174                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 208462.652174                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 208462.652174                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 208462.652174                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 208462.652174                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6666                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177605666                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6922                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25658.143022                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.831249                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.168751                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886060                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113940                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       967306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         967306                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       624881                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        624881                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1500                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1592187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1592187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1592187                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1592187                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13648                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13648                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          174                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13822                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13822                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1639321919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1639321919                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8429144                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8429144                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1647751063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1647751063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1647751063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1647751063                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       980954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       980954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       625055                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       625055                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1606009                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1606009                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1606009                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1606009                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013913                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000278                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000278                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008606                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120114.443069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120114.443069                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48443.356322                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48443.356322                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119212.202503                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119212.202503                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119212.202503                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119212.202503                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          778                       # number of writebacks
system.cpu1.dcache.writebacks::total              778                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7035                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          121                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7156                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6613                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6666                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6666                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    727552732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    727552732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2791877                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2791877                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    730344609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    730344609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    730344609                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    730344609                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110018.559202                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110018.559202                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 52676.924528                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52676.924528                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109562.647615                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109562.647615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109562.647615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109562.647615                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.153864                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089557351                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2149028.305720                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.153864                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057939                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807939                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1596042                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1596042                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1596042                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1596042                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1596042                       # number of overall hits
system.cpu2.icache.overall_hits::total        1596042                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30010058                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30010058                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30010058                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30010058                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30010058                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30010058                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1596094                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1596094                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1596094                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1596094                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1596094                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1596094                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 577116.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 577116.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 577116.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 577116.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 577116.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 577116.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       165912                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        82956                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     21505880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21505880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     21505880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21505880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     21505880                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21505880                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 551432.820513                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 551432.820513                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 551432.820513                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 551432.820513                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 551432.820513                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 551432.820513                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3776                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161293010                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4032                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40003.226687                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.278928                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.721072                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864371                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135629                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1069693                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1069693                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       701450                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        701450                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1847                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1847                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1723                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1771143                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1771143                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1771143                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1771143                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7455                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7455                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7607                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7607                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7607                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7607                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    539189818                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    539189818                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5027662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5027662                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    544217480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    544217480                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    544217480                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    544217480                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1077148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1077148                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1778750                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1778750                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1778750                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1778750                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006921                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006921                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004277                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004277                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004277                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004277                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 72325.931321                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72325.931321                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33076.723684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33076.723684                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 71541.669515                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71541.669515                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 71541.669515                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71541.669515                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          843                       # number of writebacks
system.cpu2.dcache.writebacks::total              843                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3718                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3831                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3831                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3737                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3737                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3776                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3776                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3776                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3776                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    229036217                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    229036217                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       904499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       904499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    229940716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    229940716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    229940716                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    229940716                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003469                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002123                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002123                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 61288.792347                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 61288.792347                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23192.282051                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23192.282051                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 60895.316737                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60895.316737                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 60895.316737                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60895.316737                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.648562                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086501584                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109711.813592                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.648562                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061937                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821552                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1415668                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1415668                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1415668                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1415668                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1415668                       # number of overall hits
system.cpu3.icache.overall_hits::total        1415668                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     31363502                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     31363502                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     31363502                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     31363502                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     31363502                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     31363502                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1415720                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1415720                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1415720                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1415720                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1415720                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1415720                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 603144.269231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 603144.269231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 603144.269231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 603144.269231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 603144.269231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 603144.269231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     19363263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     19363263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     19363263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     19363263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     19363263                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     19363263                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 472274.707317                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 472274.707317                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 472274.707317                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 472274.707317                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 472274.707317                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 472274.707317                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5227                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170679472                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5483                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31128.847711                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.145251                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.854749                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.879474                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.120526                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       980515                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         980515                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       668112                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        668112                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1781                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1781                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1574                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1648627                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1648627                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1648627                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1648627                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13632                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13632                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          405                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          405                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14037                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14037                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14037                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14037                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1518374513                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1518374513                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     36131485                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     36131485                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1554505998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1554505998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1554505998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1554505998                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       994147                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       994147                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       668517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       668517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1662664                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1662664                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1662664                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1662664                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013712                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013712                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000606                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000606                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008442                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008442                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008442                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008442                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111383.106881                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111383.106881                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 89213.543210                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89213.543210                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110743.463561                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110743.463561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110743.463561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110743.463561                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       160578                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        80289                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1718                       # number of writebacks
system.cpu3.dcache.writebacks::total             1718                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8453                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8453                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          357                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8810                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8810                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8810                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8810                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5179                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5179                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5227                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5227                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5227                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5227                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    437803968                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    437803968                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       968311                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       968311                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    438772279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    438772279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    438772279                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    438772279                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005209                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005209                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003144                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003144                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003144                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003144                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84534.459934                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84534.459934                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20173.145833                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20173.145833                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 83943.424335                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83943.424335                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 83943.424335                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83943.424335                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
