

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_23_3'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  0.530 us|  0.530 us|  105|  105|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_3  |      103|      103|         5|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    196|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     173|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     173|    264|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_80_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln24_fu_90_p2    |         +|   0|  0|  17|          14|          14|
    |z_1_fu_119_p2        |         +|   0|  0|  39|          32|          32|
    |z_fu_114_p2          |         -|   0|  0|  39|          32|          32|
    |icmp_ln23_fu_74_p2   |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln27_fu_109_p2  |      icmp|   0|  0|  39|          32|           1|
    |z_2_fu_124_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 196|         126|         120|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    7|         14|
    |k_fu_32                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_143                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gold_addr_reg_153                 |  14|   0|   14|          0|
    |k_fu_32                           |   7|   0|    7|          0|
    |m_reg_159                         |   1|   0|    1|          0|
    |temp_reg_164                      |  32|   0|   32|          0|
    |z_2_reg_171                       |  32|   0|   32|          0|
    |gold_addr_reg_153                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 173|  32|  123|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_23_3|  return value|
|mean_address0  |  out|   14|   ap_memory|                           mean|         array|
|mean_ce0       |  out|    1|   ap_memory|                           mean|         array|
|mean_q0        |   in|    1|   ap_memory|                           mean|         array|
|gold_address0  |  out|   14|   ap_memory|                           gold|         array|
|gold_ce0       |  out|    1|   ap_memory|                           gold|         array|
|gold_we0       |  out|    1|   ap_memory|                           gold|         array|
|gold_d0        |  out|   32|   ap_memory|                           gold|         array|
|gold_address1  |  out|   14|   ap_memory|                           gold|         array|
|gold_ce1       |  out|    1|   ap_memory|                           gold|         array|
|gold_q1        |   in|   32|   ap_memory|                           gold|         array|
+---------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 0, i7 %k" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 9 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 11 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.87ns)   --->   "%icmp_ln23 = icmp_eq  i7 %k_1, i7 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 12 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %k_1, i7 1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 13 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body13.i.split, void %for.inc29.i.loopexit.exitStub" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %k_1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 15 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %zext_ln23, i14 9900" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:24->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 16 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln13 = store i7 %add_ln23, i7 %k" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 17 'store' 'store_ln13' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i14 %add_ln24" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:25->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 18 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i1 %mean, i64 0, i64 %zext_ln25" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:25->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 19 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%m = load i14 %mean_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:25->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 20 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln25" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:26->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 21 'getelementptr' 'gold_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%temp = load i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:26->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 22 'load' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%m = load i14 %mean_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:25->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 23 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10000> <RAM>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%temp = load i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:26->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 24 'load' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i1 %m" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 25 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_sgt  i32 %temp, i32 0" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:27->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 26 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%z = sub i32 %temp, i32 %zext_ln13" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:28->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 27 'sub' 'z' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.55ns)   --->   "%z_1 = add i32 %temp, i32 %zext_ln13" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:30->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 28 'add' 'z_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.69ns)   --->   "%z_2 = select i1 %icmp_ln27, i32 %z, i32 %z_1" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:27->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 29 'select' 'z_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 30 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:13->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 32 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %z_2, i14 %gold_addr" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:31->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 33 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body13.i" [benchmarks/jianyicheng/BNNKernel/src/inlined.cpp:23->benchmarks/jianyicheng/BNNKernel/src/bnn_tb.cpp:29]   --->   Operation 34 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 010000]
store_ln13             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
k_1                    (load             ) [ 000000]
icmp_ln23              (icmp             ) [ 011110]
add_ln23               (add              ) [ 000000]
br_ln23                (br               ) [ 000000]
zext_ln23              (zext             ) [ 000000]
add_ln24               (add              ) [ 011000]
store_ln13             (store            ) [ 000000]
zext_ln25              (zext             ) [ 000000]
mean_addr              (getelementptr    ) [ 010100]
gold_addr              (getelementptr    ) [ 010111]
m                      (load             ) [ 010010]
temp                   (load             ) [ 010010]
zext_ln13              (zext             ) [ 000000]
icmp_ln27              (icmp             ) [ 000000]
z                      (sub              ) [ 000000]
z_1                    (add              ) [ 000000]
z_2                    (select           ) [ 010001]
specpipeline_ln13      (specpipeline     ) [ 000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000]
specloopname_ln23      (specloopname     ) [ 000000]
store_ln31             (store            ) [ 000000]
br_ln23                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mean">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="k_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="mean_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="14" slack="0"/>
<pin id="40" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="14" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="gold_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="14" slack="0"/>
<pin id="53" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="3"/>
<pin id="58" dir="0" index="1" bw="32" slack="1"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/2 store_ln31/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln13_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="k_1_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln23_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="7" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln23_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln23_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln24_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln13_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln25_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln13_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln27_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="z_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="z_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_1/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="z_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_2/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="k_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln23_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="3"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="143" class="1005" name="add_ln24_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="1"/>
<pin id="145" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="148" class="1005" name="mean_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="1"/>
<pin id="150" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="gold_addr_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="1"/>
<pin id="155" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="gold_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="m_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="164" class="1005" name="temp_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="171" class="1005" name="z_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="65"><net_src comp="49" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="71" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="71" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="80" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="106" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="109" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="114" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="119" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="32" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="142"><net_src comp="74" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="90" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="151"><net_src comp="36" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="156"><net_src comp="49" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="162"><net_src comp="43" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="167"><net_src comp="56" pin="7"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="174"><net_src comp="124" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gold | {5 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_23_3 : mean | {2 3 }
	Port: main_Pipeline_VITIS_LOOP_23_3 : gold | {2 3 }
  - Chain level:
	State 1
		store_ln13 : 1
		k_1 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		zext_ln23 : 2
		add_ln24 : 3
		store_ln13 : 3
	State 2
		mean_addr : 1
		m : 2
		gold_addr : 1
		temp : 2
	State 3
	State 4
		z : 1
		z_1 : 1
		z_2 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |  add_ln23_fu_80  |    0    |    14   |
|    add   |  add_ln24_fu_90  |    0    |    17   |
|          |    z_1_fu_119    |    0    |    39   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln23_fu_74 |    0    |    14   |
|          | icmp_ln27_fu_109 |    0    |    39   |
|----------|------------------|---------|---------|
|    sub   |     z_fu_114     |    0    |    39   |
|----------|------------------|---------|---------|
|  select  |    z_2_fu_124    |    0    |    32   |
|----------|------------------|---------|---------|
|          |  zext_ln23_fu_86 |    0    |    0    |
|   zext   | zext_ln25_fu_101 |    0    |    0    |
|          | zext_ln13_fu_106 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   194   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln24_reg_143|   14   |
|gold_addr_reg_153|   14   |
|icmp_ln23_reg_139|    1   |
|    k_reg_132    |    7   |
|    m_reg_159    |    1   |
|mean_addr_reg_148|   14   |
|   temp_reg_164  |   32   |
|   z_2_reg_171   |   32   |
+-----------------+--------+
|      Total      |   115  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_56 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   115  |   212  |
+-----------+--------+--------+--------+
