{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723544043414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723544043415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 18:14:02 2024 " "Processing started: Tue Aug 13 18:14:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723544043415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544043415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_led_v2 -c key_led_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_led_v2 -c key_led_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544043415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723544043977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723544043977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/mux_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/mux_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ctrl " "Found entity 1: mux_ctrl" {  } { { "../rtl/mux_ctrl.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/mux_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_led_v2_top " "Found entity 1: key_led_v2_top" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053654 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_filter_pulse.v(25) " "Verilog HDL warning at key_filter_pulse.v(25): extended using \"x\" or \"z\"" {  } { { "../rtl/key_filter_pulse.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_filter_pulse.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723544053657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/key_filter_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/key_filter_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter_pulse " "Found entity 1: key_filter_pulse" {  } { { "../rtl/key_filter_pulse.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_filter_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_filter.v(25) " "Verilog HDL warning at key_filter.v(25): extended using \"x\" or \"z\"" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_filter.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723544053660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/flow_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/flow_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_led " "Found entity 1: flow_led" {  } { { "../rtl/flow_led.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/flow_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/flash_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/flash_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_led_top " "Found entity 1: flash_led_top" {  } { { "../rtl/flash_led_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/flash_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/flash_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/flash_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_led " "Found entity 1: flash_led" {  } { { "../rtl/flash_led.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/flash_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/clk_div_2khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/clk_div_2khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2khz " "Found entity 1: clk_div_2khz" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/clk_div_2khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/breath_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/breath_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 breath_led_top " "Found entity 1: breath_led_top" {  } { { "../rtl/breath_led_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/breath_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/key_led_v2/rtl/breath_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/key_led_v2/rtl/breath_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 breath_led " "Found entity 1: breath_led" {  } { { "../rtl/breath_led.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/breath_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723544053677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544053677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag key_led_v2_top.v(19) " "Verilog HDL Implicit Net warning at key_led_v2_top.v(19): created implicit net for \"flag\"" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_led_v2_top " "Elaborating entity \"key_led_v2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723544053709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter_pulse key_filter_pulse:key_filter_pulse_inst " "Elaborating entity \"key_filter_pulse\" for hierarchy \"key_filter_pulse:key_filter_pulse_inst\"" {  } { { "../rtl/key_led_v2_top.v" "key_filter_pulse_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053711 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_filter_pulse.v(66) " "Verilog HDL Case Statement information at key_filter_pulse.v(66): all case item expressions in this case statement are onehot" {  } { { "../rtl/key_filter_pulse.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_filter_pulse.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1723544053712 "|key_led_v2_top|key_filter_pulse:key_filter_pulse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_led flow_led:flow_led_inst " "Elaborating entity \"flow_led\" for hierarchy \"flow_led:flow_led_inst\"" {  } { { "../rtl/key_led_v2_top.v" "flow_led_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led_top breath_led_top:breath_led_top_inst " "Elaborating entity \"breath_led_top\" for hierarchy \"breath_led_top:breath_led_top_inst\"" {  } { { "../rtl/key_led_v2_top.v" "breath_led_top_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led breath_led_top:breath_led_top_inst\|breath_led:breath_led_inst1 " "Elaborating entity \"breath_led\" for hierarchy \"breath_led_top:breath_led_top_inst\|breath_led:breath_led_inst1\"" {  } { { "../rtl/breath_led_top.v" "breath_led_inst1" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/breath_led_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_led flash_led:flash_led_inst " "Elaborating entity \"flash_led\" for hierarchy \"flash_led:flash_led_inst\"" {  } { { "../rtl/key_led_v2_top.v" "flash_led_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ctrl mux_ctrl:mux_ctrl_inst " "Elaborating entity \"mux_ctrl\" for hierarchy \"mux_ctrl:mux_ctrl_inst\"" {  } { { "../rtl/key_led_v2_top.v" "mux_ctrl_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_inst " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_inst\"" {  } { { "../rtl/key_led_v2_top.v" "seven_tube_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_2khz seven_tube:seven_tube_inst\|clk_div_2khz:clk_div_2khz_inst " "Elaborating entity \"clk_div_2khz\" for hierarchy \"seven_tube:seven_tube_inst\|clk_div_2khz:clk_div_2khz_inst\"" {  } { { "../rtl/seven_tube.v" "clk_div_2khz_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/seven_tube.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_2khz.v(17) " "Verilog HDL assignment warning at clk_div_2khz.v(17): truncated value with size 32 to match size of target (25)" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/clk_div_2khz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723544053742 "|key_led_v2_top|seven_tube:seven_tube_inst|clk_div_2khz:clk_div_2khz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_inst\|seg_ctrl:seg_ctrl_inst\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_inst" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/seven_tube.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544053743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seg_ctrl.v(14) " "Verilog HDL assignment warning at seg_ctrl.v(14): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/seg_ctrl.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723544053744 "|key_led_v2_top|seven_tube:seven_tube_inst|seg_ctrl:seg_ctrl_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[3\] " "Net \"led3\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[3\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[2\] " "Net \"led3\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[2\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053760 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[1\] " "Net \"led3\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[1\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053760 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723544053760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[3\] " "Net \"led3\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[3\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[2\] " "Net \"led3\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[2\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[1\] " "Net \"led3\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[1\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723544053761 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[3\] " "Net \"led3\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[3\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[2\] " "Net \"led3\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[2\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[1\] " "Net \"led3\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[1\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723544053761 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[3\] " "Net \"led3\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[3\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[2\] " "Net \"led3\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[2\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "led3\[1\] " "Net \"led3\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/key_led_v2_top.v" "led3\[1\]" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723544053761 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723544053761 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723544054158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723544054179 "|key_led_v2_top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723544054179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723544054240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "183 " "183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723544054482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/key_led_v2/prj/output_files/key_led_v2.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/key_led_v2/prj/output_files/key_led_v2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544054518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723544054607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723544054607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in " "No output dependent on input pin \"key_in\"" {  } { { "../rtl/key_led_v2_top.v" "" { Text "D:/git-repository/fpga_training/key_led_v2/rtl/key_led_v2_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723544054649 "|key_led_v2_top|key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723544054649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723544054649 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723544054649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723544054649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723544054649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723544054665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 18:14:14 2024 " "Processing ended: Tue Aug 13 18:14:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723544054665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723544054665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723544054665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723544054665 ""}
