
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012404  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a720  080126a8  080126a8  000226a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cdc8  0801cdc8  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801cdc8  0801cdc8  0002cdc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cdd0  0801cdd0  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cdd0  0801cdd0  0002cdd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801cdd4  0801cdd4  0002cdd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000548  24000000  0801cdd8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000eda8  24000560  0801d320  00030560  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  2400f308  0801d320  0003f308  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   00048274  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000080bd  00000000  00000000  000972a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0002d5b3  00000000  00000000  0009f35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b28  00000000  00000000  000cc918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00004b48  00000000  00000000  000ce440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00008af2  00000000  00000000  000d2f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00040bf7  00000000  00000000  000dba7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0018641d  00000000  00000000  0011c671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000c5  00000000  00000000  002a2a8e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006e40  00000000  00000000  002a2b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000560 	.word	0x24000560
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801268c 	.word	0x0801268c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000564 	.word	0x24000564
 80002dc:	0801268c 	.word	0x0801268c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 8000694:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 8000696:	4c05      	ldr	r4, [pc, #20]	; (80006ac <loadWPM+0x18>)
{
 8000698:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 800069a:	17c3      	asrs	r3, r0, #31
 800069c:	2100      	movs	r1, #0
 800069e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80006a2:	f7ff fe75 	bl	8000390 <__aeabi_uldivmod>
 80006a6:	6020      	str	r0, [r4, #0]

}
 80006a8:	bd10      	pop	{r4, pc}
 80006aa:	bf00      	nop
 80006ac:	24009a58 	.word	0x24009a58

080006b0 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80006b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

void DoKeyer(void)
{

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80006b2:	4c9e      	ldr	r4, [pc, #632]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80006b4:	6823      	ldr	r3, [r4, #0]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d12e      	bne.n	8000718 <HAL_TIM_PeriodElapsedCallback+0x68>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 80006ba:	4a9d      	ldr	r2, [pc, #628]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80006bc:	7812      	ldrb	r2, [r2, #0]
 80006be:	2a02      	cmp	r2, #2
 80006c0:	d029      	beq.n	8000716 <HAL_TIM_PeriodElapsedCallback+0x66>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 80006c2:	4d9c      	ldr	r5, [pc, #624]	; (8000934 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80006c4:	782a      	ldrb	r2, [r5, #0]
 80006c6:	2a05      	cmp	r2, #5
 80006c8:	d825      	bhi.n	8000716 <HAL_TIM_PeriodElapsedCallback+0x66>
 80006ca:	e8df f012 	tbh	[pc, r2, lsl #1]
 80006ce:	006f      	.short	0x006f
 80006d0:	00d6009e 	.word	0x00d6009e
 80006d4:	00ac0006 	.word	0x00ac0006
 80006d8:	003f      	.short	0x003f
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 80006da:	4a97      	ldr	r2, [pc, #604]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80006dc:	2001      	movs	r0, #1
 80006de:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	f000 80df 	beq.w	80008a4 <HAL_TIM_PeriodElapsedCallback+0x1f4>
 80006e6:	4f95      	ldr	r7, [pc, #596]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
	tx = tx_enable;
 80006e8:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 80006ea:	2300      	movs	r3, #0
			CarrierEnable(1);
 80006ec:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 80006ee:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80006f0:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 80006f2:	f002 fc05 	bl	8002f00 <CarrierEnable>
		TXSwitch(1);
 80006f6:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 80006f8:	2404      	movs	r4, #4
		TXSwitch(1);
 80006fa:	f002 fb9d 	bl	8002e38 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 80006fe:	f003 fe5d 	bl	80043bc <HAL_GetTick>
 8000702:	498f      	ldr	r1, [pc, #572]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8000704:	4a8f      	ldr	r2, [pc, #572]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000706:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 8000708:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800070a:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800070c:	7813      	ldrb	r3, [r2, #0]
 800070e:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8000712:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8000714:	7013      	strb	r3, [r2, #0]
}
 8000716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 8000718:	f003 fe50 	bl	80043bc <HAL_GetTick>
 800071c:	6823      	ldr	r3, [r4, #0]
 800071e:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8000722:	4290      	cmp	r0, r2
 8000724:	f200 80b7 	bhi.w	8000896 <HAL_TIM_PeriodElapsedCallback+0x1e6>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 8000728:	2b00      	cmp	r3, #0
 800072a:	d0c6      	beq.n	80006ba <HAL_TIM_PeriodElapsedCallback+0xa>
 800072c:	f003 fe46 	bl	80043bc <HAL_GetTick>
 8000730:	6823      	ldr	r3, [r4, #0]
 8000732:	4298      	cmp	r0, r3
 8000734:	d9c1      	bls.n	80006ba <HAL_TIM_PeriodElapsedCallback+0xa>
			TXSwitch(0);
 8000736:	2000      	movs	r0, #0
 8000738:	f002 fb7e 	bl	8002e38 <TXSwitch>
			semi_qsk_timeout = 0;
 800073c:	2200      	movs	r2, #0
						pk = Saved_pk;
 800073e:	4882      	ldr	r0, [pc, #520]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000740:	4982      	ldr	r1, [pc, #520]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000742:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 8000744:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 8000746:	6802      	ldr	r2, [r0, #0]
 8000748:	600a      	str	r2, [r1, #0]
 800074a:	e7b6      	b.n	80006ba <HAL_TIM_PeriodElapsedCallback+0xa>
	if(KEYER_DASH) {
 800074c:	2140      	movs	r1, #64	; 0x40
 800074e:	4880      	ldr	r0, [pc, #512]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000750:	f006 fdbe 	bl	80072d0 <HAL_GPIO_ReadPin>
 8000754:	b948      	cbnz	r0, 800076a <HAL_TIM_PeriodElapsedCallback+0xba>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 8000756:	4b7f      	ldr	r3, [pc, #508]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000758:	4a7a      	ldr	r2, [pc, #488]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	7811      	ldrb	r1, [r2, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	bf14      	ite	ne
 8000762:	2302      	movne	r3, #2
 8000764:	2301      	moveq	r3, #1
 8000766:	430b      	orrs	r3, r1
 8000768:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 800076a:	2180      	movs	r1, #128	; 0x80
 800076c:	4878      	ldr	r0, [pc, #480]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800076e:	f006 fdaf 	bl	80072d0 <HAL_GPIO_ReadPin>
 8000772:	b948      	cbnz	r0, 8000788 <HAL_TIM_PeriodElapsedCallback+0xd8>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 8000774:	4b77      	ldr	r3, [pc, #476]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000776:	4a73      	ldr	r2, [pc, #460]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	7811      	ldrb	r1, [r2, #0]
 800077c:	2b00      	cmp	r3, #0
 800077e:	bf14      	ite	ne
 8000780:	2301      	movne	r3, #1
 8000782:	2302      	moveq	r3, #2
 8000784:	430b      	orrs	r3, r1
 8000786:	7013      	strb	r3, [r2, #0]
			}
			break;
		case INTER_ELEMENT:
			// Insert time between dits/dahs
			update_PaddleLatch();               // latch paddle state
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 8000788:	f003 fe18 	bl	80043bc <HAL_GetTick>
 800078c:	4b6c      	ldr	r3, [pc, #432]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4298      	cmp	r0, r3
 8000792:	d9c0      	bls.n	8000716 <HAL_TIM_PeriodElapsedCallback+0x66>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 8000794:	4a6b      	ldr	r2, [pc, #428]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000796:	7813      	ldrb	r3, [r2, #0]
 8000798:	f013 0104 	ands.w	r1, r3, #4
 800079c:	f000 80b2 	beq.w	8000904 <HAL_TIM_PeriodElapsedCallback+0x254>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007a0:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007a4:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80007a6:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80007a8:	7029      	strb	r1, [r5, #0]
}
 80007aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if((KEYER_DASH) ||
 80007ac:	2140      	movs	r1, #64	; 0x40
 80007ae:	4868      	ldr	r0, [pc, #416]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80007b0:	f006 fd8e 	bl	80072d0 <HAL_GPIO_ReadPin>
 80007b4:	b140      	cbz	r0, 80007c8 <HAL_TIM_PeriodElapsedCallback+0x118>
					(KEYER_DOT) ||
 80007b6:	2180      	movs	r1, #128	; 0x80
 80007b8:	4865      	ldr	r0, [pc, #404]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80007ba:	f006 fd89 	bl	80072d0 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 80007be:	b118      	cbz	r0, 80007c8 <HAL_TIM_PeriodElapsedCallback+0x118>
					(keyerControl & 0x03))
 80007c0:	4b60      	ldr	r3, [pc, #384]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
					(KEYER_DOT) ||
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	0798      	lsls	r0, r3, #30
 80007c6:	d0a6      	beq.n	8000716 <HAL_TIM_PeriodElapsedCallback+0x66>
	if(KEYER_DASH) {
 80007c8:	2140      	movs	r1, #64	; 0x40
 80007ca:	4861      	ldr	r0, [pc, #388]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80007cc:	f006 fd80 	bl	80072d0 <HAL_GPIO_ReadPin>
 80007d0:	b948      	cbnz	r0, 80007e6 <HAL_TIM_PeriodElapsedCallback+0x136>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80007d2:	4b60      	ldr	r3, [pc, #384]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80007d4:	4a5b      	ldr	r2, [pc, #364]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	7811      	ldrb	r1, [r2, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	bf14      	ite	ne
 80007de:	2302      	movne	r3, #2
 80007e0:	2301      	moveq	r3, #1
 80007e2:	430b      	orrs	r3, r1
 80007e4:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80007e6:	2180      	movs	r1, #128	; 0x80
 80007e8:	4859      	ldr	r0, [pc, #356]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80007ea:	f006 fd71 	bl	80072d0 <HAL_GPIO_ReadPin>
 80007ee:	b948      	cbnz	r0, 8000804 <HAL_TIM_PeriodElapsedCallback+0x154>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80007f0:	4b58      	ldr	r3, [pc, #352]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80007f2:	4a54      	ldr	r2, [pc, #336]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	7811      	ldrb	r1, [r2, #0]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	bf14      	ite	ne
 80007fc:	2301      	movne	r3, #1
 80007fe:	2302      	moveq	r3, #2
 8000800:	430b      	orrs	r3, r1
 8000802:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8000804:	2301      	movs	r3, #1
 8000806:	702b      	strb	r3, [r5, #0]
}
 8000808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(keyerControl & DIT_L) {
 800080a:	4a4e      	ldr	r2, [pc, #312]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800080c:	7813      	ldrb	r3, [r2, #0]
 800080e:	07d9      	lsls	r1, r3, #31
 8000810:	d55c      	bpl.n	80008cc <HAL_TIM_PeriodElapsedCallback+0x21c>
				keyerControl |= DIT_PROC;
 8000812:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 8000816:	4850      	ldr	r0, [pc, #320]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000818:	4949      	ldr	r1, [pc, #292]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800081a:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 800081c:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800081e:	2303      	movs	r3, #3
				ktimer = ditTime;
 8000820:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 8000822:	702b      	strb	r3, [r5, #0]
}
 8000824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 8000826:	4e46      	ldr	r6, [pc, #280]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000828:	f003 fdc8 	bl	80043bc <HAL_GetTick>
 800082c:	6833      	ldr	r3, [r6, #0]
 800082e:	4298      	cmp	r0, r3
 8000830:	d84f      	bhi.n	80008d2 <HAL_TIM_PeriodElapsedCallback+0x222>
			} else if(keyerControl & IAMBICB) {
 8000832:	4c44      	ldr	r4, [pc, #272]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000834:	7823      	ldrb	r3, [r4, #0]
 8000836:	06db      	lsls	r3, r3, #27
 8000838:	f57f af6d 	bpl.w	8000716 <HAL_TIM_PeriodElapsedCallback+0x66>
	if(KEYER_DASH) {
 800083c:	2140      	movs	r1, #64	; 0x40
 800083e:	4844      	ldr	r0, [pc, #272]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000840:	f006 fd46 	bl	80072d0 <HAL_GPIO_ReadPin>
 8000844:	b940      	cbnz	r0, 8000858 <HAL_TIM_PeriodElapsedCallback+0x1a8>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 8000846:	4b43      	ldr	r3, [pc, #268]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000848:	7822      	ldrb	r2, [r4, #0]
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	bf14      	ite	ne
 8000850:	2302      	movne	r3, #2
 8000852:	2301      	moveq	r3, #1
 8000854:	4313      	orrs	r3, r2
 8000856:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 8000858:	2180      	movs	r1, #128	; 0x80
 800085a:	483d      	ldr	r0, [pc, #244]	; (8000950 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800085c:	f006 fd38 	bl	80072d0 <HAL_GPIO_ReadPin>
 8000860:	2800      	cmp	r0, #0
 8000862:	f47f af58 	bne.w	8000716 <HAL_TIM_PeriodElapsedCallback+0x66>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 8000866:	4b3b      	ldr	r3, [pc, #236]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000868:	7822      	ldrb	r2, [r4, #0]
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	bf14      	ite	ne
 8000870:	2301      	movne	r3, #1
 8000872:	2302      	moveq	r3, #2
 8000874:	4313      	orrs	r3, r2
 8000876:	7023      	strb	r3, [r4, #0]
}
 8000878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(keyerControl & DAH_L) {
 800087a:	4b32      	ldr	r3, [pc, #200]	; (8000944 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	f013 0302 	ands.w	r3, r3, #2
 8000882:	d00d      	beq.n	80008a0 <HAL_TIM_PeriodElapsedCallback+0x1f0>
				ktimer = ditTime*3;
 8000884:	4b34      	ldr	r3, [pc, #208]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
				keyerState = KEYED_PREP;
 8000886:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 8000888:	4a2d      	ldr	r2, [pc, #180]	; (8000940 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800088a:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 800088c:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 800088e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000892:	6013      	str	r3, [r2, #0]
}
 8000894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		TXSwitch(0);
 8000896:	2000      	movs	r0, #0
 8000898:	f002 face 	bl	8002e38 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 800089c:	6823      	ldr	r3, [r4, #0]
 800089e:	e743      	b.n	8000728 <HAL_TIM_PeriodElapsedCallback+0x78>
				keyerState = IDLE;
 80008a0:	702b      	strb	r3, [r5, #0]
}
 80008a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80008a4:	4e2d      	ldr	r6, [pc, #180]	; (800095c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80008a6:	4f25      	ldr	r7, [pc, #148]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80008a8:	7833      	ldrb	r3, [r6, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	f43f af1c 	beq.w	80006e8 <HAL_TIM_PeriodElapsedCallback+0x38>
 80008b0:	783b      	ldrb	r3, [r7, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f47f af18 	bne.w	80006e8 <HAL_TIM_PeriodElapsedCallback+0x38>
					Saved_pk = pk;
 80008b8:	4b24      	ldr	r3, [pc, #144]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	4b22      	ldr	r3, [pc, #136]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80008be:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 80008c0:	f002 faba 	bl	8002e38 <TXSwitch>
			HAL_Delay(txdelay);
 80008c4:	7830      	ldrb	r0, [r6, #0]
 80008c6:	f003 fd7f 	bl	80043c8 <HAL_Delay>
 80008ca:	e70d      	b.n	80006e8 <HAL_TIM_PeriodElapsedCallback+0x38>
				keyerState = CHK_DAH;
 80008cc:	2302      	movs	r3, #2
 80008ce:	702b      	strb	r3, [r5, #0]
}
 80008d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				Key_state = LOW;
 80008d2:	4a19      	ldr	r2, [pc, #100]	; (8000938 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80008d4:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 80008d6:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 80008d8:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 80008da:	b9c0      	cbnz	r0, 800090e <HAL_TIM_PeriodElapsedCallback+0x25e>
	tx = tx_enable;
 80008dc:	4b17      	ldr	r3, [pc, #92]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008de:	4f1e      	ldr	r7, [pc, #120]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
	tx = tx_enable;
 80008e0:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 80008e2:	f002 fb0d 	bl	8002f00 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80008e6:	f003 fd69 	bl	80043bc <HAL_GetTick>
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80008f0:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80008f2:	b1a0      	cbz	r0, 800091e <HAL_TIM_PeriodElapsedCallback+0x26e>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 80008f4:	f003 fd62 	bl	80043bc <HAL_GetTick>
 80008f8:	683b      	ldr	r3, [r7, #0]
				keyerState = INTER_ELEMENT;     // next state
 80008fa:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 80008fc:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 80008fe:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8000900:	6030      	str	r0, [r6, #0]
}
 8000902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				} else {
					keyerControl &= ~(DAH_L);              // clear dah latch
 8000904:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 8000908:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 800090a:	7013      	strb	r3, [r2, #0]
}
 800090c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	tx = tx_enable;
 800090e:	4a0b      	ldr	r2, [pc, #44]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x28c>)
			semi_qsk_timeout = 0;
 8000910:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 8000912:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 8000914:	4a0c      	ldr	r2, [pc, #48]	; (8000948 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000918:	6812      	ldr	r2, [r2, #0]
 800091a:	4f0f      	ldr	r7, [pc, #60]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800091c:	601a      	str	r2, [r3, #0]
			TXSwitch(0);
 800091e:	2000      	movs	r0, #0
 8000920:	f002 fa8a 	bl	8002e38 <TXSwitch>
			semi_qsk_timeout = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	6023      	str	r3, [r4, #0]
 8000928:	e7e4      	b.n	80008f4 <HAL_TIM_PeriodElapsedCallback+0x244>
 800092a:	bf00      	nop
 800092c:	2400c7b4 	.word	0x2400c7b4
 8000930:	2400c62a 	.word	0x2400c62a
 8000934:	2400c629 	.word	0x2400c629
 8000938:	2400608c 	.word	0x2400608c
 800093c:	2400d7e8 	.word	0x2400d7e8
 8000940:	2400c634 	.word	0x2400c634
 8000944:	2400c628 	.word	0x2400c628
 8000948:	240070b0 	.word	0x240070b0
 800094c:	2400c660 	.word	0x2400c660
 8000950:	58020000 	.word	0x58020000
 8000954:	2400c630 	.word	0x2400c630
 8000958:	24009a58 	.word	0x24009a58
 800095c:	2400d7e9 	.word	0x2400d7e9

08000960 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000960:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <Load_Presets+0x40>)
{
 8000962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000966:	4c0f      	ldr	r4, [pc, #60]	; (80009a4 <Load_Presets+0x44>)
 8000968:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 800096c:	4f0e      	ldr	r7, [pc, #56]	; (80009a8 <Load_Presets+0x48>)
 800096e:	4e0f      	ldr	r6, [pc, #60]	; (80009ac <Load_Presets+0x4c>)
 8000970:	4d0f      	ldr	r5, [pc, #60]	; (80009b0 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8000972:	4621      	mov	r1, r4
 8000974:	4618      	mov	r0, r3
 8000976:	f00e fb89 	bl	800f08c <strcpy>
 800097a:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 800097c:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8000980:	3410      	adds	r4, #16
 8000982:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8000984:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8000988:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 800098c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8000990:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8000992:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8000996:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 800099a:	d1ea      	bne.n	8000972 <Load_Presets+0x12>
	}
}
 800099c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009a0:	2400c664 	.word	0x2400c664
 80009a4:	24000000 	.word	0x24000000
 80009a8:	080186b8 	.word	0x080186b8
 80009ac:	080186ef 	.word	0x080186ef
 80009b0:	080186a7 	.word	0x080186a7

080009b4 <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 80009b4:	4b22      	ldr	r3, [pc, #136]	; (8000a40 <SetBW+0x8c>)
	CurrentBW = newbw;
 80009b6:	4a23      	ldr	r2, [pc, #140]	; (8000a44 <SetBW+0x90>)
{
 80009b8:	b410      	push	{r4}
	switch(CurrentMode)
 80009ba:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 80009bc:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d83a      	bhi.n	8000a38 <SetBW+0x84>
 80009c2:	e8df f003 	tbb	[pc, r3]
 80009c6:	232b      	.short	0x232b
 80009c8:	0210      	.short	0x0210

		break;

	case CW  :

		bw[CW] = newbw;
 80009ca:	4c1f      	ldr	r4, [pc, #124]	; (8000a48 <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 80009cc:	2100      	movs	r1, #0
 80009ce:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 80009d4:	70e0      	strb	r0, [r4, #3]
		CWindex = 0; // TODO toglimi
 80009d6:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009d8:	481d      	ldr	r0, [pc, #116]	; (8000a50 <SetBW+0x9c>)
 80009da:	4a1e      	ldr	r2, [pc, #120]	; (8000a54 <SetBW+0xa0>)
 80009dc:	491e      	ldr	r1, [pc, #120]	; (8000a58 <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 80009de:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80009e2:	f001 b88f 	b.w	8001b04 <SDR_2R_toC_f32>
		USBindex = (newbw == Narrow) ? 0 : 1;
 80009e6:	1e02      	subs	r2, r0, #0
		bw[USB] = newbw;
 80009e8:	4917      	ldr	r1, [pc, #92]	; (8000a48 <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009ea:	4b1c      	ldr	r3, [pc, #112]	; (8000a5c <SetBW+0xa8>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 80009ec:	bf18      	it	ne
 80009ee:	2201      	movne	r2, #1
		USBindex = 0; // TODO toglimi
 80009f0:	4c1b      	ldr	r4, [pc, #108]	; (8000a60 <SetBW+0xac>)
		bw[USB] = newbw;
 80009f2:	7088      	strb	r0, [r1, #2]
		USBindex = 0; // TODO toglimi
 80009f4:	2000      	movs	r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009f6:	801a      	strh	r2, [r3, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009f8:	491a      	ldr	r1, [pc, #104]	; (8000a64 <SetBW+0xb0>)
 80009fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 80009fe:	8020      	strh	r0, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000a00:	4a14      	ldr	r2, [pc, #80]	; (8000a54 <SetBW+0xa0>)
 8000a02:	4819      	ldr	r0, [pc, #100]	; (8000a68 <SetBW+0xb4>)
}	
 8000a04:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000a08:	f001 b87c 	b.w	8001b04 <SDR_2R_toC_f32>
		bw[LSB] = newbw;
 8000a0c:	490e      	ldr	r1, [pc, #56]	; (8000a48 <SetBW+0x94>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000a0e:	1e02      	subs	r2, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000a10:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <SetBW+0xa8>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000a12:	bf18      	it	ne
 8000a14:	2201      	movne	r2, #1
		LSBindex = 0; // TODO toglimi
 8000a16:	4c15      	ldr	r4, [pc, #84]	; (8000a6c <SetBW+0xb8>)
		bw[LSB] = newbw;
 8000a18:	7048      	strb	r0, [r1, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000a1a:	e7eb      	b.n	80009f4 <SetBW+0x40>
		bw[AM] = newbw;
 8000a1c:	4c0a      	ldr	r4, [pc, #40]	; (8000a48 <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4a0e      	ldr	r2, [pc, #56]	; (8000a5c <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 8000a26:	7020      	strb	r0, [r4, #0]
		AMindex = 0; // TODO toglimi
 8000a28:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000a2a:	4811      	ldr	r0, [pc, #68]	; (8000a70 <SetBW+0xbc>)
 8000a2c:	4a09      	ldr	r2, [pc, #36]	; (8000a54 <SetBW+0xa0>)
 8000a2e:	4911      	ldr	r1, [pc, #68]	; (8000a74 <SetBW+0xc0>)
}	
 8000a30:	f85d 4b04 	ldr.w	r4, [sp], #4
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000a34:	f001 b866 	b.w	8001b04 <SDR_2R_toC_f32>
}	
 8000a38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	24001e6c 	.word	0x24001e6c
 8000a44:	24001e6b 	.word	0x24001e6b
 8000a48:	24009a50 	.word	0x24009a50
 8000a4c:	24001e68 	.word	0x24001e68
 8000a50:	080156a8 	.word	0x080156a8
 8000a54:	20004000 	.word	0x20004000
 8000a58:	080146a8 	.word	0x080146a8
 8000a5c:	24001648 	.word	0x24001648
 8000a60:	24007110 	.word	0x24007110
 8000a64:	080166a8 	.word	0x080166a8
 8000a68:	080176a8 	.word	0x080176a8
 8000a6c:	24007094 	.word	0x24007094
 8000a70:	080136a8 	.word	0x080136a8
 8000a74:	080126a8 	.word	0x080126a8

08000a78 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8000a78:	4b25      	ldr	r3, [pc, #148]	; (8000b10 <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8000a7a:	4a26      	ldr	r2, [pc, #152]	; (8000b14 <SetAGC+0x9c>)
{
 8000a7c:	b410      	push	{r4}
	switch(CurrentMode)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8000a80:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d811      	bhi.n	8000aaa <SetAGC+0x32>
 8000a86:	e8df f003 	tbb	[pc, r3]
 8000a8a:	2333      	.short	0x2333
 8000a8c:	0213      	.short	0x0213
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8000a8e:	4b22      	ldr	r3, [pc, #136]	; (8000b18 <SetAGC+0xa0>)
	case CW :       agc[CW] = newAGC;
 8000a90:	4922      	ldr	r1, [pc, #136]	; (8000b1c <SetAGC+0xa4>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a92:	4c23      	ldr	r4, [pc, #140]	; (8000b20 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 8000a94:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000a98:	4a22      	ldr	r2, [pc, #136]	; (8000b24 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000a9a:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000a9e:	681b      	ldr	r3, [r3, #0]
	case CW :       agc[CW] = newAGC;
 8000aa0:	70c8      	strb	r0, [r1, #3]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000aa2:	4921      	ldr	r1, [pc, #132]	; (8000b28 <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8000aa4:	60d3      	str	r3, [r2, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000aa6:	f8a1 c006 	strh.w	ip, [r1, #6]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8000aaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000aae:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8000ab0:	4b19      	ldr	r3, [pc, #100]	; (8000b18 <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8000ab2:	491a      	ldr	r1, [pc, #104]	; (8000b1c <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ab4:	4c1a      	ldr	r4, [pc, #104]	; (8000b20 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8000ab6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case USB :      agc[USB] = newAGC;
 8000aba:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000abc:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8000ac0:	4a18      	ldr	r2, [pc, #96]	; (8000b24 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ac2:	4919      	ldr	r1, [pc, #100]	; (8000b28 <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8000ac4:	681b      	ldr	r3, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000ac6:	808c      	strh	r4, [r1, #4]
	Decay[USB]  = AGC_decay[newAGC];
 8000ac8:	6093      	str	r3, [r2, #8]
}	
 8000aca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000ace:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8000ad0:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8000ad2:	4912      	ldr	r1, [pc, #72]	; (8000b1c <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ad4:	4c12      	ldr	r4, [pc, #72]	; (8000b20 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ad6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8000ada:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000adc:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ae0:	4a10      	ldr	r2, [pc, #64]	; (8000b24 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ae2:	4911      	ldr	r1, [pc, #68]	; (8000b28 <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000ae4:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000ae6:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8000ae8:	6053      	str	r3, [r2, #4]
}	
 8000aea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000aee:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8000af2:	490a      	ldr	r1, [pc, #40]	; (8000b1c <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000af4:	4c0a      	ldr	r4, [pc, #40]	; (8000b20 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8000af6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 8000afa:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000afc:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8000b00:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b02:	4909      	ldr	r1, [pc, #36]	; (8000b28 <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8000b04:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000b06:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8000b08:	6013      	str	r3, [r2, #0]
}	
 8000b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	24001e6c 	.word	0x24001e6c
 8000b14:	24001e6a 	.word	0x24001e6a
 8000b18:	24001640 	.word	0x24001640
 8000b1c:	24009a40 	.word	0x24009a40
 8000b20:	24006080 	.word	0x24006080
 8000b24:	24001e70 	.word	0x24001e70
 8000b28:	24006084 	.word	0x24006084

08000b2c <Tune_Preset>:
{
 8000b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8000b30:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8000b34:	4e47      	ldr	r6, [pc, #284]	; (8000c54 <Tune_Preset+0x128>)
 8000b36:	4a48      	ldr	r2, [pc, #288]	; (8000c58 <Tune_Preset+0x12c>)
{
 8000b38:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8000b3a:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 8000b3e:	4f47      	ldr	r7, [pc, #284]	; (8000c5c <Tune_Preset+0x130>)
	LOfreq = psets[Idx].freq;
 8000b40:	0045      	lsls	r5, r0, #1
 8000b42:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8000b44:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8000b46:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8000b48:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8000b4a:	2b03      	cmp	r3, #3
 8000b4c:	d87b      	bhi.n	8000c46 <Tune_Preset+0x11a>
 8000b4e:	e8df f003 	tbb	[pc, r3]
 8000b52:	626e      	.short	0x626e
 8000b54:	0256      	.short	0x0256
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000b56:	f8df 8140 	ldr.w	r8, [pc, #320]	; 8000c98 <Tune_Preset+0x16c>
 8000b5a:	f898 0003 	ldrb.w	r0, [r8, #3]
 8000b5e:	f7ff ff29 	bl	80009b4 <SetBW>
 8000b62:	4b3f      	ldr	r3, [pc, #252]	; (8000c60 <Tune_Preset+0x134>)
 8000b64:	78d8      	ldrb	r0, [r3, #3]
 8000b66:	f7ff ff87 	bl	8000a78 <SetAGC>
	switch(CurrentMode)
 8000b6a:	783a      	ldrb	r2, [r7, #0]
	SetBW( psets[Idx].bw);
 8000b6c:	4425      	add	r5, r4
	CurrentBW = newbw;
 8000b6e:	493d      	ldr	r1, [pc, #244]	; (8000c64 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 8000b70:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8000b74:	7d6b      	ldrb	r3, [r5, #21]
	CurrentBW = newbw;
 8000b76:	700b      	strb	r3, [r1, #0]
	switch(CurrentMode)
 8000b78:	2a03      	cmp	r2, #3
 8000b7a:	d80f      	bhi.n	8000b9c <Tune_Preset+0x70>
 8000b7c:	e8df f002 	tbb	[pc, r2]
 8000b80:	02173629 	.word	0x02173629
		CWindex = 0; // TODO toglimi
 8000b84:	4a38      	ldr	r2, [pc, #224]	; (8000c68 <Tune_Preset+0x13c>)
 8000b86:	2100      	movs	r1, #0
		bw[CW] = newbw;
 8000b88:	f888 3003 	strb.w	r3, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8000b90:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b92:	4836      	ldr	r0, [pc, #216]	; (8000c6c <Tune_Preset+0x140>)
 8000b94:	4a36      	ldr	r2, [pc, #216]	; (8000c70 <Tune_Preset+0x144>)
 8000b96:	4937      	ldr	r1, [pc, #220]	; (8000c74 <Tune_Preset+0x148>)
 8000b98:	f000 ffb4 	bl	8001b04 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000b9c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000ba0:	4835      	ldr	r0, [pc, #212]	; (8000c78 <Tune_Preset+0x14c>)
 8000ba2:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8000ba6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 8000baa:	f00e ba6f 	b.w	800f08c <strcpy>
		bw[USB] = newbw;
 8000bae:	f888 3002 	strb.w	r3, [r8, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000bb2:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bb4:	4a31      	ldr	r2, [pc, #196]	; (8000c7c <Tune_Preset+0x150>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000bb6:	bf18      	it	ne
 8000bb8:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bba:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8000bbc:	4a30      	ldr	r2, [pc, #192]	; (8000c80 <Tune_Preset+0x154>)
 8000bbe:	2100      	movs	r1, #0
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bc4:	482f      	ldr	r0, [pc, #188]	; (8000c84 <Tune_Preset+0x158>)
		USBindex = 0; // TODO toglimi
 8000bc6:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000bc8:	4a29      	ldr	r2, [pc, #164]	; (8000c70 <Tune_Preset+0x144>)
 8000bca:	492f      	ldr	r1, [pc, #188]	; (8000c88 <Tune_Preset+0x15c>)
 8000bcc:	f000 ff9a 	bl	8001b04 <SDR_2R_toC_f32>
		break;
 8000bd0:	e7e4      	b.n	8000b9c <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 8000bd2:	4a2a      	ldr	r2, [pc, #168]	; (8000c7c <Tune_Preset+0x150>)
 8000bd4:	2100      	movs	r1, #0
		bw[AM] = newbw;
 8000bd6:	f888 3000 	strb.w	r3, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000bde:	8011      	strh	r1, [r2, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000be0:	482a      	ldr	r0, [pc, #168]	; (8000c8c <Tune_Preset+0x160>)
 8000be2:	4a23      	ldr	r2, [pc, #140]	; (8000c70 <Tune_Preset+0x144>)
 8000be4:	492a      	ldr	r1, [pc, #168]	; (8000c90 <Tune_Preset+0x164>)
 8000be6:	f000 ff8d 	bl	8001b04 <SDR_2R_toC_f32>
		break;
 8000bea:	e7d7      	b.n	8000b9c <Tune_Preset+0x70>
		bw[LSB] = newbw;
 8000bec:	f888 3001 	strb.w	r3, [r8, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000bf0:	3b00      	subs	r3, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bf2:	4a22      	ldr	r2, [pc, #136]	; (8000c7c <Tune_Preset+0x150>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000bf4:	bf18      	it	ne
 8000bf6:	2301      	movne	r3, #1
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bf8:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 8000bfa:	4a26      	ldr	r2, [pc, #152]	; (8000c94 <Tune_Preset+0x168>)
 8000bfc:	e7df      	b.n	8000bbe <Tune_Preset+0x92>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000bfe:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8000c98 <Tune_Preset+0x16c>
 8000c02:	f898 0002 	ldrb.w	r0, [r8, #2]
 8000c06:	f7ff fed5 	bl	80009b4 <SetBW>
 8000c0a:	4b15      	ldr	r3, [pc, #84]	; (8000c60 <Tune_Preset+0x134>)
 8000c0c:	7898      	ldrb	r0, [r3, #2]
 8000c0e:	f7ff ff33 	bl	8000a78 <SetAGC>
	switch(CurrentMode)
 8000c12:	783a      	ldrb	r2, [r7, #0]
		break;
 8000c14:	e7aa      	b.n	8000b6c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000c16:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8000c98 <Tune_Preset+0x16c>
 8000c1a:	f898 0001 	ldrb.w	r0, [r8, #1]
 8000c1e:	f7ff fec9 	bl	80009b4 <SetBW>
 8000c22:	4b0f      	ldr	r3, [pc, #60]	; (8000c60 <Tune_Preset+0x134>)
 8000c24:	7858      	ldrb	r0, [r3, #1]
 8000c26:	f7ff ff27 	bl	8000a78 <SetAGC>
	switch(CurrentMode)
 8000c2a:	783a      	ldrb	r2, [r7, #0]
		break;
 8000c2c:	e79e      	b.n	8000b6c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c2e:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8000c98 <Tune_Preset+0x16c>
 8000c32:	f898 0000 	ldrb.w	r0, [r8]
 8000c36:	f7ff febd 	bl	80009b4 <SetBW>
 8000c3a:	4b09      	ldr	r3, [pc, #36]	; (8000c60 <Tune_Preset+0x134>)
 8000c3c:	7818      	ldrb	r0, [r3, #0]
 8000c3e:	f7ff ff1b 	bl	8000a78 <SetAGC>
	switch(CurrentMode)
 8000c42:	783a      	ldrb	r2, [r7, #0]
		break;

	default :
		break;
	}
}	
 8000c44:	e792      	b.n	8000b6c <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 8000c46:	2318      	movs	r3, #24
	CurrentBW = newbw;
 8000c48:	4a06      	ldr	r2, [pc, #24]	; (8000c64 <Tune_Preset+0x138>)
	SetBW( psets[Idx].bw);
 8000c4a:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8000c4e:	7d5b      	ldrb	r3, [r3, #21]
 8000c50:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8000c52:	e7a3      	b.n	8000b9c <Tune_Preset+0x70>
 8000c54:	2400c664 	.word	0x2400c664
 8000c58:	24007090 	.word	0x24007090
 8000c5c:	24001e6c 	.word	0x24001e6c
 8000c60:	24009a40 	.word	0x24009a40
 8000c64:	24001e6b 	.word	0x24001e6b
 8000c68:	24001e68 	.word	0x24001e68
 8000c6c:	080156a8 	.word	0x080156a8
 8000c70:	20004000 	.word	0x20004000
 8000c74:	080146a8 	.word	0x080146a8
 8000c78:	2400c63c 	.word	0x2400c63c
 8000c7c:	24001648 	.word	0x24001648
 8000c80:	24007110 	.word	0x24007110
 8000c84:	080176a8 	.word	0x080176a8
 8000c88:	080166a8 	.word	0x080166a8
 8000c8c:	080136a8 	.word	0x080136a8
 8000c90:	080126a8 	.word	0x080126a8
 8000c94:	24007094 	.word	0x24007094
 8000c98:	24009a50 	.word	0x24009a50

08000c9c <SetMode>:
{
 8000c9c:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8000c9e:	4b18      	ldr	r3, [pc, #96]	; (8000d00 <SetMode+0x64>)
 8000ca0:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8000ca2:	2803      	cmp	r0, #3
 8000ca4:	d82b      	bhi.n	8000cfe <SetMode+0x62>
 8000ca6:	e8df f000 	tbb	[pc, r0]
 8000caa:	1620      	.short	0x1620
 8000cac:	020c      	.short	0x020c
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <SetMode+0x68>)
 8000cb0:	78d8      	ldrb	r0, [r3, #3]
 8000cb2:	f7ff fe7f 	bl	80009b4 <SetBW>
 8000cb6:	4b14      	ldr	r3, [pc, #80]	; (8000d08 <SetMode+0x6c>)
 8000cb8:	78d8      	ldrb	r0, [r3, #3]
}	
 8000cba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000cbe:	f7ff bedb 	b.w	8000a78 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <SetMode+0x68>)
 8000cc4:	7898      	ldrb	r0, [r3, #2]
 8000cc6:	f7ff fe75 	bl	80009b4 <SetBW>
 8000cca:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <SetMode+0x6c>)
 8000ccc:	7898      	ldrb	r0, [r3, #2]
}	
 8000cce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000cd2:	f7ff bed1 	b.w	8000a78 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <SetMode+0x68>)
 8000cd8:	7858      	ldrb	r0, [r3, #1]
 8000cda:	f7ff fe6b 	bl	80009b4 <SetBW>
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <SetMode+0x6c>)
 8000ce0:	7858      	ldrb	r0, [r3, #1]
}	
 8000ce2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000ce6:	f7ff bec7 	b.w	8000a78 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <SetMode+0x68>)
 8000cec:	7818      	ldrb	r0, [r3, #0]
 8000cee:	f7ff fe61 	bl	80009b4 <SetBW>
 8000cf2:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <SetMode+0x6c>)
 8000cf4:	7818      	ldrb	r0, [r3, #0]
}	
 8000cf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000cfa:	f7ff bebd 	b.w	8000a78 <SetAGC>
}	
 8000cfe:	bd08      	pop	{r3, pc}
 8000d00:	24001e6c 	.word	0x24001e6c
 8000d04:	24009a50 	.word	0x24009a50
 8000d08:	24009a40 	.word	0x24009a40
 8000d0c:	00000000 	.word	0x00000000

08000d10 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8000d10:	2809      	cmp	r0, #9
{
 8000d12:	b508      	push	{r3, lr}
	if (idx == 9)
 8000d14:	d012      	beq.n	8000d3c <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8000d16:	f1c0 0005 	rsb	r0, r0, #5
 8000d1a:	ee07 0a90 	vmov	s15, r0
 8000d1e:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 8000d48 <SetFstep+0x38>
 8000d22:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000d26:	ee27 0b00 	vmul.f64	d0, d7, d0
 8000d2a:	f010 fb85 	bl	8011438 <exp>
 8000d2e:	4a08      	ldr	r2, [pc, #32]	; (8000d50 <SetFstep+0x40>)
 8000d30:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8000d34:	ee17 3a90 	vmov	r3, s15
 8000d38:	6013      	str	r3, [r2, #0]
}	
 8000d3a:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8000d3c:	f242 3328 	movw	r3, #9000	; 0x2328
 8000d40:	4a03      	ldr	r2, [pc, #12]	; (8000d50 <SetFstep+0x40>)
 8000d42:	6013      	str	r3, [r2, #0]
}	
 8000d44:	bd08      	pop	{r3, pc}
 8000d46:	bf00      	nop
 8000d48:	bbb55516 	.word	0xbbb55516
 8000d4c:	40026bb1 	.word	0x40026bb1
 8000d50:	2400607c 	.word	0x2400607c

08000d54 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d54:	4b2c      	ldr	r3, [pc, #176]	; (8000e08 <FplusClicked+0xb4>)
 8000d56:	ee07 0a90 	vmov	s15, r0
 8000d5a:	4a2c      	ldr	r2, [pc, #176]	; (8000e0c <FplusClicked+0xb8>)
 8000d5c:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8000d60:	ed93 6a00 	vldr	s12, [r3]
 8000d64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d68:	ed92 7a00 	vldr	s14, [r2]
 8000d6c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d70:	4b27      	ldr	r3, [pc, #156]	; (8000e10 <FplusClicked+0xbc>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d72:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8000d76:	4927      	ldr	r1, [pc, #156]	; (8000e14 <FplusClicked+0xc0>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000d78:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000e18 <FplusClicked+0xc4>
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d7c:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8000d80:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d82:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	4c24      	ldr	r4, [pc, #144]	; (8000e1c <FplusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 8000d8a:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d8c:	eea6 7b04 	vfma.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000d90:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000d92:	7560      	strb	r0, [r4, #21]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000d94:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8000d98:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8000d9c:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000da0:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	d80b      	bhi.n	8000dc0 <FplusClicked+0x6c>
 8000da8:	e8df f003 	tbb	[pc, r3]
 8000dac:	02121b24 	.word	0x02121b24
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000db0:	78c8      	ldrb	r0, [r1, #3]
 8000db2:	f7ff fdff 	bl	80009b4 <SetBW>
 8000db6:	4b1a      	ldr	r3, [pc, #104]	; (8000e20 <FplusClicked+0xcc>)
 8000db8:	78d8      	ldrb	r0, [r3, #3]
 8000dba:	f7ff fe5d 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000dbe:	7d60      	ldrb	r0, [r4, #21]
 8000dc0:	f7ff fdf8 	bl	80009b4 <SetBW>
	strcpy(msg, psets[Idx].name);
 8000dc4:	4915      	ldr	r1, [pc, #84]	; (8000e1c <FplusClicked+0xc8>)
 8000dc6:	4817      	ldr	r0, [pc, #92]	; (8000e24 <FplusClicked+0xd0>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000dcc:	f00e b95e 	b.w	800f08c <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000dd0:	7888      	ldrb	r0, [r1, #2]
 8000dd2:	f7ff fdef 	bl	80009b4 <SetBW>
 8000dd6:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <FplusClicked+0xcc>)
 8000dd8:	7898      	ldrb	r0, [r3, #2]
 8000dda:	f7ff fe4d 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000dde:	7d60      	ldrb	r0, [r4, #21]
		break;
 8000de0:	e7ee      	b.n	8000dc0 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000de2:	7848      	ldrb	r0, [r1, #1]
 8000de4:	f7ff fde6 	bl	80009b4 <SetBW>
 8000de8:	4b0d      	ldr	r3, [pc, #52]	; (8000e20 <FplusClicked+0xcc>)
 8000dea:	7858      	ldrb	r0, [r3, #1]
 8000dec:	f7ff fe44 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000df0:	7d60      	ldrb	r0, [r4, #21]
		break;
 8000df2:	e7e5      	b.n	8000dc0 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000df4:	7808      	ldrb	r0, [r1, #0]
 8000df6:	f7ff fddd 	bl	80009b4 <SetBW>
 8000dfa:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <FplusClicked+0xcc>)
 8000dfc:	7818      	ldrb	r0, [r3, #0]
 8000dfe:	f7ff fe3b 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000e02:	7d60      	ldrb	r0, [r4, #21]
}	
 8000e04:	e7dc      	b.n	8000dc0 <FplusClicked+0x6c>
 8000e06:	bf00      	nop
 8000e08:	2400607c 	.word	0x2400607c
 8000e0c:	24007090 	.word	0x24007090
 8000e10:	24001e6c 	.word	0x24001e6c
 8000e14:	24009a50 	.word	0x24009a50
 8000e18:	4c3ebc20 	.word	0x4c3ebc20
 8000e1c:	2400c664 	.word	0x2400c664
 8000e20:	24009a40 	.word	0x24009a40
 8000e24:	2400c63c 	.word	0x2400c63c

08000e28 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e28:	4b2c      	ldr	r3, [pc, #176]	; (8000edc <FminusClicked+0xb4>)
 8000e2a:	ee07 0a90 	vmov	s15, r0
 8000e2e:	4a2c      	ldr	r2, [pc, #176]	; (8000ee0 <FminusClicked+0xb8>)
 8000e30:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8000e34:	ed93 6a00 	vldr	s12, [r3]
 8000e38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000e3c:	ed92 7a00 	vldr	s14, [r2]
 8000e40:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e44:	4b27      	ldr	r3, [pc, #156]	; (8000ee4 <FminusClicked+0xbc>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e46:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8000e4a:	4927      	ldr	r1, [pc, #156]	; (8000ee8 <FminusClicked+0xc0>)
	LOfreq  = max(LOfreq, 8000.f);
 8000e4c:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000eec <FminusClicked+0xc4>
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e50:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8000e54:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e56:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4c24      	ldr	r4, [pc, #144]	; (8000ef0 <FminusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 8000e5e:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e60:	eea6 7b44 	vfms.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e64:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000e66:	7560      	strb	r0, [r4, #21]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000e68:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 8000e6c:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8000e70:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000e74:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d80b      	bhi.n	8000e94 <FminusClicked+0x6c>
 8000e7c:	e8df f003 	tbb	[pc, r3]
 8000e80:	02121b24 	.word	0x02121b24
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000e84:	78c8      	ldrb	r0, [r1, #3]
 8000e86:	f7ff fd95 	bl	80009b4 <SetBW>
 8000e8a:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <FminusClicked+0xcc>)
 8000e8c:	78d8      	ldrb	r0, [r3, #3]
 8000e8e:	f7ff fdf3 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000e92:	7d60      	ldrb	r0, [r4, #21]
 8000e94:	f7ff fd8e 	bl	80009b4 <SetBW>
	strcpy(msg, psets[Idx].name);
 8000e98:	4915      	ldr	r1, [pc, #84]	; (8000ef0 <FminusClicked+0xc8>)
 8000e9a:	4817      	ldr	r0, [pc, #92]	; (8000ef8 <FminusClicked+0xd0>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000ea0:	f00e b8f4 	b.w	800f08c <strcpy>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000ea4:	7888      	ldrb	r0, [r1, #2]
 8000ea6:	f7ff fd85 	bl	80009b4 <SetBW>
 8000eaa:	4b12      	ldr	r3, [pc, #72]	; (8000ef4 <FminusClicked+0xcc>)
 8000eac:	7898      	ldrb	r0, [r3, #2]
 8000eae:	f7ff fde3 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000eb2:	7d60      	ldrb	r0, [r4, #21]
		break;
 8000eb4:	e7ee      	b.n	8000e94 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000eb6:	7848      	ldrb	r0, [r1, #1]
 8000eb8:	f7ff fd7c 	bl	80009b4 <SetBW>
 8000ebc:	4b0d      	ldr	r3, [pc, #52]	; (8000ef4 <FminusClicked+0xcc>)
 8000ebe:	7858      	ldrb	r0, [r3, #1]
 8000ec0:	f7ff fdda 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000ec4:	7d60      	ldrb	r0, [r4, #21]
		break;
 8000ec6:	e7e5      	b.n	8000e94 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000ec8:	7808      	ldrb	r0, [r1, #0]
 8000eca:	f7ff fd73 	bl	80009b4 <SetBW>
 8000ece:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <FminusClicked+0xcc>)
 8000ed0:	7818      	ldrb	r0, [r3, #0]
 8000ed2:	f7ff fdd1 	bl	8000a78 <SetAGC>
	SetBW( psets[Idx].bw);
 8000ed6:	7d60      	ldrb	r0, [r4, #21]
}	
 8000ed8:	e7dc      	b.n	8000e94 <FminusClicked+0x6c>
 8000eda:	bf00      	nop
 8000edc:	2400607c 	.word	0x2400607c
 8000ee0:	24007090 	.word	0x24007090
 8000ee4:	24001e6c 	.word	0x24001e6c
 8000ee8:	24009a50 	.word	0x24009a50
 8000eec:	45fa0000 	.word	0x45fa0000
 8000ef0:	2400c664 	.word	0x2400c664
 8000ef4:	24009a40 	.word	0x24009a40
 8000ef8:	2400c63c 	.word	0x2400c63c

08000efc <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000f00:	b570      	push	{r4, r5, r6, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000f02:	f44f 6200 	mov.w	r2, #2048	; 0x800
{
 8000f06:	b082      	sub	sp, #8
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000f08:	497d      	ldr	r1, [pc, #500]	; (8001100 <HAL_GPIO_EXTI_Callback+0x200>)
 8000f0a:	487e      	ldr	r0, [pc, #504]	; (8001104 <HAL_GPIO_EXTI_Callback+0x204>)
 8000f0c:	f000 ff0e 	bl	8001d2c <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000f10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f14:	497c      	ldr	r1, [pc, #496]	; (8001108 <HAL_GPIO_EXTI_Callback+0x208>)
 8000f16:	487d      	ldr	r0, [pc, #500]	; (800110c <HAL_GPIO_EXTI_Callback+0x20c>)
 8000f18:	f000 ff08 	bl	8001d2c <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000f1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f20:	4a7b      	ldr	r2, [pc, #492]	; (8001110 <HAL_GPIO_EXTI_Callback+0x210>)
 8000f22:	4978      	ldr	r1, [pc, #480]	; (8001104 <HAL_GPIO_EXTI_Callback+0x204>)
 8000f24:	487b      	ldr	r0, [pc, #492]	; (8001114 <HAL_GPIO_EXTI_Callback+0x214>)
 8000f26:	f00c feb3 	bl	800dc90 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000f2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f2e:	4a7a      	ldr	r2, [pc, #488]	; (8001118 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f30:	4976      	ldr	r1, [pc, #472]	; (800110c <HAL_GPIO_EXTI_Callback+0x20c>)
 8000f32:	487a      	ldr	r0, [pc, #488]	; (800111c <HAL_GPIO_EXTI_Callback+0x21c>)
 8000f34:	f00c feac 	bl	800dc90 <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f38:	4979      	ldr	r1, [pc, #484]	; (8001120 <HAL_GPIO_EXTI_Callback+0x220>)
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);



	// copy into the (in place...) FFT buffer
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000f3a:	4c7a      	ldr	r4, [pc, #488]	; (8001124 <HAL_GPIO_EXTI_Callback+0x224>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f40:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
*/

// TODO: check why with the original code above LSB and USB are swapped

 //if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000f44:	4d78      	ldr	r5, [pc, #480]	; (8001128 <HAL_GPIO_EXTI_Callback+0x228>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000f46:	f000 fef1 	bl	8001d2c <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f4e:	4a74      	ldr	r2, [pc, #464]	; (8001120 <HAL_GPIO_EXTI_Callback+0x220>)
 8000f50:	4971      	ldr	r1, [pc, #452]	; (8001118 <HAL_GPIO_EXTI_Callback+0x218>)
 8000f52:	486f      	ldr	r0, [pc, #444]	; (8001110 <HAL_GPIO_EXTI_Callback+0x210>)
 8000f54:	f000 fdd6 	bl	8001b04 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000f58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f5c:	4973      	ldr	r1, [pc, #460]	; (800112c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f000 fee4 	bl	8001d2c <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8000f64:	2301      	movs	r3, #1
 8000f66:	2200      	movs	r2, #0
 8000f68:	4621      	mov	r1, r4
 8000f6a:	4871      	ldr	r0, [pc, #452]	; (8001130 <HAL_GPIO_EXTI_Callback+0x230>)
 8000f6c:	f00c fdd2 	bl	800db14 <arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000f70:	782b      	ldrb	r3, [r5, #0]
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	f000 80ab 	beq.w	80010ce <HAL_GPIO_EXTI_Callback+0x1ce>

#ifdef TEST_WF
	if (ShowWF) {
 8000f78:	4b6e      	ldr	r3, [pc, #440]	; (8001134 <HAL_GPIO_EXTI_Callback+0x234>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d04a      	beq.n	8001016 <HAL_GPIO_EXTI_Callback+0x116>
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000f80:	2300      	movs	r3, #0
 8000f82:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000f86:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f90:	d241      	bcs.n	8001016 <HAL_GPIO_EXTI_Callback+0x116>
 8000f92:	4e69      	ldr	r6, [pc, #420]	; (8001138 <HAL_GPIO_EXTI_Callback+0x238>)
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000f94:	f04f 0e00 	mov.w	lr, #0
		{
			tmp = FFTbuf[WFSample] * FFTbuf[WFSample] + FFTbuf[WFSample+1] * FFTbuf[WFSample+1];
 8000f98:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8000f9c:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8000fa0:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8000fa4:	b280      	uxth	r0, r0
 8000fa6:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000faa:	b289      	uxth	r1, r1
 8000fac:	b292      	uxth	r2, r2
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8000fb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000fb8:	edd2 7a01 	vldr	s15, [r2, #4]
 8000fbc:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000fc0:	ed93 6a01 	vldr	s12, [r3, #4]
 8000fc4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8000fc8:	edd0 6a00 	vldr	s13, [r0]
 8000fcc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8000fd0:	ed91 7a00 	vldr	s14, [r1]
 8000fd4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000fd8:	edcd 7a01 	vstr	s15, [sp, #4]
			arm_sqrt_f32(tmp, &WFBuffer[WFSample >> 1]);
 8000fdc:	eddd 7a01 	vldr	s15, [sp, #4]
 8000fe0:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000fe4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fe8:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8000fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff0:	eb06 0283 	add.w	r2, r6, r3, lsl #2
 8000ff4:	db71      	blt.n	80010da <HAL_GPIO_EXTI_Callback+0x1da>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8000ff6:	eeb1 7ae7 	vsqrt.f32	s14, s15
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000ffa:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000ffe:	3302      	adds	r3, #2
 8001000:	b29b      	uxth	r3, r3
 8001002:	f8ad 3002 	strh.w	r3, [sp, #2]
 8001006:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 800100a:	b29b      	uxth	r3, r3
 800100c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001010:	ed82 7a00 	vstr	s14, [r2]
 8001014:	d3c0      	bcc.n	8000f98 <HAL_GPIO_EXTI_Callback+0x98>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8001016:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800101a:	4a48      	ldr	r2, [pc, #288]	; (800113c <HAL_GPIO_EXTI_Callback+0x23c>)
 800101c:	4948      	ldr	r1, [pc, #288]	; (8001140 <HAL_GPIO_EXTI_Callback+0x240>)
 800101e:	4841      	ldr	r0, [pc, #260]	; (8001124 <HAL_GPIO_EXTI_Callback+0x224>)
 8001020:	f00c ffee 	bl	800e000 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8001024:	2301      	movs	r3, #1
 8001026:	4945      	ldr	r1, [pc, #276]	; (800113c <HAL_GPIO_EXTI_Callback+0x23c>)
 8001028:	461a      	mov	r2, r3
 800102a:	4841      	ldr	r0, [pc, #260]	; (8001130 <HAL_GPIO_EXTI_Callback+0x230>)
 800102c:	f00c fd72 	bl	800db14 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8001030:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001034:	4943      	ldr	r1, [pc, #268]	; (8001144 <HAL_GPIO_EXTI_Callback+0x244>)
 8001036:	4844      	ldr	r0, [pc, #272]	; (8001148 <HAL_GPIO_EXTI_Callback+0x248>)
 8001038:	f000 fe78 	bl	8001d2c <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 800103c:	782b      	ldrb	r3, [r5, #0]
 800103e:	2b02      	cmp	r3, #2
 8001040:	d826      	bhi.n	8001090 <HAL_GPIO_EXTI_Callback+0x190>
 8001042:	2b00      	cmp	r3, #0
 8001044:	d13e      	bne.n	80010c4 <HAL_GPIO_EXTI_Callback+0x1c4>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 8001046:	4941      	ldr	r1, [pc, #260]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 8001048:	483f      	ldr	r0, [pc, #252]	; (8001148 <HAL_GPIO_EXTI_Callback+0x248>)
 800104a:	f000 ffbf 	bl	8001fcc <SDR_demodAM_AGC>
#endif


	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 800104e:	4b40      	ldr	r3, [pc, #256]	; (8001150 <HAL_GPIO_EXTI_Callback+0x250>)
 8001050:	7819      	ldrb	r1, [r3, #0]
 8001052:	b369      	cbz	r1, 80010b0 <HAL_GPIO_EXTI_Callback+0x1b0>
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = volume; //Volume
			else
				fAudio[i] = -volume;
 8001054:	493f      	ldr	r1, [pc, #252]	; (8001154 <HAL_GPIO_EXTI_Callback+0x254>)
 8001056:	2300      	movs	r3, #0
 8001058:	4a3c      	ldr	r2, [pc, #240]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 800105a:	edd1 7a00 	vldr	s15, [r1]
 800105e:	eeb1 7a67 	vneg.f32	s14, s15
			if (i % 64 > 31)
 8001062:	0699      	lsls	r1, r3, #26
		for (i=0; i<BSIZE; i++)
 8001064:	f103 0301 	add.w	r3, r3, #1
 8001068:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = volume; //Volume
 800106c:	bf4c      	ite	mi
 800106e:	ed42 7a01 	vstrmi	s15, [r2, #-4]
				fAudio[i] = -volume;
 8001072:	ed02 7a01 	vstrpl	s14, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 8001076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800107a:	d1f2      	bne.n	8001062 <HAL_GPIO_EXTI_Callback+0x162>
	}

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800107c:	4b36      	ldr	r3, [pc, #216]	; (8001158 <HAL_GPIO_EXTI_Callback+0x258>)
 800107e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001082:	4832      	ldr	r0, [pc, #200]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 8001084:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8001086:	b002      	add	sp, #8
 8001088:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800108c:	f000 bdd8 	b.w	8001c40 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 8001090:	2b03      	cmp	r3, #3
 8001092:	d1dc      	bne.n	800104e <HAL_GPIO_EXTI_Callback+0x14e>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8001094:	492d      	ldr	r1, [pc, #180]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 8001096:	482c      	ldr	r0, [pc, #176]	; (8001148 <HAL_GPIO_EXTI_Callback+0x248>)
 8001098:	f001 f828 	bl	80020ec <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 800109c:	4b2f      	ldr	r3, [pc, #188]	; (800115c <HAL_GPIO_EXTI_Callback+0x25c>)
 800109e:	78db      	ldrb	r3, [r3, #3]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1d4      	bne.n	800104e <HAL_GPIO_EXTI_Callback+0x14e>
			SDR_CWPeak(fAudio, BSIZE);
 80010a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010a8:	4828      	ldr	r0, [pc, #160]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 80010aa:	f000 ff05 	bl	8001eb8 <SDR_CWPeak>
 80010ae:	e7ce      	b.n	800104e <HAL_GPIO_EXTI_Callback+0x14e>
		if (TransmissionEnabled)
 80010b0:	4b2b      	ldr	r3, [pc, #172]	; (8001160 <HAL_GPIO_EXTI_Callback+0x260>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0e1      	beq.n	800107c <HAL_GPIO_EXTI_Callback+0x17c>
							fAudio[i] = 0.;
 80010b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010bc:	4823      	ldr	r0, [pc, #140]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 80010be:	f00d fb63 	bl	800e788 <memset>
 80010c2:	e7db      	b.n	800107c <HAL_GPIO_EXTI_Callback+0x17c>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 80010c4:	4921      	ldr	r1, [pc, #132]	; (800114c <HAL_GPIO_EXTI_Callback+0x24c>)
 80010c6:	4820      	ldr	r0, [pc, #128]	; (8001148 <HAL_GPIO_EXTI_Callback+0x248>)
 80010c8:	f001 f810 	bl	80020ec <SDR_demodSSB_CW_AGC>
 80010cc:	e7bf      	b.n	800104e <HAL_GPIO_EXTI_Callback+0x14e>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80010ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d2:	4620      	mov	r0, r4
 80010d4:	f000 fe44 	bl	8001d60 <SDR_mirror_LSB>
 80010d8:	e74e      	b.n	8000f78 <HAL_GPIO_EXTI_Callback+0x78>
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 80010da:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80010de:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80010e2:	3202      	adds	r2, #2
 80010e4:	f8c3 e000 	str.w	lr, [r3]
 80010e8:	b293      	uxth	r3, r2
 80010ea:	f8ad 3002 	strh.w	r3, [sp, #2]
 80010ee:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010f8:	f4ff af4e 	bcc.w	8000f98 <HAL_GPIO_EXTI_Callback+0x98>
 80010fc:	e78b      	b.n	8001016 <HAL_GPIO_EXTI_Callback+0x116>
 80010fe:	bf00      	nop
 8001100:	2000d000 	.word	0x2000d000
 8001104:	20009000 	.word	0x20009000
 8001108:	2000b000 	.word	0x2000b000
 800110c:	20007000 	.word	0x20007000
 8001110:	20006800 	.word	0x20006800
 8001114:	240070c0 	.word	0x240070c0
 8001118:	20006000 	.word	0x20006000
 800111c:	240070b4 	.word	0x240070b4
 8001120:	2400b25c 	.word	0x2400b25c
 8001124:	20002000 	.word	0x20002000
 8001128:	24001e6c 	.word	0x24001e6c
 800112c:	2400a25c 	.word	0x2400a25c
 8001130:	080188f4 	.word	0x080188f4
 8001134:	240070cc 	.word	0x240070cc
 8001138:	24008218 	.word	0x24008218
 800113c:	20000000 	.word	0x20000000
 8001140:	20004000 	.word	0x20004000
 8001144:	20001000 	.word	0x20001000
 8001148:	2400c7b8 	.word	0x2400c7b8
 800114c:	24009a5c 	.word	0x24009a5c
 8001150:	240070f8 	.word	0x240070f8
 8001154:	2400d7ec 	.word	0x2400d7ec
 8001158:	24008214 	.word	0x24008214
 800115c:	24009a50 	.word	0x24009a50
 8001160:	24007104 	.word	0x24007104

08001164 <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8001164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8001168:	4b78      	ldr	r3, [pc, #480]	; (800134c <ADC_Stream0_Handler+0x1e8>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800116a:	4f79      	ldr	r7, [pc, #484]	; (8001350 <ADC_Stream0_Handler+0x1ec>)
{
 800116c:	ed2d 8b10 	vpush	{d8-d15}
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001170:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 8001174:	781b      	ldrb	r3, [r3, #0]
{
 8001176:	b095      	sub	sp, #84	; 0x54
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8001178:	2800      	cmp	r0, #0
 800117a:	bf08      	it	eq
 800117c:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 800117e:	2b03      	cmp	r3, #3
 8001180:	f000 83f3 	beq.w	800196a <ADC_Stream0_Handler+0x806>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8001184:	4b73      	ldr	r3, [pc, #460]	; (8001354 <ADC_Stream0_Handler+0x1f0>)
 8001186:	ed93 0a00 	vldr	s0, [r3]
 800118a:	f000 fbfd 	bl	8001988 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 800118e:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 8001192:	1ebe      	subs	r6, r7, #2
	sum = 0; k = BSIZE;
 8001194:	ed9f 0a70 	vldr	s0, [pc, #448]	; 8001358 <ADC_Stream0_Handler+0x1f4>
	{
		sum += pR[k-1];
 8001198:	8810      	ldrh	r0, [r2, #0]
	while(k)
 800119a:	3a08      	subs	r2, #8
		sum += pR[k-2];
 800119c:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 800119e:	b280      	uxth	r0, r0
		sum += pR[k-3];
 80011a0:	8894      	ldrh	r4, [r2, #4]
		sum += pR[k-2];
 80011a2:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 80011a4:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 80011a6:	ee07 0a90 	vmov	s15, r0
		sum += pR[k-3];
 80011aa:	b2a4      	uxth	r4, r4
		sum += pR[k-2];
 80011ac:	ee07 3a10 	vmov	s14, r3
		sum += pR[k-4];
 80011b0:	b289      	uxth	r1, r1
		sum += pR[k-1];
 80011b2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-3];
 80011b6:	ee07 4a90 	vmov	s15, r4
		sum += pR[k-2];
 80011ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		sum += pR[k-4];
 80011be:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 80011c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 80011c6:	4296      	cmp	r6, r2
		sum += pR[k-4];
 80011c8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80011cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d0:	ee77 7a86 	vadd.f32	s15, s15, s12
 80011d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80011d8:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80011dc:	d1dc      	bne.n	8001198 <ADC_Stream0_Handler+0x34>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80011de:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 80011e2:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80011e4:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800135c <ADC_Stream0_Handler+0x1f8>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80011e8:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	4c5c      	ldr	r4, [pc, #368]	; (8001360 <ADC_Stream0_Handler+0x1fc>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80011ee:	ee20 0a27 	vmul.f32	s0, s0, s15
	TestSampledValue=pR[BSIZE/2];
 80011f2:	4d5c      	ldr	r5, [pc, #368]	; (8001364 <ADC_Stream0_Handler+0x200>)
 80011f4:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80011f8:	4b5b      	ldr	r3, [pc, #364]	; (8001368 <ADC_Stream0_Handler+0x204>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80011fa:	495c      	ldr	r1, [pc, #368]	; (800136c <ADC_Stream0_Handler+0x208>)
	TestSampledValue=pR[BSIZE/2];
 80011fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001200:	8022      	strh	r2, [r4, #0]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001202:	4a5b      	ldr	r2, [pc, #364]	; (8001370 <ADC_Stream0_Handler+0x20c>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001204:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 8001208:	edc5 7a00 	vstr	s15, [r5]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 800120c:	f000 fca6 	bl	8001b5c <SDR_downconvert_f32>
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 8001210:	4a58      	ldr	r2, [pc, #352]	; (8001374 <ADC_Stream0_Handler+0x210>)
 8001212:	23ff      	movs	r3, #255	; 0xff
 8001214:	4958      	ldr	r1, [pc, #352]	; (8001378 <ADC_Stream0_Handler+0x214>)
 8001216:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800121a:	ed92 2a00 	vldr	s4, [r2]
 800121e:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8001222:	4a56      	ldr	r2, [pc, #344]	; (800137c <ADC_Stream0_Handler+0x218>)
 8001224:	edd1 3a00 	vldr	s7, [r1]
 8001228:	edd2 1a00 	vldr	s3, [r2]
 800122c:	4a54      	ldr	r2, [pc, #336]	; (8001380 <ADC_Stream0_Handler+0x21c>)
 800122e:	4955      	ldr	r1, [pc, #340]	; (8001384 <ADC_Stream0_Handler+0x220>)
 8001230:	ed92 7a00 	vldr	s14, [r2]
 8001234:	4a54      	ldr	r2, [pc, #336]	; (8001388 <ADC_Stream0_Handler+0x224>)
 8001236:	ed91 9a00 	vldr	s18, [r1]
 800123a:	eeb0 6a47 	vmov.f32	s12, s14
 800123e:	edd2 2a00 	vldr	s5, [r2]
 8001242:	4952      	ldr	r1, [pc, #328]	; (800138c <ADC_Stream0_Handler+0x228>)
 8001244:	4a52      	ldr	r2, [pc, #328]	; (8001390 <ADC_Stream0_Handler+0x22c>)
 8001246:	edd1 ea00 	vldr	s29, [r1]
 800124a:	edd2 8a00 	vldr	s17, [r2]
 800124e:	4951      	ldr	r1, [pc, #324]	; (8001394 <ADC_Stream0_Handler+0x230>)
 8001250:	4a51      	ldr	r2, [pc, #324]	; (8001398 <ADC_Stream0_Handler+0x234>)
 8001252:	edd1 6a00 	vldr	s13, [r1]
 8001256:	ed92 5a00 	vldr	s10, [r2]
 800125a:	4950      	ldr	r1, [pc, #320]	; (800139c <ADC_Stream0_Handler+0x238>)
 800125c:	4a50      	ldr	r2, [pc, #320]	; (80013a0 <ADC_Stream0_Handler+0x23c>)
 800125e:	edd1 ca00 	vldr	s25, [r1]
 8001262:	edd2 fa00 	vldr	s31, [r2]
 8001266:	494f      	ldr	r1, [pc, #316]	; (80013a4 <ADC_Stream0_Handler+0x240>)
 8001268:	4a4f      	ldr	r2, [pc, #316]	; (80013a8 <ADC_Stream0_Handler+0x244>)
 800126a:	ed91 da00 	vldr	s26, [r1]
 800126e:	ed92 8a00 	vldr	s16, [r2]
 8001272:	494e      	ldr	r1, [pc, #312]	; (80013ac <ADC_Stream0_Handler+0x248>)
 8001274:	4a4e      	ldr	r2, [pc, #312]	; (80013b0 <ADC_Stream0_Handler+0x24c>)
 8001276:	edcd 6a02 	vstr	s13, [sp, #8]
 800127a:	edd2 5a00 	vldr	s11, [r2]
 800127e:	edd1 6a00 	vldr	s13, [r1]
 8001282:	4a4c      	ldr	r2, [pc, #304]	; (80013b4 <ADC_Stream0_Handler+0x250>)
 8001284:	494c      	ldr	r1, [pc, #304]	; (80013b8 <ADC_Stream0_Handler+0x254>)
 8001286:	ed92 fa00 	vldr	s30, [r2]
 800128a:	ed91 ca00 	vldr	s24, [r1]
 800128e:	4a4b      	ldr	r2, [pc, #300]	; (80013bc <ADC_Stream0_Handler+0x258>)
 8001290:	494b      	ldr	r1, [pc, #300]	; (80013c0 <ADC_Stream0_Handler+0x25c>)
 8001292:	edd2 ba00 	vldr	s23, [r2]
 8001296:	edcd 6a01 	vstr	s13, [sp, #4]
 800129a:	4a4a      	ldr	r2, [pc, #296]	; (80013c4 <ADC_Stream0_Handler+0x260>)
 800129c:	edd1 6a00 	vldr	s13, [r1]
 80012a0:	4949      	ldr	r1, [pc, #292]	; (80013c8 <ADC_Stream0_Handler+0x264>)
 80012a2:	ed92 3a00 	vldr	s6, [r2]
 80012a6:	edcd 6a03 	vstr	s13, [sp, #12]
 80012aa:	4a48      	ldr	r2, [pc, #288]	; (80013cc <ADC_Stream0_Handler+0x268>)
 80012ac:	edd1 6a00 	vldr	s13, [r1]
 80012b0:	4947      	ldr	r1, [pc, #284]	; (80013d0 <ADC_Stream0_Handler+0x26c>)
 80012b2:	edd2 9a00 	vldr	s19, [r2]
 80012b6:	edcd 6a08 	vstr	s13, [sp, #32]
 80012ba:	4a46      	ldr	r2, [pc, #280]	; (80013d4 <ADC_Stream0_Handler+0x270>)
 80012bc:	edd1 6a00 	vldr	s13, [r1]
 80012c0:	f8df a13c 	ldr.w	sl, [pc, #316]	; 8001400 <ADC_Stream0_Handler+0x29c>
 80012c4:	4944      	ldr	r1, [pc, #272]	; (80013d8 <ADC_Stream0_Handler+0x274>)
 80012c6:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8001404 <ADC_Stream0_Handler+0x2a0>
 80012ca:	ed92 ba00 	vldr	s22, [r2]
 80012ce:	ed9a 1a00 	vldr	s2, [sl]
 80012d2:	edd9 7a00 	vldr	s15, [r9]
 80012d6:	8023      	strh	r3, [r4, #0]
 80012d8:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 80012dc:	edd1 6a00 	vldr	s13, [r1]
 80012e0:	493e      	ldr	r1, [pc, #248]	; (80013dc <ADC_Stream0_Handler+0x278>)
 80012e2:	edcd 6a00 	vstr	s13, [sp]
 80012e6:	edd1 6a00 	vldr	s13, [r1]
 80012ea:	493d      	ldr	r1, [pc, #244]	; (80013e0 <ADC_Stream0_Handler+0x27c>)
 80012ec:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 80012f0:	edd1 6a00 	vldr	s13, [r1]
 80012f4:	493b      	ldr	r1, [pc, #236]	; (80013e4 <ADC_Stream0_Handler+0x280>)
 80012f6:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8001408 <ADC_Stream0_Handler+0x2a4>
 80012fa:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 80012fe:	edd1 6a00 	vldr	s13, [r1]
 8001302:	4f39      	ldr	r7, [pc, #228]	; (80013e8 <ADC_Stream0_Handler+0x284>)
 8001304:	edcd 6a06 	vstr	s13, [sp, #24]
 8001308:	edd8 6a00 	vldr	s13, [r8]
 800130c:	4e37      	ldr	r6, [pc, #220]	; (80013ec <ADC_Stream0_Handler+0x288>)
 800130e:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 8001312:	edd7 6a00 	vldr	s13, [r7]
 8001316:	4936      	ldr	r1, [pc, #216]	; (80013f0 <ADC_Stream0_Handler+0x28c>)
 8001318:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 800131c:	edd6 6a00 	vldr	s13, [r6]
 8001320:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 800140c <ADC_Stream0_Handler+0x2a8>
 8001324:	edcd 6a07 	vstr	s13, [sp, #28]
 8001328:	edd1 6a00 	vldr	s13, [r1]
 800132c:	4931      	ldr	r1, [pc, #196]	; (80013f4 <ADC_Stream0_Handler+0x290>)
 800132e:	4a32      	ldr	r2, [pc, #200]	; (80013f8 <ADC_Stream0_Handler+0x294>)
 8001330:	f9bb 0000 	ldrsh.w	r0, [fp]
 8001334:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8001338:	f502 6c00 	add.w	ip, r2, #2048	; 0x800
 800133c:	edd1 6a00 	vldr	s13, [r1]
 8001340:	4686      	mov	lr, r0
 8001342:	492e      	ldr	r1, [pc, #184]	; (80013fc <ADC_Stream0_Handler+0x298>)
 8001344:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001348:	e165      	b.n	8001616 <ADC_Stream0_Handler+0x4b2>
 800134a:	bf00      	nop
 800134c:	24001e6c 	.word	0x24001e6c
 8001350:	24009640 	.word	0x24009640
 8001354:	24007090 	.word	0x24007090
 8001358:	00000000 	.word	0x00000000
 800135c:	3b000000 	.word	0x3b000000
 8001360:	24000610 	.word	0x24000610
 8001364:	24007100 	.word	0x24007100
 8001368:	2400c638 	.word	0x2400c638
 800136c:	24000e40 	.word	0x24000e40
 8001370:	24000640 	.word	0x24000640
 8001374:	24000584 	.word	0x24000584
 8001378:	240005d4 	.word	0x240005d4
 800137c:	240005b0 	.word	0x240005b0
 8001380:	240005b4 	.word	0x240005b4
 8001384:	24000590 	.word	0x24000590
 8001388:	24000580 	.word	0x24000580
 800138c:	240005e8 	.word	0x240005e8
 8001390:	240005c8 	.word	0x240005c8
 8001394:	240005ec 	.word	0x240005ec
 8001398:	240005cc 	.word	0x240005cc
 800139c:	2400059c 	.word	0x2400059c
 80013a0:	2400058c 	.word	0x2400058c
 80013a4:	240005e0 	.word	0x240005e0
 80013a8:	240005c0 	.word	0x240005c0
 80013ac:	240005e4 	.word	0x240005e4
 80013b0:	240005c4 	.word	0x240005c4
 80013b4:	24000588 	.word	0x24000588
 80013b8:	24000598 	.word	0x24000598
 80013bc:	240005d8 	.word	0x240005d8
 80013c0:	240005f8 	.word	0x240005f8
 80013c4:	240005dc 	.word	0x240005dc
 80013c8:	240005fc 	.word	0x240005fc
 80013cc:	24000594 	.word	0x24000594
 80013d0:	240005a4 	.word	0x240005a4
 80013d4:	240005d0 	.word	0x240005d0
 80013d8:	240005f0 	.word	0x240005f0
 80013dc:	240005f4 	.word	0x240005f4
 80013e0:	240005a0 	.word	0x240005a0
 80013e4:	24000608 	.word	0x24000608
 80013e8:	240005ac 	.word	0x240005ac
 80013ec:	24000600 	.word	0x24000600
 80013f0:	24000604 	.word	0x24000604
 80013f4:	240005a8 	.word	0x240005a8
 80013f8:	24000e48 	.word	0x24000e48
 80013fc:	24000648 	.word	0x24000648
 8001400:	240005b8 	.word	0x240005b8
 8001404:	240005bc 	.word	0x240005bc
 8001408:	2400060c 	.word	0x2400060c
 800140c:	2400057c 	.word	0x2400057c
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001410:	eea8 5a84 	vfma.f32	s10, s17, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001414:	0798      	lsls	r0, r3, #30
 8001416:	eee8 5a04 	vfma.f32	s11, s16, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800141a:	ee7f faaa 	vadd.f32	s31, s31, s21
 800141e:	ee3f fa0a 	vadd.f32	s30, s30, s20
 8001422:	eeaf 5aa4 	vfma.f32	s10, s31, s9
 8001426:	eeef 5a24 	vfma.f32	s11, s30, s9
 800142a:	ee75 6a27 	vadd.f32	s13, s10, s15
 800142e:	ee35 6a87 	vadd.f32	s12, s11, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8001432:	f100 8118 	bmi.w	8001666 <ADC_Stream0_Handler+0x502>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001436:	eeab 3a84 	vfma.f32	s6, s23, s8

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 800143a:	075d      	lsls	r5, r3, #29
 800143c:	eeeb 3a04 	vfma.f32	s7, s22, s8
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001440:	ee79 9a8e 	vadd.f32	s19, s19, s28
 8001444:	ee39 9a2d 	vadd.f32	s18, s18, s27
 8001448:	eea9 3aa4 	vfma.f32	s6, s19, s9
 800144c:	eee9 3a24 	vfma.f32	s7, s18, s9
 8001450:	ee33 9a26 	vadd.f32	s18, s6, s13
 8001454:	ee73 9a86 	vadd.f32	s19, s7, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001458:	f100 8116 	bmi.w	8001688 <ADC_Stream0_Handler+0x524>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 800145c:	eddd 5a02 	vldr	s11, [sp, #8]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001460:	0718      	lsls	r0, r3, #28
 8001462:	ed9d 5a01 	vldr	s10, [sp, #4]
 8001466:	eeee 5a84 	vfma.f32	s11, s29, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 800146a:	eddd 3a05 	vldr	s7, [sp, #20]
 800146e:	eead 5a04 	vfma.f32	s10, s26, s8
 8001472:	ed9d 3a04 	vldr	s6, [sp, #16]
 8001476:	ee7c caa3 	vadd.f32	s25, s25, s7
 800147a:	ee3c ca03 	vadd.f32	s24, s24, s6
 800147e:	eeec 5aa4 	vfma.f32	s11, s25, s9
 8001482:	eeac 5a24 	vfma.f32	s10, s24, s9
 8001486:	ee39 ca25 	vadd.f32	s24, s18, s11
 800148a:	ee75 ca29 	vadd.f32	s25, s10, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 800148e:	f100 81a5 	bmi.w	80017dc <ADC_Stream0_Handler+0x678>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001492:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001496:	f013 0010 	ands.w	r0, r3, #16
 800149a:	ed9d 3a03 	vldr	s6, [sp, #12]
 800149e:	eddd 5a00 	vldr	s11, [sp]
 80014a2:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 80014a6:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80014aa:	ed9d 5a11 	vldr	s10, [sp, #68]	; 0x44
 80014ae:	eee5 fa84 	vfma.f32	s31, s11, s8
 80014b2:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 80014b6:	ee75 5a25 	vadd.f32	s11, s10, s11
 80014ba:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 80014be:	eea5 faa4 	vfma.f32	s30, s11, s9
 80014c2:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80014c6:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80014c8:	ee75 5a25 	vadd.f32	s11, s10, s11
 80014cc:	eee5 faa4 	vfma.f32	s31, s11, s9
 80014d0:	ee3c fa0f 	vadd.f32	s30, s24, s30
 80014d4:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 80014d8:	ee7c faaf 	vadd.f32	s31, s25, s31
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80014dc:	f040 819b 	bne.w	8001816 <ADC_Stream0_Handler+0x6b2>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80014e0:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80014e4:	ea4f 008e 	mov.w	r0, lr, lsl #2
 80014e8:	eddd 5a0c 	vldr	s11, [sp, #48]	; 0x30
 80014ec:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 80014f0:	eee3 5a84 	vfma.f32	s11, s7, s8
 80014f4:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80014f8:	ed9d fa0d 	vldr	s30, [sp, #52]	; 0x34
 80014fc:	eea3 5a84 	vfma.f32	s10, s7, s8
 8001500:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001504:	4ddb      	ldr	r5, [pc, #876]	; (8001874 <ADC_Stream0_Handler+0x710>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001506:	ee73 3a8f 	vadd.f32	s7, s7, s30
 800150a:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800150e:	4428      	add	r0, r5
 8001510:	4dd9      	ldr	r5, [pc, #868]	; (8001878 <ADC_Stream0_Handler+0x714>)
 8001512:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001516:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 800151a:	ee73 3a8f 	vadd.f32	s7, s7, s30
 800151e:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 8001522:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001526:	eddf 3ad5 	vldr	s7, [pc, #852]	; 800187c <ADC_Stream0_Handler+0x718>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800152a:	ee75 5a8f 	vadd.f32	s11, s11, s30
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800152e:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001532:	ee35 5a2f 	vadd.f32	s10, s10, s31
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001536:	ee25 5a23 	vmul.f32	s10, s10, s7
 800153a:	ed80 5a00 	vstr	s10, [r0]
 800153e:	f10e 0001 	add.w	r0, lr, #1
 8001542:	eb05 0e8e 	add.w	lr, r5, lr, lsl #2
 8001546:	edce 5a00 	vstr	s11, [lr]
 800154a:	fa0f fe80 	sxth.w	lr, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800154e:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 8001552:	f5be 6f00 	cmp.w	lr, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001556:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		if(idx < BSIZE*4)
 800155a:	f2c0 81cf 	blt.w	80018fc <ADC_Stream0_Handler+0x798>

#endif

			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 800155e:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001562:	eddd 3a06 	vldr	s7, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001566:	eddd 5a00 	vldr	s11, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800156a:	eeb0 5a68 	vmov.f32	s10, s17
			EXTI->SWIER1 |= GPIO_PIN_14;
 800156e:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001570:	eef0 8a67 	vmov.f32	s17, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001574:	ed8d da01 	vstr	s26, [sp, #4]
 8001578:	eeb0 da69 	vmov.f32	s26, s19
 800157c:	edcd ea02 	vstr	s29, [sp, #8]
 8001580:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001584:	edcd 3a0c 	vstr	s7, [sp, #48]	; 0x30
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001588:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800158c:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001590:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001594:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001598:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800159c:	eeb0 3a6b 	vmov.f32	s6, s23
		idx = 0;
 80015a0:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015a4:	eeb0 ba46 	vmov.f32	s22, s12
		inE6Rold = inER;                           inE6Iold = inEI;
 80015a8:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015ac:	eef0 ba66 	vmov.f32	s23, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 80015b0:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015b4:	eeb0 8a47 	vmov.f32	s16, s14
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80015b8:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80015bc:	edcd fa07 	vstr	s31, [sp, #28]
 80015c0:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80015c4:	edcd ca00 	vstr	s25, [sp]
 80015c8:	ed8d ca03 	vstr	s24, [sp, #12]
			EXTI->SWIER1 |= GPIO_PIN_14;
 80015cc:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 80015ce:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
 80015d2:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80015d6:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 80015da:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 80015de:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80015e2:	eeb0 9a6d 	vmov.f32	s18, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 80015e6:	ed9d ca04 	vldr	s24, [sp, #16]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80015ea:	eef0 9a4e 	vmov.f32	s19, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 80015ee:	eddd ca05 	vldr	s25, [sp, #20]
		inE2Rold = inER;                           inE2Iold = inEI;
 80015f2:	eeb0 fa4a 	vmov.f32	s30, s20
 80015f6:	eef0 fa6a 	vmov.f32	s31, s21
	while(k--)
 80015fa:	3208      	adds	r2, #8
 80015fc:	3b01      	subs	r3, #1
 80015fe:	eef0 7a41 	vmov.f32	s15, s2
 8001602:	3108      	adds	r1, #8
 8001604:	4594      	cmp	ip, r2
 8001606:	eeb0 6a61 	vmov.f32	s12, s3
 800160a:	b29b      	uxth	r3, r3
 800160c:	d059      	beq.n	80016c2 <ADC_Stream0_Handler+0x55e>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800160e:	eef0 1a60 	vmov.f32	s3, s1
 8001612:	eeb0 1a40 	vmov.f32	s2, s0
 8001616:	eeb0 7a42 	vmov.f32	s14, s4
 800161a:	ed12 0a01 	vldr	s0, [r2, #-4]
 800161e:	ed12 2a02 	vldr	s4, [r2, #-8]
 8001622:	eef0 6a62 	vmov.f32	s13, s5
 8001626:	ed51 0a01 	vldr	s1, [r1, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 800162a:	07dd      	lsls	r5, r3, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 800162c:	ee72 2a07 	vadd.f32	s5, s4, s14
 8001630:	eeb0 7a40 	vmov.f32	s14, s0
 8001634:	eea1 7a04 	vfma.f32	s14, s2, s8
 8001638:	eea2 7aa4 	vfma.f32	s14, s5, s9
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800163c:	ed51 2a02 	vldr	s5, [r1, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 8001640:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8001644:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001648:	eeb0 7a60 	vmov.f32	s14, s1
 800164c:	eea1 7a84 	vfma.f32	s14, s3, s8
 8001650:	eea6 7aa4 	vfma.f32	s14, s13, s9
 8001654:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001658:	f57f aeda 	bpl.w	8001410 <ADC_Stream0_Handler+0x2ac>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 800165c:	eeb0 aa47 	vmov.f32	s20, s14
 8001660:	eef0 aa67 	vmov.f32	s21, s15
 8001664:	e7c9      	b.n	80015fa <ADC_Stream0_Handler+0x496>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001666:	eef0 5a48 	vmov.f32	s11, s16
 800166a:	eeb0 5a68 	vmov.f32	s10, s17
 800166e:	eeb0 8a47 	vmov.f32	s16, s14
 8001672:	eef0 8a67 	vmov.f32	s17, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8001676:	eef0 da46 	vmov.f32	s27, s12
 800167a:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 800167e:	eeb0 fa4a 	vmov.f32	s30, s20
 8001682:	eef0 fa6a 	vmov.f32	s31, s21
 8001686:	e7b8      	b.n	80015fa <ADC_Stream0_Handler+0x496>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001688:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 800168c:	edcd 9a04 	vstr	s19, [sp, #16]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001690:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8001694:	ed8d 9a05 	vstr	s18, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001698:	eef0 5a48 	vmov.f32	s11, s16
 800169c:	eeb0 5a68 	vmov.f32	s10, s17
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80016a0:	eeb0 ba46 	vmov.f32	s22, s12
 80016a4:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016a8:	eeb0 8a47 	vmov.f32	s16, s14
 80016ac:	eef0 8a67 	vmov.f32	s17, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80016b0:	eeb0 9a6d 	vmov.f32	s18, s27
 80016b4:	eef0 9a4e 	vmov.f32	s19, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 80016b8:	eeb0 fa4a 	vmov.f32	s30, s20
 80016bc:	eef0 fa6a 	vmov.f32	s31, s21
 80016c0:	e79b      	b.n	80015fa <ADC_Stream0_Handler+0x496>
 80016c2:	4b6f      	ldr	r3, [pc, #444]	; (8001880 <ADC_Stream0_Handler+0x71c>)
 80016c4:	eddd 7a02 	vldr	s15, [sp, #8]
 80016c8:	ed83 2a00 	vstr	s4, [r3]
 80016cc:	4b6d      	ldr	r3, [pc, #436]	; (8001884 <ADC_Stream0_Handler+0x720>)
 80016ce:	ed8a 0a00 	vstr	s0, [sl]
 80016d2:	edc3 0a00 	vstr	s1, [r3]
 80016d6:	4b6c      	ldr	r3, [pc, #432]	; (8001888 <ADC_Stream0_Handler+0x724>)
 80016d8:	ed89 1a00 	vstr	s2, [r9]
 80016dc:	edc3 1a00 	vstr	s3, [r3]
 80016e0:	4b6a      	ldr	r3, [pc, #424]	; (800188c <ADC_Stream0_Handler+0x728>)
 80016e2:	4a6b      	ldr	r2, [pc, #428]	; (8001890 <ADC_Stream0_Handler+0x72c>)
 80016e4:	edc3 2a00 	vstr	s5, [r3]
 80016e8:	4b6a      	ldr	r3, [pc, #424]	; (8001894 <ADC_Stream0_Handler+0x730>)
 80016ea:	edc3 8a00 	vstr	s17, [r3]
 80016ee:	4b6a      	ldr	r3, [pc, #424]	; (8001898 <ADC_Stream0_Handler+0x734>)
 80016f0:	ed83 5a00 	vstr	s10, [r3]
 80016f4:	4b69      	ldr	r3, [pc, #420]	; (800189c <ADC_Stream0_Handler+0x738>)
 80016f6:	edc3 fa00 	vstr	s31, [r3]
 80016fa:	4b69      	ldr	r3, [pc, #420]	; (80018a0 <ADC_Stream0_Handler+0x73c>)
 80016fc:	ed83 8a00 	vstr	s16, [r3]
 8001700:	4b68      	ldr	r3, [pc, #416]	; (80018a4 <ADC_Stream0_Handler+0x740>)
 8001702:	edc3 5a00 	vstr	s11, [r3]
 8001706:	4b68      	ldr	r3, [pc, #416]	; (80018a8 <ADC_Stream0_Handler+0x744>)
 8001708:	ed83 fa00 	vstr	s30, [r3]
 800170c:	4b67      	ldr	r3, [pc, #412]	; (80018ac <ADC_Stream0_Handler+0x748>)
 800170e:	edc3 ba00 	vstr	s23, [r3]
 8001712:	4b67      	ldr	r3, [pc, #412]	; (80018b0 <ADC_Stream0_Handler+0x74c>)
 8001714:	ed83 3a00 	vstr	s6, [r3]
 8001718:	4b66      	ldr	r3, [pc, #408]	; (80018b4 <ADC_Stream0_Handler+0x750>)
 800171a:	edc3 9a00 	vstr	s19, [r3]
 800171e:	4b66      	ldr	r3, [pc, #408]	; (80018b8 <ADC_Stream0_Handler+0x754>)
 8001720:	ed83 ba00 	vstr	s22, [r3]
 8001724:	4b65      	ldr	r3, [pc, #404]	; (80018bc <ADC_Stream0_Handler+0x758>)
 8001726:	edc3 3a00 	vstr	s7, [r3]
 800172a:	4b65      	ldr	r3, [pc, #404]	; (80018c0 <ADC_Stream0_Handler+0x75c>)
 800172c:	ed83 9a00 	vstr	s18, [r3]
 8001730:	4b64      	ldr	r3, [pc, #400]	; (80018c4 <ADC_Stream0_Handler+0x760>)
 8001732:	edc3 ea00 	vstr	s29, [r3]
 8001736:	4b64      	ldr	r3, [pc, #400]	; (80018c8 <ADC_Stream0_Handler+0x764>)
 8001738:	edc3 7a00 	vstr	s15, [r3]
 800173c:	4b63      	ldr	r3, [pc, #396]	; (80018cc <ADC_Stream0_Handler+0x768>)
 800173e:	eddd 7a01 	vldr	s15, [sp, #4]
 8001742:	edc3 ca00 	vstr	s25, [r3]
 8001746:	4b62      	ldr	r3, [pc, #392]	; (80018d0 <ADC_Stream0_Handler+0x76c>)
 8001748:	ed83 da00 	vstr	s26, [r3]
 800174c:	4b61      	ldr	r3, [pc, #388]	; (80018d4 <ADC_Stream0_Handler+0x770>)
 800174e:	edc3 7a00 	vstr	s15, [r3]
 8001752:	4b61      	ldr	r3, [pc, #388]	; (80018d8 <ADC_Stream0_Handler+0x774>)
 8001754:	eddd 7a03 	vldr	s15, [sp, #12]
 8001758:	ed83 ca00 	vstr	s24, [r3]
 800175c:	4b5f      	ldr	r3, [pc, #380]	; (80018dc <ADC_Stream0_Handler+0x778>)
 800175e:	edc3 7a00 	vstr	s15, [r3]
 8001762:	eddd 7a08 	vldr	s15, [sp, #32]
 8001766:	4b5e      	ldr	r3, [pc, #376]	; (80018e0 <ADC_Stream0_Handler+0x77c>)
 8001768:	edc3 7a00 	vstr	s15, [r3]
 800176c:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001770:	4b5c      	ldr	r3, [pc, #368]	; (80018e4 <ADC_Stream0_Handler+0x780>)
 8001772:	edc3 7a00 	vstr	s15, [r3]
 8001776:	eddd 7a00 	vldr	s15, [sp]
 800177a:	4b5b      	ldr	r3, [pc, #364]	; (80018e8 <ADC_Stream0_Handler+0x784>)
 800177c:	f8ab e000 	strh.w	lr, [fp]
 8001780:	edc3 7a00 	vstr	s15, [r3]
 8001784:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8001788:	4b58      	ldr	r3, [pc, #352]	; (80018ec <ADC_Stream0_Handler+0x788>)
 800178a:	edc3 7a00 	vstr	s15, [r3]
 800178e:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8001792:	4b57      	ldr	r3, [pc, #348]	; (80018f0 <ADC_Stream0_Handler+0x78c>)
 8001794:	edc3 7a00 	vstr	s15, [r3]
 8001798:	eddd 7a06 	vldr	s15, [sp, #24]
 800179c:	4b55      	ldr	r3, [pc, #340]	; (80018f4 <ADC_Stream0_Handler+0x790>)
 800179e:	edc3 7a00 	vstr	s15, [r3]
 80017a2:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 80017a6:	4b54      	ldr	r3, [pc, #336]	; (80018f8 <ADC_Stream0_Handler+0x794>)
 80017a8:	edc8 7a00 	vstr	s15, [r8]
 80017ac:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 80017b0:	edc7 7a00 	vstr	s15, [r7]
 80017b4:	eddd 7a07 	vldr	s15, [sp, #28]
 80017b8:	edc6 7a00 	vstr	s15, [r6]
 80017bc:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80017c0:	edc3 7a00 	vstr	s15, [r3]
 80017c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017c8:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80017cc:	8023      	strh	r3, [r4, #0]
 80017ce:	edc2 7a00 	vstr	s15, [r2]
		}

		// LED_YELLOW_OFF;

	}
 80017d2:	b015      	add	sp, #84	; 0x54
 80017d4:	ecbd 8b10 	vpop	{d8-d15}
 80017d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017dc:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017e0:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80017e4:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017e8:	edcd ea02 	vstr	s29, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017ec:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 80017f0:	edcd ca10 	vstr	s25, [sp, #64]	; 0x40
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80017f4:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 80017f8:	ed8d ca11 	vstr	s24, [sp, #68]	; 0x44
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80017fc:	eeb0 da69 	vmov.f32	s26, s19
 8001800:	eef0 ea49 	vmov.f32	s29, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001804:	eeb0 ba46 	vmov.f32	s22, s12
 8001808:	eef0 ba66 	vmov.f32	s23, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800180c:	eeb0 8a47 	vmov.f32	s16, s14
 8001810:	eef0 8a67 	vmov.f32	s17, s15
 8001814:	e6e5      	b.n	80015e2 <ADC_Stream0_Handler+0x47e>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001816:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800181a:	eef0 3a4b 	vmov.f32	s7, s22
 800181e:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001822:	ed8d da01 	vstr	s26, [sp, #4]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001826:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800182a:	eeb0 da69 	vmov.f32	s26, s19
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800182e:	eddd 5a03 	vldr	s11, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001832:	eeb0 ba46 	vmov.f32	s22, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001836:	edcd ea02 	vstr	s29, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800183a:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800183e:	edcd 5a08 	vstr	s11, [sp, #32]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001842:	eef0 ea49 	vmov.f32	s29, s18
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001846:	eef0 5a48 	vmov.f32	s11, s16
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800184a:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800184e:	eeb0 8a47 	vmov.f32	s16, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001852:	ed8d ca03 	vstr	s24, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001856:	eeb0 5a68 	vmov.f32	s10, s17
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 800185a:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800185e:	eef0 8a67 	vmov.f32	s17, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001862:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001866:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800186a:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 800186e:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 8001872:	e6b2      	b.n	80015da <ADC_Stream0_Handler+0x476>
 8001874:	2000b000 	.word	0x2000b000
 8001878:	2000d000 	.word	0x2000d000
 800187c:	34000000 	.word	0x34000000
 8001880:	24000584 	.word	0x24000584
 8001884:	240005b0 	.word	0x240005b0
 8001888:	240005b4 	.word	0x240005b4
 800188c:	24000580 	.word	0x24000580
 8001890:	240005a8 	.word	0x240005a8
 8001894:	240005c8 	.word	0x240005c8
 8001898:	240005cc 	.word	0x240005cc
 800189c:	2400058c 	.word	0x2400058c
 80018a0:	240005c0 	.word	0x240005c0
 80018a4:	240005c4 	.word	0x240005c4
 80018a8:	24000588 	.word	0x24000588
 80018ac:	240005d8 	.word	0x240005d8
 80018b0:	240005dc 	.word	0x240005dc
 80018b4:	24000594 	.word	0x24000594
 80018b8:	240005d0 	.word	0x240005d0
 80018bc:	240005d4 	.word	0x240005d4
 80018c0:	24000590 	.word	0x24000590
 80018c4:	240005e8 	.word	0x240005e8
 80018c8:	240005ec 	.word	0x240005ec
 80018cc:	2400059c 	.word	0x2400059c
 80018d0:	240005e0 	.word	0x240005e0
 80018d4:	240005e4 	.word	0x240005e4
 80018d8:	24000598 	.word	0x24000598
 80018dc:	240005f8 	.word	0x240005f8
 80018e0:	240005fc 	.word	0x240005fc
 80018e4:	240005a4 	.word	0x240005a4
 80018e8:	240005f0 	.word	0x240005f0
 80018ec:	240005f4 	.word	0x240005f4
 80018f0:	240005a0 	.word	0x240005a0
 80018f4:	24000608 	.word	0x24000608
 80018f8:	24000604 	.word	0x24000604
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80018fc:	eddd 5a06 	vldr	s11, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001900:	eeb0 5a68 	vmov.f32	s10, s17
 8001904:	eef0 8a67 	vmov.f32	s17, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8001908:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800190c:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001910:	eef0 3a4b 	vmov.f32	s7, s22
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001914:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001918:	eeb0 3a6b 	vmov.f32	s6, s23
		inE6Rold = inER;                           inE6Iold = inEI;
 800191c:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001920:	eeb0 ba46 	vmov.f32	s22, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001924:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001928:	eef0 ba66 	vmov.f32	s23, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800192c:	eddd 5a03 	vldr	s11, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001930:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001934:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001938:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800193c:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001940:	ed8d da01 	vstr	s26, [sp, #4]
 8001944:	eeb0 da69 	vmov.f32	s26, s19
 8001948:	edcd ea02 	vstr	s29, [sp, #8]
 800194c:	eef0 ea49 	vmov.f32	s29, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001950:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001954:	eeb0 8a47 	vmov.f32	s16, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001958:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800195c:	edcd ca00 	vstr	s25, [sp]
 8001960:	ed8d ca03 	vstr	s24, [sp, #12]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001964:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 8001968:	e77f      	b.n	800186a <ADC_Stream0_Handler+0x706>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 800196a:	4a05      	ldr	r2, [pc, #20]	; (8001980 <ADC_Stream0_Handler+0x81c>)
 800196c:	4b05      	ldr	r3, [pc, #20]	; (8001984 <ADC_Stream0_Handler+0x820>)
 800196e:	ed92 0a00 	vldr	s0, [r2]
 8001972:	edd3 7a00 	vldr	s15, [r3]
 8001976:	ee30 0a27 	vadd.f32	s0, s0, s15
 800197a:	f000 f805 	bl	8001988 <SDR_ComputeLO>
 800197e:	e406      	b.n	800118e <ADC_Stream0_Handler+0x2a>
 8001980:	24007090 	.word	0x24007090
 8001984:	24009a54 	.word	0x24009a54

08001988 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8001988:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 800198a:	4b50      	ldr	r3, [pc, #320]	; (8001acc <SDR_ComputeLO+0x144>)
 800198c:	edd3 7a00 	vldr	s15, [r3]
 8001990:	eef4 7a40 	vcmp.f32	s15, s0
{
 8001994:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8001998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199c:	d173      	bne.n	8001a86 <SDR_ComputeLO+0xfe>
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800199e:	4a4c      	ldr	r2, [pc, #304]	; (8001ad0 <SDR_ComputeLO+0x148>)
 80019a0:	4b4c      	ldr	r3, [pc, #304]	; (8001ad4 <SDR_ComputeLO+0x14c>)
 80019a2:	ed92 8a00 	vldr	s16, [r2]
 80019a6:	ed93 7a00 	vldr	s14, [r3]
 80019aa:	4d4b      	ldr	r5, [pc, #300]	; (8001ad8 <SDR_ComputeLO+0x150>)
 80019ac:	4c4b      	ldr	r4, [pc, #300]	; (8001adc <SDR_ComputeLO+0x154>)
 80019ae:	484c      	ldr	r0, [pc, #304]	; (8001ae0 <SDR_ComputeLO+0x158>)
 80019b0:	4b4c      	ldr	r3, [pc, #304]	; (8001ae4 <SDR_ComputeLO+0x15c>)
 80019b2:	edd5 5a00 	vldr	s11, [r5]
 80019b6:	edd4 7a00 	vldr	s15, [r4]
 80019ba:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 80019be:	edd0 6a00 	vldr	s13, [r0]
 80019c2:	4a49      	ldr	r2, [pc, #292]	; (8001ae8 <SDR_ComputeLO+0x160>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019c4:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 80019c8:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019ca:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 80019ce:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019d0:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 80019d4:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019d6:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019da:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019de:	ee67 7aa6 	vmul.f32	s15, s15, s13
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019e2:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019e6:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019ea:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019ee:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019f2:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019f6:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80019fa:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80019fe:	ee66 5aa5 	vmul.f32	s11, s13, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a02:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a06:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a0a:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a0e:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a12:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a16:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a1a:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a22:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a26:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a2a:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a2e:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a32:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a36:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a3a:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a3e:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a42:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001a46:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001a4a:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8001a4e:	d1b9      	bne.n	80019c4 <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001a50:	ee66 6a06 	vmul.f32	s13, s12, s12
 8001a54:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001aec <SDR_ComputeLO+0x164>
 8001a58:	edc4 7a00 	vstr	s15, [r4]
 8001a5c:	eddf 4a24 	vldr	s9, [pc, #144]	; 8001af0 <SDR_ComputeLO+0x168>
 8001a60:	eee5 6a05 	vfma.f32	s13, s10, s10
 8001a64:	4a23      	ldr	r2, [pc, #140]	; (8001af4 <SDR_ComputeLO+0x16c>)
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <SDR_ComputeLO+0x170>)
 8001a68:	edc5 5a00 	vstr	s11, [r5]
 8001a6c:	ed82 5a00 	vstr	s10, [r2]
 8001a70:	ed83 6a00 	vstr	s12, [r3]
 8001a74:	ee77 7a66 	vsub.f32	s15, s14, s13
}	
 8001a78:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001a7c:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8001a80:	edc0 7a00 	vstr	s15, [r0]
}	
 8001a84:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001a86:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001afc <SDR_ComputeLO+0x174>
 8001a8a:	4a1d      	ldr	r2, [pc, #116]	; (8001b00 <SDR_ComputeLO+0x178>)
 8001a8c:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 8001a90:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001a94:	ed92 7a00 	vldr	s14, [r2]
 8001a98:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8001a9c:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8001aa0:	eeb0 0b49 	vmov.f64	d0, d9
 8001aa4:	f00f ff04 	bl	80118b0 <cos>
 8001aa8:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8001aac:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <SDR_ComputeLO+0x148>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001aae:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8001ab2:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001ab6:	f00f ff47 	bl	8011948 <sin>
 8001aba:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8001abe:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <SDR_ComputeLO+0x14c>)
 8001ac0:	eeb1 7a47 	vneg.f32	s14, s14
 8001ac4:	ed83 7a00 	vstr	s14, [r3]
 8001ac8:	e76f      	b.n	80019aa <SDR_ComputeLO+0x22>
 8001aca:	bf00      	nop
 8001acc:	240000e4 	.word	0x240000e4
 8001ad0:	24000614 	.word	0x24000614
 8001ad4:	2400061c 	.word	0x2400061c
 8001ad8:	240000e8 	.word	0x240000e8
 8001adc:	24000634 	.word	0x24000634
 8001ae0:	240000e0 	.word	0x240000e0
 8001ae4:	240068a0 	.word	0x240068a0
 8001ae8:	240060a0 	.word	0x240060a0
 8001aec:	46000200 	.word	0x46000200
 8001af0:	39000000 	.word	0x39000000
 8001af4:	24000638 	.word	0x24000638
 8001af8:	2400063c 	.word	0x2400063c
 8001afc:	40c90fdb 	.word	0x40c90fdb
 8001b00:	240070ac 	.word	0x240070ac

08001b04 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001b04:	089b      	lsrs	r3, r3, #2
 8001b06:	d028      	beq.n	8001b5a <SDR_2R_toC_f32+0x56>
 8001b08:	3010      	adds	r0, #16
 8001b0a:	3110      	adds	r1, #16
 8001b0c:	3220      	adds	r2, #32
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b0e:	f850 cc10 	ldr.w	ip, [r0, #-16]
  while(blkCnt)
 8001b12:	3110      	adds	r1, #16
 8001b14:	3010      	adds	r0, #16
 8001b16:	3b01      	subs	r3, #1
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b18:	f842 cc20 	str.w	ip, [r2, #-32]
  while(blkCnt)
 8001b1c:	f102 0220 	add.w	r2, r2, #32
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b20:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8001b24:	f842 cc3c 	str.w	ip, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b28:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8001b2c:	f842 cc38 	str.w	ip, [r2, #-56]
 8001b30:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8001b34:	f842 cc34 	str.w	ip, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b38:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8001b3c:	f842 cc30 	str.w	ip, [r2, #-48]
 8001b40:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8001b44:	f842 cc2c 	str.w	ip, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8001b48:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8001b4c:	f842 cc28 	str.w	ip, [r2, #-40]
 8001b50:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8001b54:	f842 cc24 	str.w	ip, [r2, #-36]
  while(blkCnt)
 8001b58:	d1d9      	bne.n	8001b0e <SDR_2R_toC_f32+0xa>
    
    blkCnt--;
  }
}
 8001b5a:	4770      	bx	lr

08001b5c <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001b5c:	4b35      	ldr	r3, [pc, #212]	; (8001c34 <SDR_downconvert_f32+0xd8>)
  float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;
	
// loop Unrolling
  blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
  while(blkCnt)
 8001b5e:	3110      	adds	r1, #16
 8001b60:	3210      	adds	r2, #16
 8001b62:	3008      	adds	r0, #8
    tmp2=((*(pt+1)-offset)) / 2048.f;
	tmp1 = tmp2;
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3 = tmp4;
#else
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b64:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001c38 <SDR_downconvert_f32+0xdc>
 8001b68:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 8001b6c:	b510      	push	{r4, lr}
 8001b6e:	4c33      	ldr	r4, [pc, #204]	; (8001c3c <SDR_downconvert_f32+0xe0>)
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b70:	f830 ec08 	ldrh.w	lr, [r0, #-8]
  while(blkCnt)
 8001b74:	3110      	adds	r1, #16
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001b76:	ed13 5a04 	vldr	s10, [r3, #-16]
  while(blkCnt)
 8001b7a:	3410      	adds	r4, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b7c:	ee06 ea10 	vmov	s12, lr
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b80:	f830 ec06 	ldrh.w	lr, [r0, #-6]
  while(blkCnt)
 8001b84:	3310      	adds	r3, #16
 8001b86:	3210      	adds	r2, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b88:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b8c:	ee06 ea90 	vmov	s13, lr
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001b90:	f830 ec02 	ldrh.w	lr, [r0, #-2]
  while(blkCnt)
 8001b94:	4563      	cmp	r3, ip
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001b96:	eef8 6ae6 	vcvt.f32.s32	s13, s13
  while(blkCnt)
 8001b9a:	f100 0008 	add.w	r0, r0, #8
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001b9e:	ee36 6a40 	vsub.f32	s12, s12, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001ba2:	ee07 ea90 	vmov	s15, lr
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001ba6:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001baa:	ee76 6ac0 	vsub.f32	s13, s13, s0
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001bae:	ee26 6a25 	vmul.f32	s12, s12, s11
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bb2:	ee07 ea10 	vmov	s14, lr
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    tmp2=((*(pt+1)-offset)) / 2048.f;
 8001bba:	ee66 6aa5 	vmul.f32	s13, s13, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bbe:	ee25 5a06 	vmul.f32	s10, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001bc6:	ee77 7ac0 	vsub.f32	s15, s15, s0
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bca:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001bce:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bd2:	ee37 7a40 	vsub.f32	s14, s14, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001bd6:	ee67 7aa5 	vmul.f32	s15, s15, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001bda:	ee25 6a06 	vmul.f32	s12, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001bde:	ee27 7a25 	vmul.f32	s14, s14, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001be2:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001be6:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001bea:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001bee:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001bf2:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001bf6:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001bfa:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001bfe:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001c02:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001c06:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001c0a:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001c0e:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001c12:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001c16:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 8001c1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c1e:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001c22:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c2a:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001c2e:	d19f      	bne.n	8001b70 <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001c30:	bd10      	pop	{r4, pc}
 8001c32:	bf00      	nop
 8001c34:	240060a0 	.word	0x240060a0
 8001c38:	3a000000 	.word	0x3a000000
 8001c3c:	240068a0 	.word	0x240068a0

08001c40 <SDR_float_to_DAC_audio>:
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001c40:	0893      	lsrs	r3, r2, #2
  while(blkCnt--)
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d058      	beq.n	8001cf8 <SDR_float_to_DAC_audio+0xb8>
 8001c46:	f103 3cff 	add.w	ip, r3, #4294967295
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c4a:	4b36      	ldr	r3, [pc, #216]	; (8001d24 <SDR_float_to_DAC_audio+0xe4>)
 8001c4c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c50:	fa1f fc8c 	uxth.w	ip, ip
 8001c54:	edd3 7a00 	vldr	s15, [r3]
 8001c58:	f100 0310 	add.w	r3, r0, #16
 8001c5c:	3020      	adds	r0, #32
 8001c5e:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 8001c62:	f101 0008 	add.w	r0, r1, #8
{
 8001c66:	b500      	push	{lr}
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c68:	eeb0 5a47 	vmov.f32	s10, s14
 8001c6c:	ed53 5a04 	vldr	s11, [r3, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c70:	ed13 6a03 	vldr	s12, [r3, #-12]
  while(blkCnt--)
 8001c74:	3008      	adds	r0, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c76:	ed53 6a02 	vldr	s13, [r3, #-8]
  while(blkCnt--)
 8001c7a:	3310      	adds	r3, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c7c:	eea5 5aa7 	vfma.f32	s10, s11, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c80:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c84:	eef0 5a47 	vmov.f32	s11, s14
  while(blkCnt--)
 8001c88:	459c      	cmp	ip, r3
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c8a:	eee7 5a86 	vfma.f32	s11, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c8e:	eeb0 6a47 	vmov.f32	s12, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c92:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c96:	eea7 6aa6 	vfma.f32	s12, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c9a:	eef0 6a47 	vmov.f32	s13, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001c9e:	ee15 ea10 	vmov	lr, s10
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ca2:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ca6:	f820 ec10 	strh.w	lr, [r0, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001caa:	eee7 6aa4 	vfma.f32	s13, s15, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cae:	ee15 ea90 	vmov	lr, s11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cb2:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cb6:	f820 ec0e 	strh.w	lr, [r0, #-14]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cba:	ee16 ea10 	vmov	lr, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cbe:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cc2:	f820 ec0c 	strh.w	lr, [r0, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001cc6:	ee16 ea90 	vmov	lr, s13
 8001cca:	f820 ec0a 	strh.w	lr, [r0, #-10]
  while(blkCnt--)
 8001cce:	d1cb      	bne.n	8001c68 <SDR_float_to_DAC_audio+0x28>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001cd0:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001cd2:	f001 021f 	and.w	r2, r1, #31
 8001cd6:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd8:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001cdc:	4812      	ldr	r0, [pc, #72]	; (8001d28 <SDR_float_to_DAC_audio+0xe8>)
 8001cde:	440a      	add	r2, r1
 8001ce0:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001ce4:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001ce6:	1a53      	subs	r3, r2, r1
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	dcf9      	bgt.n	8001ce0 <SDR_float_to_DAC_audio+0xa0>
 8001cec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001cf0:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001cf4:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( dsize > 0 ) { 
 8001cf8:	0093      	lsls	r3, r2, #2
 8001cfa:	b902      	cbnz	r2, 8001cfe <SDR_float_to_DAC_audio+0xbe>
 8001cfc:	4770      	bx	lr
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001cfe:	f001 021f 	and.w	r2, r1, #31
 8001d02:	441a      	add	r2, r3
  __ASM volatile ("dsb 0xF":::"memory");
 8001d04:	f3bf 8f4f 	dsb	sy
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001d08:	4807      	ldr	r0, [pc, #28]	; (8001d28 <SDR_float_to_DAC_audio+0xe8>)
 8001d0a:	440a      	add	r2, r1
 8001d0c:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001d10:	3120      	adds	r1, #32
      } while ( op_size > 0 );
 8001d12:	1a53      	subs	r3, r2, r1
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	dcf9      	bgt.n	8001d0c <SDR_float_to_DAC_audio+0xcc>
 8001d18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001d1c:	f3bf 8f6f 	isb	sy
return;
 8001d20:	e7ec      	b.n	8001cfc <SDR_float_to_DAC_audio+0xbc>
 8001d22:	bf00      	nop
 8001d24:	2400d7ec 	.word	0x2400d7ec
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001d2c:	0892      	lsrs	r2, r2, #2
 8001d2e:	d016      	beq.n	8001d5e <SDR_memcpy_f32+0x32>
 8001d30:	3110      	adds	r1, #16
 8001d32:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001d34:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001d38:	3110      	adds	r1, #16
 8001d3a:	3a01      	subs	r2, #1
 8001d3c:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001d40:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001d44:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001d48:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001d4c:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001d50:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001d54:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001d58:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001d5c:	d1ea      	bne.n	8001d34 <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001d5e:	4770      	bx	lr

08001d60 <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001d60:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001d62:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001d66:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001d68:	440b      	add	r3, r1
	while(blkCnt--)
 8001d6a:	f1a2 0102 	sub.w	r1, r2, #2
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001d6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 8001d72:	d036      	beq.n	8001de2 <SDR_mirror_LSB+0x82>
 8001d74:	f1a3 0220 	sub.w	r2, r3, #32
 8001d78:	f1a3 0c1c 	sub.w	ip, r3, #28
 8001d7c:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001d80:	4402      	add	r2, r0
 8001d82:	4460      	add	r0, ip
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d84:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	3820      	subs	r0, #32
 8001d8c:	3901      	subs	r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d8e:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 8001d92:	3320      	adds	r3, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d94:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 8001d98:	f1b1 3fff 	cmp.w	r1, #4294967295
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001d9c:	eef1 7a67 	vneg.f32	s15, s15
 8001da0:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001da4:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 8001da8:	f843 cc38 	str.w	ip, [r3, #-56]
 8001dac:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001db0:	eef1 7a67 	vneg.f32	s15, s15
 8001db4:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001db8:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8001dbc:	f843 cc30 	str.w	ip, [r3, #-48]
 8001dc0:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001dc4:	eef1 7a67 	vneg.f32	s15, s15
 8001dc8:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001dcc:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8001dd0:	f843 cc28 	str.w	ip, [r3, #-40]
 8001dd4:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001dd8:	eef1 7a67 	vneg.f32	s15, s15
 8001ddc:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001de0:	d1d0      	bne.n	8001d84 <SDR_mirror_LSB+0x24>
	}
}
 8001de2:	4770      	bx	lr

08001de4 <SDR_compute_IIR_parms>:
#endif
   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001de4:	492b      	ldr	r1, [pc, #172]	; (8001e94 <SDR_compute_IIR_parms+0xb0>)
 8001de6:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001e98 <SDR_compute_IIR_parms+0xb4>
 8001dea:	edd1 7a00 	vldr	s15, [r1]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001dee:	4a2b      	ldr	r2, [pc, #172]	; (8001e9c <SDR_compute_IIR_parms+0xb8>)
   wr = 2.f * cwpitch / rate * myPI;
 8001df0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001df4:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8001ea0 <SDR_compute_IIR_parms+0xbc>
 8001df8:	ed92 7a00 	vldr	s14, [r2]
{
 8001dfc:	b508      	push	{r3, lr}
 8001dfe:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001e02:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001e06:	4b27      	ldr	r3, [pc, #156]	; (8001ea4 <SDR_compute_IIR_parms+0xc0>)
 8001e08:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e0c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001e10:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e14:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001e18:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e1c:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001e20:	ee68 8a80 	vmul.f32	s17, s17, s0
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e24:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001e28:	f00f fd42 	bl	80118b0 <cos>
 8001e2c:	ee8a 5a09 	vdiv.f32	s10, s20, s18
   a1 = -2.f * r * cosw0;
 8001e30:	4b1d      	ldr	r3, [pc, #116]	; (8001ea8 <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001e32:	4a1e      	ldr	r2, [pc, #120]	; (8001eac <SDR_compute_IIR_parms+0xc8>)
 8001e34:	edc2 aa00 	vstr	s21, [r2]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e38:	eeb0 6b40 	vmov.f64	d6, d0
   a1 = -2.f * r * cosw0;
 8001e3c:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e40:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001e44:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001e48:	ee69 7aa7 	vmul.f32	s15, s19, s15
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e4c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001e50:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001e54:	ee25 6b06 	vmul.f64	d6, d5, d6
 8001e58:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001e5c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e60:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e64:	f00f fd24 	bl	80118b0 <cos>
 8001e68:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001e6c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001eb0 <SDR_compute_IIR_parms+0xcc>
 8001e70:	4b10      	ldr	r3, [pc, #64]	; (8001eb4 <SDR_compute_IIR_parms+0xd0>)
 8001e72:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001e76:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001e7a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001e7e:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001e82:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001e86:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001e8a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001e8e:	ed83 7a00 	vstr	s14, [r3]
}
 8001e92:	bd08      	pop	{r3, pc}
 8001e94:	24009a54 	.word	0x24009a54
 8001e98:	44000000 	.word	0x44000000
 8001e9c:	240070ac 	.word	0x240070ac
 8001ea0:	40490fdb 	.word	0x40490fdb
 8001ea4:	240070a4 	.word	0x240070a4
 8001ea8:	2400921c 	.word	0x2400921c
 8001eac:	24009220 	.word	0x24009220
 8001eb0:	3f99999a 	.word	0x3f99999a
 8001eb4:	24009a4c 	.word	0x24009a4c

08001eb8 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001eb8:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001eba:	2900      	cmp	r1, #0
 8001ebc:	d077      	beq.n	8001fae <SDR_CWPeak+0xf6>
 8001ebe:	1e4b      	subs	r3, r1, #1
 8001ec0:	f8df c104 	ldr.w	ip, [pc, #260]	; 8001fc8 <SDR_CWPeak+0x110>
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ec4:	493a      	ldr	r1, [pc, #232]	; (8001fb0 <SDR_CWPeak+0xf8>)
 8001ec6:	3010      	adds	r0, #16
 8001ec8:	4a3a      	ldr	r2, [pc, #232]	; (8001fb4 <SDR_CWPeak+0xfc>)
 8001eca:	eddc 2a00 	vldr	s5, [ip]
 8001ece:	ed91 6a00 	vldr	s12, [r1]
 8001ed2:	ed92 5a00 	vldr	s10, [r2]
{
 8001ed6:	b4f0      	push	{r4, r5, r6, r7}
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001ed8:	4c37      	ldr	r4, [pc, #220]	; (8001fb8 <SDR_CWPeak+0x100>)
 8001eda:	4f38      	ldr	r7, [pc, #224]	; (8001fbc <SDR_CWPeak+0x104>)
 8001edc:	edd4 4a00 	vldr	s9, [r4]
 8001ee0:	4e37      	ldr	r6, [pc, #220]	; (8001fc0 <SDR_CWPeak+0x108>)
 8001ee2:	4d38      	ldr	r5, [pc, #224]	; (8001fc4 <SDR_CWPeak+0x10c>)
 8001ee4:	eeb1 2a64 	vneg.f32	s4, s9
 8001ee8:	ed97 7a00 	vldr	s14, [r7]
 8001eec:	edd6 5a00 	vldr	s11, [r6]
 8001ef0:	edd5 6a00 	vldr	s13, [r5]
 8001ef4:	ee66 3a47 	vnmul.f32	s7, s12, s14
 8001ef8:	ed10 7a04 	vldr	s14, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001efc:	ee26 4a66 	vnmul.f32	s8, s12, s13
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f00:	ed50 7a03 	vldr	s15, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f04:	ed50 6a02 	vldr	s13, [r0, #-8]
	 while(blkCnt--)
 8001f08:	3010      	adds	r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f0a:	eee2 3a22 	vfma.f32	s7, s4, s5
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f0e:	ed10 3a05 	vldr	s6, [r0, #-20]	; 0xffffffec
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f12:	eea2 4a25 	vfma.f32	s8, s4, s11
	 while(blkCnt--)
 8001f16:	3b01      	subs	r3, #1
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f1c:	eee7 3a05 	vfma.f32	s7, s14, s10
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f20:	eea3 4a85 	vfma.f32	s8, s7, s10
	   *buf++ = y0;
 8001f24:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f28:	ed92 5a00 	vldr	s10, [r2]
 8001f2c:	ed91 6a00 	vldr	s12, [r1]
 8001f30:	ee65 7a27 	vmul.f32	s15, s10, s15
 8001f34:	edd4 4a00 	vldr	s9, [r4]
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f38:	ee25 7a26 	vmul.f32	s14, s10, s13
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f3c:	ee65 6a03 	vmul.f32	s13, s10, s6
 8001f40:	eee6 7a62 	vfms.f32	s15, s12, s5
 8001f44:	eea6 7a63 	vfms.f32	s14, s12, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f48:	eeb1 2a64 	vneg.f32	s4, s9
 8001f4c:	eee4 7ae3 	vfms.f32	s15, s9, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f50:	eea4 7ae7 	vfms.f32	s14, s9, s15
 8001f54:	eee6 6a67 	vfms.f32	s13, s12, s15
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f58:	ee65 7a27 	vmul.f32	s15, s10, s15
 8001f5c:	eee4 7ac4 	vfms.f32	s15, s9, s8
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001f60:	eee4 6ac7 	vfms.f32	s13, s9, s14
 8001f64:	eef0 2a66 	vmov.f32	s5, s13
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f68:	ee65 6a07 	vmul.f32	s13, s10, s14
 8001f6c:	eee6 6a44 	vfms.f32	s13, s12, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f70:	eeb0 4a67 	vmov.f32	s8, s15
 8001f74:	eed6 7a25 	vfnms.f32	s15, s12, s11
 8001f78:	eea6 4a65 	vfms.f32	s8, s12, s11
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f7c:	ee65 5a22 	vmul.f32	s11, s10, s5
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f80:	eee4 6aa7 	vfma.f32	s13, s9, s15
 8001f84:	eee6 5a44 	vfms.f32	s11, s12, s8
	   *buf++ = y0;
 8001f88:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
	   *buf++ = y0;
 8001f8c:	ed40 6a06 	vstr	s13, [r0, #-24]	; 0xffffffe8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001f90:	eee4 5ae6 	vfms.f32	s11, s9, s13
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8001f94:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 8001f98:	d1ac      	bne.n	8001ef4 <SDR_CWPeak+0x3c>
 8001f9a:	ed87 7a00 	vstr	s14, [r7]
 8001f9e:	edc6 5a00 	vstr	s11, [r6]
 8001fa2:	edc5 6a00 	vstr	s13, [r5]
 8001fa6:	edcc 2a00 	vstr	s5, [ip]
   }
}
 8001faa:	bcf0      	pop	{r4, r5, r6, r7}
 8001fac:	4770      	bx	lr
 8001fae:	4770      	bx	lr
 8001fb0:	24009220 	.word	0x24009220
 8001fb4:	24009a4c 	.word	0x24009a4c
 8001fb8:	2400921c 	.word	0x2400921c
 8001fbc:	2400062c 	.word	0x2400062c
 8001fc0:	24000628 	.word	0x24000628
 8001fc4:	24000630 	.word	0x24000630
 8001fc8:	24000624 	.word	0x24000624

08001fcc <SDR_demodAM_AGC>:
// ------------------------------------------------------

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8001fd0:	4b3c      	ldr	r3, [pc, #240]	; (80020c4 <SDR_demodAM_AGC+0xf8>)
{
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	4f3c      	ldr	r7, [pc, #240]	; (80020c8 <SDR_demodAM_AGC+0xfc>)
 8001fd6:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
 8001fda:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80020e8 <SDR_demodAM_AGC+0x11c>
		  hangcnt = Hcount[AM]; 
 8001fde:	f8b3 e000 	ldrh.w	lr, [r3]
 8001fe2:	683a      	ldr	r2, [r7, #0]

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001fe4:	eddf 4a39 	vldr	s9, [pc, #228]	; 80020cc <SDR_demodAM_AGC+0x100>
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001fe8:	ed9f 5a39 	vldr	s10, [pc, #228]	; 80020d0 <SDR_demodAM_AGC+0x104>
 8001fec:	ed98 7a00 	vldr	s14, [r8]
 8001ff0:	4b38      	ldr	r3, [pc, #224]	; (80020d4 <SDR_demodAM_AGC+0x108>)
 8001ff2:	4d39      	ldr	r5, [pc, #228]	; (80020d8 <SDR_demodAM_AGC+0x10c>)
 8001ff4:	4c39      	ldr	r4, [pc, #228]	; (80020dc <SDR_demodAM_AGC+0x110>)
		  pk  *= Decay[AM];
 8001ff6:	4e3a      	ldr	r6, [pc, #232]	; (80020e0 <SDR_demodAM_AGC+0x114>)
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001ff8:	edd0 7a01 	vldr	s15, [r0, #4]
 8001ffc:	edd0 6a00 	vldr	s13, [r0]
 8002000:	ee67 7aa7 	vmul.f32	s15, s15, s15
    audiotmp /= max(pk, AgcThreshold);  
 8002004:	ed95 6a00 	vldr	s12, [r5]
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002008:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800200c:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8002010:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8002014:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 800201c:	bfa8      	it	ge
 800201e:	eef1 5ae7 	vsqrtge.f32	s11, s15
	  if(pk < audiotmp)
 8002022:	edd3 7a00 	vldr	s15, [r3]
      *pOut = 0.0f;
 8002026:	bfb8      	it	lt
 8002028:	eef0 5a64 	vmovlt.f32	s11, s9
 800202c:	eef4 7ae5 	vcmpe.f32	s15, s11
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	d504      	bpl.n	8002040 <SDR_demodAM_AGC+0x74>
			pk = audiotmp;
 8002036:	eef0 7a65 	vmov.f32	s15, s11
		  hangcnt = Hcount[AM]; 
 800203a:	4672      	mov	r2, lr
			pk = audiotmp;
 800203c:	edc3 5a00 	vstr	s11, [r3]
    audiotmp /= max(pk, AgcThreshold);  
 8002040:	fe87 6a86 	vmaxnm.f32	s12, s15, s12
 8002044:	eec5 6a86 	vdiv.f32	s13, s11, s12
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002048:	eef0 5a66 	vmov.f32	s11, s13
    audiotmp /= max(pk, AgcThreshold);  
 800204c:	edc4 6a00 	vstr	s13, [r4]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8002050:	eee7 5a05 	vfma.f32	s11, s14, s10
	  if(hangcnt == 0)
 8002054:	b9da      	cbnz	r2, 800208e <SDR_demodAM_AGC+0xc2>
		  pk  *= Decay[AM];
 8002056:	edd6 6a00 	vldr	s13, [r6]
	for(k=j=0; k<BSIZE*2; k+=2)
 800205a:	3008      	adds	r0, #8
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800205c:	edcd 5a00 	vstr	s11, [sp]
		  pk  *= Decay[AM];
 8002060:	ee66 6aa7 	vmul.f32	s13, s13, s15
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8002064:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002068:	4584      	cmp	ip, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800206a:	ee77 7ac7 	vsub.f32	s15, s15, s14
	  wold = w;
 800206e:	ed9d 7a00 	vldr	s14, [sp]
		  pk  *= Decay[AM];
 8002072:	edc3 6a00 	vstr	s13, [r3]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8002076:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 800207a:	d1bd      	bne.n	8001ff8 <SDR_demodAM_AGC+0x2c>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 800207c:	4919      	ldr	r1, [pc, #100]	; (80020e4 <SDR_demodAM_AGC+0x118>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	603a      	str	r2, [r7, #0]
 8002082:	ed88 7a00 	vstr	s14, [r8]
 8002086:	600b      	str	r3, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
}
 8002088:	b002      	add	sp, #8
 800208a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800208e:	edcd 5a00 	vstr	s11, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002092:	3008      	adds	r0, #8
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8002094:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8002098:	4584      	cmp	ip, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800209a:	ee77 7ac7 	vsub.f32	s15, s15, s14
	  wold = w;
 800209e:	ed9d 7a00 	vldr	s14, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80020a2:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80020a6:	d1a7      	bne.n	8001ff8 <SDR_demodAM_AGC+0x2c>
    PeakAudioValue=pk;
 80020a8:	490e      	ldr	r1, [pc, #56]	; (80020e4 <SDR_demodAM_AGC+0x118>)
	if(hangcnt > 0)  hangcnt--;
 80020aa:	2a00      	cmp	r2, #0
    PeakAudioValue=pk;
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	603a      	str	r2, [r7, #0]
 80020b0:	ed88 7a00 	vstr	s14, [r8]
 80020b4:	600b      	str	r3, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
 80020b6:	dd01      	ble.n	80020bc <SDR_demodAM_AGC+0xf0>
 80020b8:	3a01      	subs	r2, #1
 80020ba:	603a      	str	r2, [r7, #0]
}
 80020bc:	b002      	add	sp, #8
 80020be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020c2:	bf00      	nop
 80020c4:	24006084 	.word	0x24006084
 80020c8:	2400c324 	.word	0x2400c324
 80020cc:	00000000 	.word	0x00000000
 80020d0:	3f75c28f 	.word	0x3f75c28f
 80020d4:	2400c660 	.word	0x2400c660
 80020d8:	2400164c 	.word	0x2400164c
 80020dc:	24009a48 	.word	0x24009a48
 80020e0:	24001e70 	.word	0x24001e70
 80020e4:	240070a0 	.word	0x240070a0
 80020e8:	24000620 	.word	0x24000620

080020ec <SDR_demodSSB_CW_AGC>:
//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 80020ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80020f0:	4b3a      	ldr	r3, [pc, #232]	; (80021dc <SDR_demodSSB_CW_AGC+0xf0>)
 80020f2:	f241 0e04 	movw	lr, #4100	; 0x1004
 80020f6:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 80021f4 <SDR_demodSSB_CW_AGC+0x108>
	  if(pk < sav)
 80020fa:	4a39      	ldr	r2, [pc, #228]	; (80021e0 <SDR_demodSSB_CW_AGC+0xf4>)
 80020fc:	4486      	add	lr, r0
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80020fe:	889f      	ldrh	r7, [r3, #4]
 8002100:	885e      	ldrh	r6, [r3, #2]
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002102:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8002106:	1d03      	adds	r3, r0, #4
	  if(pk < sav)
 8002108:	edd2 7a00 	vldr	s15, [r2]
 800210c:	f8d8 0000 	ldr.w	r0, [r8]
 8002110:	4d34      	ldr	r5, [pc, #208]	; (80021e4 <SDR_demodSSB_CW_AGC+0xf8>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002112:	4c35      	ldr	r4, [pc, #212]	; (80021e8 <SDR_demodSSB_CW_AGC+0xfc>)
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002114:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 80021f8 <SDR_demodSSB_CW_AGC+0x10c>
 8002118:	e014      	b.n	8002144 <SDR_demodSSB_CW_AGC+0x58>
      if(CurrentMode == CW) pk  *= Decay[CW];
 800211a:	f894 c000 	ldrb.w	ip, [r4]
 800211e:	f1bc 0f03 	cmp.w	ip, #3
 8002122:	d052      	beq.n	80021ca <SDR_demodSSB_CW_AGC+0xde>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8002124:	f1bc 0f01 	cmp.w	ip, #1
 8002128:	ed92 7a00 	vldr	s14, [r2]
 800212c:	bf0c      	ite	eq
 800212e:	edda 7a01 	vldreq	s15, [sl, #4]
 8002132:	edda 7a02 	vldrne	s15, [sl, #8]
 8002136:	ee67 7a87 	vmul.f32	s15, s15, s14
 800213a:	edc2 7a00 	vstr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 800213e:	3308      	adds	r3, #8
 8002140:	459e      	cmp	lr, r3
 8002142:	d02d      	beq.n	80021a0 <SDR_demodSSB_CW_AGC+0xb4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8002144:	ed93 7a00 	vldr	s14, [r3]
 8002148:	ed53 6a01 	vldr	s13, [r3, #-4]
 800214c:	ee27 7a07 	vmul.f32	s14, s14, s14
 8002150:	eea6 7aa6 	vfma.f32	s14, s13, s13
      *pOut = sqrtf(in);
 8002154:	eeb1 6ac7 	vsqrt.f32	s12, s14
	  if(pk < sav)
 8002158:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800215c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002160:	dd0f      	ble.n	8002182 <SDR_demodSSB_CW_AGC+0x96>
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8002162:	f894 c000 	ldrb.w	ip, [r4]
			pk = sav;
 8002166:	ed82 6a00 	vstr	s12, [r2]
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 800216a:	f1bc 0f03 	cmp.w	ip, #3
 800216e:	d026      	beq.n	80021be <SDR_demodSSB_CW_AGC+0xd2>
 8002170:	eef0 7a46 	vmov.f32	s15, s12
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8002174:	f1bc 0f01 	cmp.w	ip, #1
 8002178:	bf0c      	ite	eq
 800217a:	4630      	moveq	r0, r6
 800217c:	4638      	movne	r0, r7
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 800217e:	ed53 6a01 	vldr	s13, [r3, #-4]
 8002182:	ed95 7a00 	vldr	s14, [r5]
 8002186:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 800218a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800218e:	eca1 7a01 	vstmia	r1!, {s14}
	  if(hangcnt == 0)
 8002192:	2800      	cmp	r0, #0
 8002194:	d0c1      	beq.n	800211a <SDR_demodSSB_CW_AGC+0x2e>
	for(k=j=0; k<BSIZE*2; k+=2)
 8002196:	3308      	adds	r3, #8
    }  
	}
	PeakAudioValue=pk;
 8002198:	edd2 7a00 	vldr	s15, [r2]
	for(k=j=0; k<BSIZE*2; k+=2)
 800219c:	459e      	cmp	lr, r3
 800219e:	d1d1      	bne.n	8002144 <SDR_demodSSB_CW_AGC+0x58>
 80021a0:	4a12      	ldr	r2, [pc, #72]	; (80021ec <SDR_demodSSB_CW_AGC+0x100>)
	if(hangcnt > 0)  hangcnt--;
 80021a2:	2800      	cmp	r0, #0
	PeakAudioValue=pk;
 80021a4:	4b12      	ldr	r3, [pc, #72]	; (80021f0 <SDR_demodSSB_CW_AGC+0x104>)
 80021a6:	f8c8 0000 	str.w	r0, [r8]
 80021aa:	ed82 6a00 	vstr	s12, [r2]
 80021ae:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 80021b2:	dd02      	ble.n	80021ba <SDR_demodSSB_CW_AGC+0xce>
 80021b4:	3801      	subs	r0, #1
 80021b6:	f8c8 0000 	str.w	r0, [r8]
}
 80021ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021be:	eef0 7a46 	vmov.f32	s15, s12
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 80021c2:	ed53 6a01 	vldr	s13, [r3, #-4]
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 80021c6:	4648      	mov	r0, r9
 80021c8:	e7db      	b.n	8002182 <SDR_demodSSB_CW_AGC+0x96>
      if(CurrentMode == CW) pk  *= Decay[CW];
 80021ca:	ed92 7a00 	vldr	s14, [r2]
 80021ce:	edda 7a03 	vldr	s15, [sl, #12]
 80021d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d6:	edc2 7a00 	vstr	s15, [r2]
 80021da:	e7b0      	b.n	800213e <SDR_demodSSB_CW_AGC+0x52>
 80021dc:	24006084 	.word	0x24006084
 80021e0:	2400c660 	.word	0x2400c660
 80021e4:	2400164c 	.word	0x2400164c
 80021e8:	24001e6c 	.word	0x24001e6c
 80021ec:	24000618 	.word	0x24000618
 80021f0:	240070a0 	.word	0x240070a0
 80021f4:	2400c324 	.word	0x2400c324
 80021f8:	24001e70 	.word	0x24001e70

080021fc <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 80021fc:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80021fe:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002200:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002204:	490a      	ldr	r1, [pc, #40]	; (8002230 <HAL_ADC_ConvCpltCallback+0x34>)
 8002206:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800220a:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800220e:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8002210:	4293      	cmp	r3, r2
 8002212:	d1fa      	bne.n	800220a <HAL_ADC_ConvCpltCallback+0xe>
 8002214:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002218:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 2*BSIZE);
#endif
	ADC_Stream0_Handler(1);
 800221c:	2001      	movs	r0, #1
 800221e:	f7fe ffa1 	bl	8001164 <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <HAL_ADC_ConvCpltCallback+0x38>)
 8002224:	2201      	movs	r2, #1
 8002226:	701a      	strb	r2, [r3, #0]
}
 8002228:	bd08      	pop	{r3, pc}
 800222a:	bf00      	nop
 800222c:	24009640 	.word	0x24009640
 8002230:	e000ed00 	.word	0xe000ed00
 8002234:	2400d7ea 	.word	0x2400d7ea

08002238 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002238:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 800223c:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002240:	490a      	ldr	r1, [pc, #40]	; (800226c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8002242:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002246:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800224a:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 800224c:	4293      	cmp	r3, r2
 800224e:	d1fa      	bne.n	8002246 <HAL_ADC_ConvHalfCpltCallback+0xe>
 8002250:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002254:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 2*BSIZE);
#endif
	ADC_Stream0_Handler(0);
 8002258:	2000      	movs	r0, #0
 800225a:	f7fe ff83 	bl	8001164 <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 800225e:	4b04      	ldr	r3, [pc, #16]	; (8002270 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
}
 8002264:	bd08      	pop	{r3, pc}
 8002266:	bf00      	nop
 8002268:	24009240 	.word	0x24009240
 800226c:	e000ed00 	.word	0xe000ed00
 8002270:	2400d7ea 	.word	0x2400d7ea

08002274 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002274:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 8002276:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 8002278:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 800227a:	4c05      	ldr	r4, [pc, #20]	; (8002290 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 800227c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002280:	4804      	ldr	r0, [pc, #16]	; (8002294 <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 8002282:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 8002284:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 8002288:	f005 b828 	b.w	80072dc <HAL_GPIO_WritePin>
 800228c:	24008214 	.word	0x24008214
 8002290:	24001a60 	.word	0x24001a60
 8002294:	58020400 	.word	0x58020400

08002298 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002298:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 800229c:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 800229e:	4c05      	ldr	r4, [pc, #20]	; (80022b4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 80022a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022a4:	4804      	ldr	r0, [pc, #16]	; (80022b8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 80022a6:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 80022a8:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 80022ac:	f005 b816 	b.w	80072dc <HAL_GPIO_WritePin>
 80022b0:	24008214 	.word	0x24008214
 80022b4:	24001660 	.word	0x24001660
 80022b8:	58020400 	.word	0x58020400

080022bc <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
	OVFDetected = OVF_TIMEOUT;
	/* Reset register IER */
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80022bc:	4907      	ldr	r1, [pc, #28]	; (80022dc <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 80022be:	2002      	movs	r0, #2
 80022c0:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80022c2:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80022c4:	4a07      	ldr	r2, [pc, #28]	; (80022e4 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 80022c6:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80022c8:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80022ca:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80022cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022d0:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80022d2:	6853      	ldr	r3, [r2, #4]
 80022d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022d8:	6053      	str	r3, [r2, #4]
}
 80022da:	4770      	bx	lr
 80022dc:	2400c25c 	.word	0x2400c25c
 80022e0:	2400709e 	.word	0x2400709e
 80022e4:	2400c2c0 	.word	0x2400c2c0

080022e8 <DisplayStatus>:
	static char StringAGC[8];
	static char StringStep[8];
	static char StringTxPower[8];


	switch(Fstep)
 80022e8:	4b74      	ldr	r3, [pc, #464]	; (80024bc <DisplayStatus+0x1d4>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 80022f0:	b570      	push	{r4, r5, r6, lr}
 80022f2:	b08a      	sub	sp, #40	; 0x28
	switch(Fstep)
 80022f4:	f000 80d8 	beq.w	80024a8 <DisplayStatus+0x1c0>
 80022f8:	d81f      	bhi.n	800233a <DisplayStatus+0x52>
 80022fa:	2b0a      	cmp	r3, #10
 80022fc:	f000 80c6 	beq.w	800248c <DisplayStatus+0x1a4>
 8002300:	2b64      	cmp	r3, #100	; 0x64
 8002302:	d110      	bne.n	8002326 <DisplayStatus+0x3e>
	{
	case 1:			strcpy(StringStep,"   1 "); break;
	case 10: 		strcpy(StringStep,"  10 "); break;
	case 100: 		strcpy(StringStep," 100 "); break;
 8002304:	4b6e      	ldr	r3, [pc, #440]	; (80024c0 <DisplayStatus+0x1d8>)
 8002306:	4a6f      	ldr	r2, [pc, #444]	; (80024c4 <DisplayStatus+0x1dc>)
 8002308:	e893 0003 	ldmia.w	r3, {r0, r1}
 800230c:	6010      	str	r0, [r2, #0]
 800230e:	8091      	strh	r1, [r2, #4]
	case 9000: 		strcpy(StringStep,"   9K"); break;
	case 10000:		strcpy(StringStep,"  10K"); break;
	case 100000: 	strcpy(StringStep," 100K"); break;
	}

	switch(CurrentMode)
 8002310:	4b6d      	ldr	r3, [pc, #436]	; (80024c8 <DisplayStatus+0x1e0>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	2b03      	cmp	r3, #3
 8002316:	f200 80ce 	bhi.w	80024b6 <DisplayStatus+0x1ce>
 800231a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800231e:	00ab      	.short	0x00ab
 8002320:	008500a7 	.word	0x008500a7
 8002324:	0029      	.short	0x0029
	switch(Fstep)
 8002326:	2b01      	cmp	r3, #1
 8002328:	f040 80aa 	bne.w	8002480 <DisplayStatus+0x198>
	case 1:			strcpy(StringStep,"   1 "); break;
 800232c:	4b67      	ldr	r3, [pc, #412]	; (80024cc <DisplayStatus+0x1e4>)
 800232e:	4a65      	ldr	r2, [pc, #404]	; (80024c4 <DisplayStatus+0x1dc>)
 8002330:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002334:	6010      	str	r0, [r2, #0]
 8002336:	8091      	strh	r1, [r2, #4]
 8002338:	e7ea      	b.n	8002310 <DisplayStatus+0x28>
	switch(Fstep)
 800233a:	f242 7210 	movw	r2, #10000	; 0x2710
 800233e:	4293      	cmp	r3, r2
 8002340:	f000 80ab 	beq.w	800249a <DisplayStatus+0x1b2>
 8002344:	4a62      	ldr	r2, [pc, #392]	; (80024d0 <DisplayStatus+0x1e8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d106      	bne.n	8002358 <DisplayStatus+0x70>
	case 100000: 	strcpy(StringStep," 100K"); break;
 800234a:	4b62      	ldr	r3, [pc, #392]	; (80024d4 <DisplayStatus+0x1ec>)
 800234c:	4a5d      	ldr	r2, [pc, #372]	; (80024c4 <DisplayStatus+0x1dc>)
 800234e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002352:	6010      	str	r0, [r2, #0]
 8002354:	8091      	strh	r1, [r2, #4]
 8002356:	e7db      	b.n	8002310 <DisplayStatus+0x28>
	switch(Fstep)
 8002358:	f242 3228 	movw	r2, #9000	; 0x2328
 800235c:	4293      	cmp	r3, r2
 800235e:	f040 808f 	bne.w	8002480 <DisplayStatus+0x198>
	case 9000: 		strcpy(StringStep,"   9K"); break;
 8002362:	4b5d      	ldr	r3, [pc, #372]	; (80024d8 <DisplayStatus+0x1f0>)
 8002364:	4a57      	ldr	r2, [pc, #348]	; (80024c4 <DisplayStatus+0x1dc>)
 8002366:	e893 0003 	ldmia.w	r3, {r0, r1}
 800236a:	6010      	str	r0, [r2, #0]
 800236c:	8091      	strh	r1, [r2, #4]
 800236e:	e7cf      	b.n	8002310 <DisplayStatus+0x28>
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 8002370:	4b5a      	ldr	r3, [pc, #360]	; (80024dc <DisplayStatus+0x1f4>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4e5a      	ldr	r6, [pc, #360]	; (80024e0 <DisplayStatus+0x1f8>)
 8002376:	0c19      	lsrs	r1, r3, #16
 8002378:	8033      	strh	r3, [r6, #0]
 800237a:	70b1      	strb	r1, [r6, #2]
	}
	switch (CurrentAGC)
 800237c:	4b59      	ldr	r3, [pc, #356]	; (80024e4 <DisplayStatus+0x1fc>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d058      	beq.n	8002436 <DisplayStatus+0x14e>
 8002384:	2b01      	cmp	r3, #1
 8002386:	d179      	bne.n	800247c <DisplayStatus+0x194>
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
 8002388:	4b57      	ldr	r3, [pc, #348]	; (80024e8 <DisplayStatus+0x200>)
 800238a:	4d58      	ldr	r5, [pc, #352]	; (80024ec <DisplayStatus+0x204>)
 800238c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002390:	6028      	str	r0, [r5, #0]
 8002392:	7129      	strb	r1, [r5, #4]
	}
	switch (CurrentBW)
 8002394:	4b56      	ldr	r3, [pc, #344]	; (80024f0 <DisplayStatus+0x208>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d056      	beq.n	800244a <DisplayStatus+0x162>
 800239c:	2b01      	cmp	r3, #1
 800239e:	d16b      	bne.n	8002478 <DisplayStatus+0x190>
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
 80023a0:	4b54      	ldr	r3, [pc, #336]	; (80024f4 <DisplayStatus+0x20c>)
 80023a2:	4c55      	ldr	r4, [pc, #340]	; (80024f8 <DisplayStatus+0x210>)
 80023a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023a8:	6020      	str	r0, [r4, #0]
 80023aa:	7121      	strb	r1, [r4, #4]
	}
	switch (TxPowerOut)
 80023ac:	4b53      	ldr	r3, [pc, #332]	; (80024fc <DisplayStatus+0x214>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023b4:	d056      	beq.n	8002464 <DisplayStatus+0x17c>
 80023b6:	f640 71ff 	movw	r1, #4095	; 0xfff
 80023ba:	428b      	cmp	r3, r1
 80023bc:	d062      	beq.n	8002484 <DisplayStatus+0x19c>
 80023be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023c2:	4b4f      	ldr	r3, [pc, #316]	; (8002500 <DisplayStatus+0x218>)
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 80023c4:	bf04      	itt	eq
 80023c6:	494f      	ldreq	r1, [pc, #316]	; (8002504 <DisplayStatus+0x21c>)
 80023c8:	6019      	streq	r1, [r3, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
	sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, volume);
 80023ca:	9306      	str	r3, [sp, #24]
 80023cc:	4b4e      	ldr	r3, [pc, #312]	; (8002508 <DisplayStatus+0x220>)
 80023ce:	9503      	str	r5, [sp, #12]
 80023d0:	9402      	str	r4, [sp, #8]
 80023d2:	ed93 7a00 	vldr	s14, [r3]
 80023d6:	4b4d      	ldr	r3, [pc, #308]	; (800250c <DisplayStatus+0x224>)
 80023d8:	9601      	str	r6, [sp, #4]
 80023da:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	484b      	ldr	r0, [pc, #300]	; (8002510 <DisplayStatus+0x228>)
 80023e2:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8002514 <DisplayStatus+0x22c>
 80023e6:	6804      	ldr	r4, [r0, #0]
 80023e8:	9304      	str	r3, [sp, #16]
 80023ea:	4b4b      	ldr	r3, [pc, #300]	; (8002518 <DisplayStatus+0x230>)
 80023ec:	9200      	str	r2, [sp, #0]
 80023ee:	9405      	str	r4, [sp, #20]
 80023f0:	494a      	ldr	r1, [pc, #296]	; (800251c <DisplayStatus+0x234>)
 80023f2:	484b      	ldr	r0, [pc, #300]	; (8002520 <DisplayStatus+0x238>)
 80023f4:	ed8d 7b08 	vstr	d7, [sp, #32]
 80023f8:	edd3 7a00 	vldr	s15, [r3]
 80023fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002400:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002404:	ec53 2b17 	vmov	r2, r3, d7
 8002408:	f00c fe08 	bl	800f01c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 800240c:	4844      	ldr	r0, [pc, #272]	; (8002520 <DisplayStatus+0x238>)
 800240e:	f7fd ff67 	bl	80002e0 <strlen>
 8002412:	4601      	mov	r1, r0
 8002414:	4842      	ldr	r0, [pc, #264]	; (8002520 <DisplayStatus+0x238>)
 8002416:	b289      	uxth	r1, r1
 8002418:	f00a fdd6 	bl	800cfc8 <CDC_Transmit_FS>
	HAL_Delay(1);
 800241c:	2001      	movs	r0, #1
	PrintUI(UartTXString);
}
 800241e:	b00a      	add	sp, #40	; 0x28
 8002420:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8002424:	f001 bfd0 	b.w	80043c8 <HAL_Delay>
	case USB: strcpy(StringMode,"USB"); break;
 8002428:	4b3e      	ldr	r3, [pc, #248]	; (8002524 <DisplayStatus+0x23c>)
 800242a:	4e2d      	ldr	r6, [pc, #180]	; (80024e0 <DisplayStatus+0x1f8>)
 800242c:	6033      	str	r3, [r6, #0]
	switch (CurrentAGC)
 800242e:	4b2d      	ldr	r3, [pc, #180]	; (80024e4 <DisplayStatus+0x1fc>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1a6      	bne.n	8002384 <DisplayStatus+0x9c>
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002436:	4b3c      	ldr	r3, [pc, #240]	; (8002528 <DisplayStatus+0x240>)
 8002438:	4d2c      	ldr	r5, [pc, #176]	; (80024ec <DisplayStatus+0x204>)
 800243a:	e893 0003 	ldmia.w	r3, {r0, r1}
	switch (CurrentBW)
 800243e:	4b2c      	ldr	r3, [pc, #176]	; (80024f0 <DisplayStatus+0x208>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002440:	6028      	str	r0, [r5, #0]
	switch (CurrentBW)
 8002442:	781b      	ldrb	r3, [r3, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002444:	7129      	strb	r1, [r5, #4]
	switch (CurrentBW)
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1a8      	bne.n	800239c <DisplayStatus+0xb4>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 800244a:	4b38      	ldr	r3, [pc, #224]	; (800252c <DisplayStatus+0x244>)
 800244c:	4c2a      	ldr	r4, [pc, #168]	; (80024f8 <DisplayStatus+0x210>)
 800244e:	e893 0003 	ldmia.w	r3, {r0, r1}
	switch (TxPowerOut)
 8002452:	4b2a      	ldr	r3, [pc, #168]	; (80024fc <DisplayStatus+0x214>)
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 8002454:	80a1      	strh	r1, [r4, #4]
 8002456:	0c09      	lsrs	r1, r1, #16
	switch (TxPowerOut)
 8002458:	681b      	ldr	r3, [r3, #0]
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 800245a:	6020      	str	r0, [r4, #0]
	switch (TxPowerOut)
 800245c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 8002460:	71a1      	strb	r1, [r4, #6]
	switch (TxPowerOut)
 8002462:	d1a8      	bne.n	80023b6 <DisplayStatus+0xce>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 8002464:	4b26      	ldr	r3, [pc, #152]	; (8002500 <DisplayStatus+0x218>)
 8002466:	4932      	ldr	r1, [pc, #200]	; (8002530 <DisplayStatus+0x248>)
 8002468:	6019      	str	r1, [r3, #0]
 800246a:	e7ae      	b.n	80023ca <DisplayStatus+0xe2>
	case LSB: strcpy(StringMode,"LSB"); break;
 800246c:	4e1c      	ldr	r6, [pc, #112]	; (80024e0 <DisplayStatus+0x1f8>)
 800246e:	4b31      	ldr	r3, [pc, #196]	; (8002534 <DisplayStatus+0x24c>)
 8002470:	6033      	str	r3, [r6, #0]
 8002472:	e783      	b.n	800237c <DisplayStatus+0x94>
	case AM: strcpy(StringMode,"AM"); break;
 8002474:	4b30      	ldr	r3, [pc, #192]	; (8002538 <DisplayStatus+0x250>)
 8002476:	e77c      	b.n	8002372 <DisplayStatus+0x8a>
 8002478:	4c1f      	ldr	r4, [pc, #124]	; (80024f8 <DisplayStatus+0x210>)
 800247a:	e797      	b.n	80023ac <DisplayStatus+0xc4>
 800247c:	4d1b      	ldr	r5, [pc, #108]	; (80024ec <DisplayStatus+0x204>)
 800247e:	e789      	b.n	8002394 <DisplayStatus+0xac>
 8002480:	4a10      	ldr	r2, [pc, #64]	; (80024c4 <DisplayStatus+0x1dc>)
 8002482:	e745      	b.n	8002310 <DisplayStatus+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 8002484:	4b1e      	ldr	r3, [pc, #120]	; (8002500 <DisplayStatus+0x218>)
 8002486:	492d      	ldr	r1, [pc, #180]	; (800253c <DisplayStatus+0x254>)
 8002488:	6019      	str	r1, [r3, #0]
 800248a:	e79e      	b.n	80023ca <DisplayStatus+0xe2>
	case 10: 		strcpy(StringStep,"  10 "); break;
 800248c:	4b2c      	ldr	r3, [pc, #176]	; (8002540 <DisplayStatus+0x258>)
 800248e:	4a0d      	ldr	r2, [pc, #52]	; (80024c4 <DisplayStatus+0x1dc>)
 8002490:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002494:	6010      	str	r0, [r2, #0]
 8002496:	8091      	strh	r1, [r2, #4]
 8002498:	e73a      	b.n	8002310 <DisplayStatus+0x28>
	case 10000:		strcpy(StringStep,"  10K"); break;
 800249a:	4b2a      	ldr	r3, [pc, #168]	; (8002544 <DisplayStatus+0x25c>)
 800249c:	4a09      	ldr	r2, [pc, #36]	; (80024c4 <DisplayStatus+0x1dc>)
 800249e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024a2:	6010      	str	r0, [r2, #0]
 80024a4:	8091      	strh	r1, [r2, #4]
 80024a6:	e733      	b.n	8002310 <DisplayStatus+0x28>
	case 1000: 		strcpy(StringStep,"   1K"); break;
 80024a8:	4b27      	ldr	r3, [pc, #156]	; (8002548 <DisplayStatus+0x260>)
 80024aa:	4a06      	ldr	r2, [pc, #24]	; (80024c4 <DisplayStatus+0x1dc>)
 80024ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024b0:	6010      	str	r0, [r2, #0]
 80024b2:	8091      	strh	r1, [r2, #4]
 80024b4:	e72c      	b.n	8002310 <DisplayStatus+0x28>
 80024b6:	4e0a      	ldr	r6, [pc, #40]	; (80024e0 <DisplayStatus+0x1f8>)
 80024b8:	e760      	b.n	800237c <DisplayStatus+0x94>
 80024ba:	bf00      	nop
 80024bc:	2400607c 	.word	0x2400607c
 80024c0:	08018710 	.word	0x08018710
 80024c4:	240070e0 	.word	0x240070e0
 80024c8:	24001e6c 	.word	0x24001e6c
 80024cc:	08018700 	.word	0x08018700
 80024d0:	000186a0 	.word	0x000186a0
 80024d4:	08018730 	.word	0x08018730
 80024d8:	08018720 	.word	0x08018720
 80024dc:	0801873c 	.word	0x0801873c
 80024e0:	240070d8 	.word	0x240070d8
 80024e4:	24001e6a 	.word	0x24001e6a
 80024e8:	08018748 	.word	0x08018748
 80024ec:	240070d0 	.word	0x240070d0
 80024f0:	24001e6b 	.word	0x24001e6b
 80024f4:	08018758 	.word	0x08018758
 80024f8:	240070f0 	.word	0x240070f0
 80024fc:	24007108 	.word	0x24007108
 8002500:	240070e8 	.word	0x240070e8
 8002504:	00776f4c 	.word	0x00776f4c
 8002508:	2400d7ec 	.word	0x2400d7ec
 800250c:	240070fc 	.word	0x240070fc
 8002510:	2400c62c 	.word	0x2400c62c
 8002514:	3a83126f 	.word	0x3a83126f
 8002518:	24007090 	.word	0x24007090
 800251c:	08018760 	.word	0x08018760
 8002520:	24007214 	.word	0x24007214
 8002524:	00425355 	.word	0x00425355
 8002528:	08018740 	.word	0x08018740
 800252c:	08018750 	.word	0x08018750
 8002530:	0064694d 	.word	0x0064694d
 8002534:	0042534c 	.word	0x0042534c
 8002538:	08018738 	.word	0x08018738
 800253c:	0078614d 	.word	0x0078614d
 8002540:	08018708 	.word	0x08018708
 8002544:	08018728 	.word	0x08018728
 8002548:	08018718 	.word	0x08018718

0800254c <SetFracPLL>:
}

void SetFracPLL(uint32_t Coeff)
{

	__HAL_RCC_PLL2FRACN_DISABLE();
 800254c:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <SetFracPLL+0xac>)
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to issue the value several times
 800254e:	4a2b      	ldr	r2, [pc, #172]	; (80025fc <SetFracPLL+0xb0>)
	__HAL_RCC_PLL2FRACN_DISABLE();
 8002550:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002552:	f021 0110 	bic.w	r1, r1, #16
 8002556:	62d9      	str	r1, [r3, #44]	; 0x2c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to issue the value several times
 8002558:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800255a:	4011      	ands	r1, r2
 800255c:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 8002560:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 8002562:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002564:	4011      	ands	r1, r2
 8002566:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 800256a:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 800256c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800256e:	4011      	ands	r1, r2
 8002570:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 8002574:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 8002576:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002578:	4011      	ands	r1, r2
 800257a:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 800257e:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 8002580:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002582:	4011      	ands	r1, r2
 8002584:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 8002588:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 800258a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800258c:	4011      	ands	r1, r2
 800258e:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 8002592:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 8002594:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002596:	4011      	ands	r1, r2
 8002598:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 800259c:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 800259e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025a0:	4011      	ands	r1, r2
 80025a2:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025a6:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025a8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025aa:	4011      	ands	r1, r2
 80025ac:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025b0:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025b2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025b4:	4011      	ands	r1, r2
 80025b6:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025ba:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025be:	4011      	ands	r1, r2
 80025c0:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025c4:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025c6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025c8:	4011      	ands	r1, r2
 80025ca:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025ce:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025d0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025d2:	4011      	ands	r1, r2
 80025d4:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025d8:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025da:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025dc:	4011      	ands	r1, r2
 80025de:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 80025e2:	63d9      	str	r1, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time
 80025e4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025e6:	400a      	ands	r2, r1
 80025e8:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80025ec:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 80025ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f0:	f042 0210 	orr.w	r2, r2, #16
 80025f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80025f6:	4770      	bx	lr
 80025f8:	58024400 	.word	0x58024400
 80025fc:	ffff0007 	.word	0xffff0007

08002600 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8002600:	4b56      	ldr	r3, [pc, #344]	; (800275c <SetTXPLL+0x15c>)
 8002602:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	for (m = 2; m <= 25; m++) //was 64
 8002606:	2002      	movs	r0, #2
	MinDiff = 999999999;
 8002608:	ed9f 6a55 	vldr	s12, [pc, #340]	; 8002760 <SetTXPLL+0x160>
				OutF = XTalFreq * n / m / p / od;
 800260c:	ed93 5a00 	vldr	s10, [r3]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8002610:	eddf 4a54 	vldr	s9, [pc, #336]	; 8002764 <SetTXPLL+0x164>
 8002614:	eddf 3a54 	vldr	s7, [pc, #336]	; 8002768 <SetTXPLL+0x168>
{
 8002618:	b510      	push	{r4, lr}
		for (n = 2; n <= 512; n++) //was 1
 800261a:	f240 2401 	movw	r4, #513	; 0x201
				OutF = XTalFreq * n / m / p / od;
 800261e:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8002622:	2202      	movs	r2, #2
				OutF = XTalFreq * n / m / p / od;
 8002624:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8002628:	ee83 4a25 	vdiv.f32	s8, s6, s11
 800262c:	e002      	b.n	8002634 <SetTXPLL+0x34>
		for (n = 2; n <= 512; n++) //was 1
 800262e:	3201      	adds	r2, #1
 8002630:	42a2      	cmp	r2, r4
 8002632:	d03b      	beq.n	80026ac <SetTXPLL+0xac>
				OutF = XTalFreq * n / m / p / od;
 8002634:	ee07 2a90 	vmov	s15, r2
 8002638:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800263c:	ee66 6a85 	vmul.f32	s13, s13, s10
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8002640:	ee66 7a84 	vmul.f32	s15, s13, s8
 8002644:	eef4 7a64 	vcmp.f32	s15, s9
 8002648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264c:	ddef      	ble.n	800262e <SetTXPLL+0x2e>
 800264e:	eef4 7ae3 	vcmpe.f32	s15, s7
 8002652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002656:	d5ea      	bpl.n	800262e <SetTXPLL+0x2e>
			for (p = 2; p <= 128; p+=2)
 8002658:	2302      	movs	r3, #2
 800265a:	e002      	b.n	8002662 <SetTXPLL+0x62>
 800265c:	3302      	adds	r3, #2
 800265e:	2b82      	cmp	r3, #130	; 0x82
 8002660:	d0e5      	beq.n	800262e <SetTXPLL+0x2e>
				OutF = XTalFreq * n / m / p / od;
 8002662:	ee07 3a90 	vmov	s15, r3
 8002666:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800266a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800266e:	eec6 7a87 	vdiv.f32	s15, s13, s14
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8002672:	ee30 7a67 	vsub.f32	s14, s0, s15
 8002676:	eeb4 7a46 	vcmp.f32	s14, s12
 800267a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267e:	d5ed      	bpl.n	800265c <SetTXPLL+0x5c>
 8002680:	eeb5 7a40 	vcmp.f32	s14, #0.0
				{
					MinDiff = abs(OutF - TF);
 8002684:	ee77 7ac0 	vsub.f32	s15, s15, s0
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8002688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
					MinDiff = abs(OutF - TF);
 800268c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8002690:	dde4      	ble.n	800265c <SetTXPLL+0x5c>
					MinDiff = abs(OutF - TF);
 8002692:	ee17 1a90 	vmov	r1, s15
 8002696:	4694      	mov	ip, r2
 8002698:	4686      	mov	lr, r0
 800269a:	2900      	cmp	r1, #0
 800269c:	bfb8      	it	lt
 800269e:	4249      	neglt	r1, r1
 80026a0:	ee07 1a90 	vmov	s15, r1
 80026a4:	4619      	mov	r1, r3
 80026a6:	eeb8 6ae7 	vcvt.f32.s32	s12, s15

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 80026aa:	e7d7      	b.n	800265c <SetTXPLL+0x5c>
	for (m = 2; m <= 25; m++) //was 64
 80026ac:	3001      	adds	r0, #1
 80026ae:	281a      	cmp	r0, #26
 80026b0:	d1b5      	bne.n	800261e <SetTXPLL+0x1e>
				}
			}
		}
	}
	if (fn < 511)
 80026b2:	f5bc 7fff 	cmp.w	ip, #510	; 0x1fe
 80026b6:	d84d      	bhi.n	8002754 <SetTXPLL+0x154>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 80026b8:	ee07 ca90 	vmov	s15, ip
 80026bc:	ee07 ea10 	vmov	s14, lr
 80026c0:	ee05 1a90 	vmov	s11, r1
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 80026c4:	f10c 0301 	add.w	r3, ip, #1
		OutF = XTalFreq * fn / fm / fp / fod;
 80026c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 80026cc:	eddf 4a27 	vldr	s9, [pc, #156]	; 800276c <SetTXPLL+0x16c>
		OutF = XTalFreq * fn / fm / fp / fod;
 80026d0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 80026d4:	ee07 3a90 	vmov	s15, r3
		OutF = XTalFreq * fn / fm / fp / fod;
 80026d8:	eef8 5a65 	vcvt.f32.u32	s11, s11
 80026dc:	ee25 4a26 	vmul.f32	s8, s10, s13
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 80026e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		OutF = XTalFreq * fn / fm / fp / fod;
 80026e4:	ee27 7a25 	vmul.f32	s14, s14, s11
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 80026e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
		OutF = XTalFreq * fn / fm / fp / fod;
 80026ec:	eec4 6a07 	vdiv.f32	s13, s8, s14
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 80026f0:	ee27 5a85 	vmul.f32	s10, s15, s10
 80026f4:	ee27 7a24 	vmul.f32	s14, s14, s9
 80026f8:	ee30 0a66 	vsub.f32	s0, s0, s13
 80026fc:	eec0 7a05 	vdiv.f32	s15, s0, s10
 8002700:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002704:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002708:	ee17 0a90 	vmov	r0, s15
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 800270c:	eebd 6ac6 	vcvt.s32.f32	s12, s12
 8002710:	4a17      	ldr	r2, [pc, #92]	; (8002770 <SetTXPLL+0x170>)
	__HAL_RCC_PLL2_DISABLE();
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002712:	3901      	subs	r1, #1
 8002714:	f10c 3cff 	add.w	ip, ip, #4294967295
	TXFreqError = MinDiff;
 8002718:	ed82 6a00 	vstr	s12, [r2]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800271c:	024b      	lsls	r3, r1, #9
	__HAL_RCC_PLL2_DISABLE();
 800271e:	4a15      	ldr	r2, [pc, #84]	; (8002774 <SetTXPLL+0x174>)
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002720:	f3cc 0c08 	ubfx	ip, ip, #0, #9
 8002724:	b29b      	uxth	r3, r3
	__HAL_RCC_PLL2_DISABLE();
 8002726:	6811      	ldr	r1, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002728:	ea43 030c 	orr.w	r3, r3, ip
	__HAL_RCC_PLL2_DISABLE();
 800272c:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
	__HAL_RCC_PLL2_DISABLE();
 8002734:	6011      	str	r1, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002736:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002738:	f421 317c 	bic.w	r1, r1, #258048	; 0x3f000
 800273c:	ea41 310e 	orr.w	r1, r1, lr, lsl #12
 8002740:	6291      	str	r1, [r2, #40]	; 0x28
 8002742:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8002744:	6813      	ldr	r3, [r2, #0]
 8002746:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000

	SetFracPLL(FracDiv);
#endif

}
 800274a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__HAL_RCC_PLL2_ENABLE();
 800274e:	6013      	str	r3, [r2, #0]
	SetFracPLL(FracDiv);
 8002750:	f7ff befc 	b.w	800254c <SetFracPLL>
		FracDiv = 8191;
 8002754:	f641 70ff 	movw	r0, #8191	; 0x1fff
 8002758:	e7d8      	b.n	800270c <SetTXPLL+0x10c>
 800275a:	bf00      	nop
 800275c:	24009218 	.word	0x24009218
 8002760:	4e6e6b28 	.word	0x4e6e6b28
 8002764:	4d0f0d18 	.word	0x4d0f0d18
 8002768:	4e64e1c0 	.word	0x4e64e1c0
 800276c:	46000000 	.word	0x46000000
 8002770:	240070fc 	.word	0x240070fc
 8002774:	58024400 	.word	0x58024400

08002778 <UserInput>:
	if (USBRXLength)
 8002778:	4b7d      	ldr	r3, [pc, #500]	; (8002970 <UserInput+0x1f8>)
 800277a:	681a      	ldr	r2, [r3, #0]
{
 800277c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002780:	ed2d 8b06 	vpush	{d8-d10}
 8002784:	b08b      	sub	sp, #44	; 0x2c
	if (USBRXLength)
 8002786:	2a00      	cmp	r2, #0
 8002788:	f000 80e5 	beq.w	8002956 <UserInput+0x1de>
		result = HAL_OK;
 800278c:	2200      	movs	r2, #0
 800278e:	f88d 200f 	strb.w	r2, [sp, #15]
		USBRXLength = 0;
 8002792:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 8002794:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8002798:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800279c:	2b00      	cmp	r3, #0
 800279e:	d162      	bne.n	8002866 <UserInput+0xee>
		switch (UartRXString[0])
 80027a0:	4b74      	ldr	r3, [pc, #464]	; (8002974 <UserInput+0x1fc>)
		UartRXDataReady = RESET;
 80027a2:	4975      	ldr	r1, [pc, #468]	; (8002978 <UserInput+0x200>)
		switch (UartRXString[0])
 80027a4:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 80027a6:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 80027a8:	3b2b      	subs	r3, #43	; 0x2b
 80027aa:	2b4c      	cmp	r3, #76	; 0x4c
 80027ac:	d859      	bhi.n	8002862 <UserInput+0xea>
 80027ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80027b2:	01c3      	.short	0x01c3
 80027b4:	01e10058 	.word	0x01e10058
 80027b8:	00580058 	.word	0x00580058
 80027bc:	01dd0058 	.word	0x01dd0058
 80027c0:	01d501d9 	.word	0x01d501d9
 80027c4:	02100214 	.word	0x02100214
 80027c8:	0208020c 	.word	0x0208020c
 80027cc:	02000204 	.word	0x02000204
 80027d0:	00580058 	.word	0x00580058
 80027d4:	00580058 	.word	0x00580058
 80027d8:	00580058 	.word	0x00580058
 80027dc:	00580058 	.word	0x00580058
 80027e0:	00580058 	.word	0x00580058
 80027e4:	00580058 	.word	0x00580058
 80027e8:	00580058 	.word	0x00580058
 80027ec:	00580058 	.word	0x00580058
 80027f0:	01f601fb 	.word	0x01f601fb
 80027f4:	00580318 	.word	0x00580318
 80027f8:	00580058 	.word	0x00580058
 80027fc:	00580058 	.word	0x00580058
 8002800:	00580058 	.word	0x00580058
 8002804:	00580058 	.word	0x00580058
 8002808:	03120058 	.word	0x03120058
 800280c:	00580058 	.word	0x00580058
 8002810:	00580058 	.word	0x00580058
 8002814:	00580058 	.word	0x00580058
 8002818:	00580058 	.word	0x00580058
 800281c:	030e0058 	.word	0x030e0058
 8002820:	03210305 	.word	0x03210305
 8002824:	00580058 	.word	0x00580058
 8002828:	02fc031d 	.word	0x02fc031d
 800282c:	0058004d 	.word	0x0058004d
 8002830:	00580058 	.word	0x00580058
 8002834:	00580283 	.word	0x00580283
 8002838:	0058027f 	.word	0x0058027f
 800283c:	00580058 	.word	0x00580058
 8002840:	027b02bb 	.word	0x027b02bb
 8002844:	02200224 	.word	0x02200224
 8002848:	0218021c 	.word	0x0218021c
			keyer_speed += 1;
 800284c:	4b4b      	ldr	r3, [pc, #300]	; (800297c <UserInput+0x204>)
 800284e:	6818      	ldr	r0, [r3, #0]
 8002850:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 8002852:	2832      	cmp	r0, #50	; 0x32
 8002854:	f340 82d2 	ble.w	8002dfc <UserInput+0x684>
				keyer_speed = 50;
 8002858:	2232      	movs	r2, #50	; 0x32
 800285a:	4610      	mov	r0, r2
 800285c:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 800285e:	f7fd ff19 	bl	8000694 <loadWPM>
		DisplayStatus();
 8002862:	f7ff fd41 	bl	80022e8 <DisplayStatus>
	EncVal = TIM4->CNT;
 8002866:	4b46      	ldr	r3, [pc, #280]	; (8002980 <UserInput+0x208>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8002868:	4c46      	ldr	r4, [pc, #280]	; (8002984 <UserInput+0x20c>)
	EncVal = TIM4->CNT;
 800286a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800286c:	8821      	ldrh	r1, [r4, #0]
	EncVal = TIM4->CNT;
 800286e:	b29b      	uxth	r3, r3
 8002870:	4d45      	ldr	r5, [pc, #276]	; (8002988 <UserInput+0x210>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8002872:	1a5a      	subs	r2, r3, r1
	EncVal = TIM4->CNT;
 8002874:	802b      	strh	r3, [r5, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8002876:	b216      	sxth	r6, r2
 8002878:	b290      	uxth	r0, r2
	if (DiffEncVal < 0)
 800287a:	2e00      	cmp	r6, #0
 800287c:	f2c0 8153 	blt.w	8002b26 <UserInput+0x3ae>
	if (DiffEncVal > 0)
 8002880:	d005      	beq.n	800288e <UserInput+0x116>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 8002882:	f7fe fad1 	bl	8000e28 <FminusClicked>
		DisplayStatus();
 8002886:	f7ff fd2f 	bl	80022e8 <DisplayStatus>
		LastEncVal = EncVal;
 800288a:	882b      	ldrh	r3, [r5, #0]
 800288c:	8023      	strh	r3, [r4, #0]
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800288e:	4b3f      	ldr	r3, [pc, #252]	; (800298c <UserInput+0x214>)
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 8002890:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80029a4 <UserInput+0x22c>
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002894:	ed93 7a00 	vldr	s14, [r3]
 8002898:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8002960 <UserInput+0x1e8>
 800289c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80028a0:	ee27 0b00 	vmul.f64	d0, d7, d0
 80028a4:	f00f f89c 	bl	80119e0 <log10>
 80028a8:	4b39      	ldr	r3, [pc, #228]	; (8002990 <UserInput+0x218>)
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80028aa:	493a      	ldr	r1, [pc, #232]	; (8002994 <UserInput+0x21c>)
 80028ac:	4648      	mov	r0, r9
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80028ae:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
 80028b2:	ed9f 6b2d 	vldr	d6, [pc, #180]	; 8002968 <UserInput+0x1f0>
 80028b6:	eea0 7b06 	vfma.f64	d7, d0, d6
 80028ba:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80028be:	ed83 7a00 	vstr	s14, [r3]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80028c2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80028c6:	ec53 2b17 	vmov	r2, r3, d7
 80028ca:	f00c fba7 	bl	800f01c <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80028ce:	4648      	mov	r0, r9
 80028d0:	f7fd fd06 	bl	80002e0 <strlen>
 80028d4:	4601      	mov	r1, r0
 80028d6:	4648      	mov	r0, r9
 80028d8:	b289      	uxth	r1, r1
 80028da:	f00a fb75 	bl	800cfc8 <CDC_Transmit_FS>
	HAL_Delay(1);
 80028de:	2001      	movs	r0, #1
 80028e0:	f001 fd72 	bl	80043c8 <HAL_Delay>
	if (ShowWF) {
 80028e4:	4b2c      	ldr	r3, [pc, #176]	; (8002998 <UserInput+0x220>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d163      	bne.n	80029b4 <UserInput+0x23c>
	if (OVFDetected)
 80028ec:	4a2b      	ldr	r2, [pc, #172]	; (800299c <UserInput+0x224>)
 80028ee:	8813      	ldrh	r3, [r2, #0]
 80028f0:	b343      	cbz	r3, 8002944 <UserInput+0x1cc>
		OVFDetected--;
 80028f2:	3b01      	subs	r3, #1
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80028f4:	492a      	ldr	r1, [pc, #168]	; (80029a0 <UserInput+0x228>)
 80028f6:	4c2b      	ldr	r4, [pc, #172]	; (80029a4 <UserInput+0x22c>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80028f8:	2580      	movs	r5, #128	; 0x80
		OVFDetected--;
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	8013      	strh	r3, [r2, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80028fe:	4a2a      	ldr	r2, [pc, #168]	; (80029a8 <UserInput+0x230>)
 8002900:	6816      	ldr	r6, [r2, #0]
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8002902:	c907      	ldmia	r1, {r0, r1, r2}
 8002904:	c403      	stmia	r4!, {r0, r1}
 8002906:	f824 2b02 	strh.w	r2, [r4], #2
 800290a:	0c12      	lsrs	r2, r2, #16
 800290c:	7022      	strb	r2, [r4, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 800290e:	4a27      	ldr	r2, [pc, #156]	; (80029ac <UserInput+0x234>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002910:	6035      	str	r5, [r6, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002912:	6812      	ldr	r2, [r2, #0]
 8002914:	6015      	str	r5, [r2, #0]
		if (!OVFDetected)
 8002916:	b92b      	cbnz	r3, 8002924 <UserInput+0x1ac>
			__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002918:	6873      	ldr	r3, [r6, #4]
 800291a:	432b      	orrs	r3, r5
 800291c:	6073      	str	r3, [r6, #4]
			__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 800291e:	6853      	ldr	r3, [r2, #4]
 8002920:	432b      	orrs	r3, r5
 8002922:	6053      	str	r3, [r2, #4]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002924:	481f      	ldr	r0, [pc, #124]	; (80029a4 <UserInput+0x22c>)
 8002926:	f7fd fcdb 	bl	80002e0 <strlen>
 800292a:	4601      	mov	r1, r0
 800292c:	481d      	ldr	r0, [pc, #116]	; (80029a4 <UserInput+0x22c>)
 800292e:	b289      	uxth	r1, r1
 8002930:	f00a fb4a 	bl	800cfc8 <CDC_Transmit_FS>
	HAL_Delay(1);
 8002934:	2001      	movs	r0, #1
 8002936:	f001 fd47 	bl	80043c8 <HAL_Delay>
}
 800293a:	b00b      	add	sp, #44	; 0x2c
 800293c:	ecbd 8b06 	vpop	{d8-d10}
 8002940:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		sprintf((char*)UartTXString, "\e[4;1H   \r");
 8002944:	4a1a      	ldr	r2, [pc, #104]	; (80029b0 <UserInput+0x238>)
 8002946:	4b17      	ldr	r3, [pc, #92]	; (80029a4 <UserInput+0x22c>)
 8002948:	ca07      	ldmia	r2, {r0, r1, r2}
 800294a:	0c14      	lsrs	r4, r2, #16
 800294c:	c303      	stmia	r3!, {r0, r1}
 800294e:	f823 2b02 	strh.w	r2, [r3], #2
 8002952:	701c      	strb	r4, [r3, #0]
 8002954:	e7e6      	b.n	8002924 <UserInput+0x1ac>
		result = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	f88d 300f 	strb.w	r3, [sp, #15]
 800295c:	e71a      	b.n	8002794 <UserInput+0x1c>
 800295e:	bf00      	nop
 8002960:	00000000 	.word	0x00000000
 8002964:	409f4000 	.word	0x409f4000
 8002968:	9916f6a6 	.word	0x9916f6a6
 800296c:	400a93fc 	.word	0x400a93fc
 8002970:	2400710c 	.word	0x2400710c
 8002974:	24007114 	.word	0x24007114
 8002978:	24007112 	.word	0x24007112
 800297c:	2400c62c 	.word	0x2400c62c
 8002980:	40000800 	.word	0x40000800
 8002984:	24007096 	.word	0x24007096
 8002988:	24001e80 	.word	0x24001e80
 800298c:	240070a0 	.word	0x240070a0
 8002990:	240070a8 	.word	0x240070a8
 8002994:	080187bc 	.word	0x080187bc
 8002998:	240070cc 	.word	0x240070cc
 800299c:	2400709e 	.word	0x2400709e
 80029a0:	080187f4 	.word	0x080187f4
 80029a4:	24007214 	.word	0x24007214
 80029a8:	2400c25c 	.word	0x2400c25c
 80029ac:	2400c2c0 	.word	0x2400c2c0
 80029b0:	08018800 	.word	0x08018800
		sprintf((char*)UartTXString, "\e[11;1H");
 80029b4:	4bca      	ldr	r3, [pc, #808]	; (8002ce0 <UserInput+0x568>)
 80029b6:	ad04      	add	r5, sp, #16
 80029b8:	4cca      	ldr	r4, [pc, #808]	; (8002ce4 <UserInput+0x56c>)
 80029ba:	ed9f aacb 	vldr	s20, [pc, #812]	; 8002ce8 <UserInput+0x570>
 80029be:	f5a4 6780 	sub.w	r7, r4, #1024	; 0x400
 80029c2:	f8df 8360 	ldr.w	r8, [pc, #864]	; 8002d24 <UserInput+0x5ac>
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 80029c6:	ed9f 9bbe 	vldr	d9, [pc, #760]	; 8002cc0 <UserInput+0x548>
 80029ca:	ed9f 8bbf 	vldr	d8, [pc, #764]	; 8002cc8 <UserInput+0x550>
		sprintf((char*)UartTXString, "\e[11;1H");
 80029ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80029d2:	e889 0003 	stmia.w	r9, {r0, r1}
				if (StrongestSignal < WFBuffer[i + j])
 80029d6:	edd4 4a01 	vldr	s9, [r4, #4]
 80029da:	ed94 5a02 	vldr	s10, [r4, #8]
 80029de:	edd4 5a04 	vldr	s11, [r4, #16]
 80029e2:	ed94 6a05 	vldr	s12, [r4, #20]
 80029e6:	edd4 6a06 	vldr	s13, [r4, #24]
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 80029ea:	ed94 7a07 	vldr	s14, [r4, #28]
 80029ee:	edd4 7a00 	vldr	s15, [r4]
 80029f2:	ed94 0a03 	vldr	s0, [r4, #12]
 80029f6:	fec7 7aa4 	vmaxnm.f32	s15, s15, s9
 80029fa:	fec7 7a8a 	vmaxnm.f32	s15, s15, s20
 80029fe:	fec7 7a85 	vmaxnm.f32	s15, s15, s10
 8002a02:	fe87 0a80 	vmaxnm.f32	s0, s15, s0
 8002a06:	fe80 0a25 	vmaxnm.f32	s0, s0, s11
 8002a0a:	fe80 0a06 	vmaxnm.f32	s0, s0, s12
 8002a0e:	fe80 0a26 	vmaxnm.f32	s0, s0, s13
 8002a12:	fe80 0a07 	vmaxnm.f32	s0, s0, s14
 8002a16:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002a1a:	ee30 0b09 	vadd.f64	d0, d0, d9
 8002a1e:	f00e fddf 	bl	80115e0 <log>
 8002a22:	ee20 0b08 	vmul.f64	d0, d0, d8
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002a26:	49b1      	ldr	r1, [pc, #708]	; (8002cec <UserInput+0x574>)
 8002a28:	4628      	mov	r0, r5
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002a2a:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
			BigBucketValue = 50 * log(StrongestSignal + 1.01);
 8002a2e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002a32:	fe80 0a67 	vminnm.f32	s0, s0, s15
 8002a36:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8002a3a:	edcd 7a01 	vstr	s15, [sp, #4]
 8002a3e:	f89d 3004 	ldrb.w	r3, [sp, #4]
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002a42:	f818 2003 	ldrb.w	r2, [r8, r3]
 8002a46:	f00c fae9 	bl	800f01c <siprintf>
			strcat(UartTXString, (int8_t *)WFString);
 8002a4a:	4629      	mov	r1, r5
 8002a4c:	48a8      	ldr	r0, [pc, #672]	; (8002cf0 <UserInput+0x578>)
 8002a4e:	f00c fb0e 	bl	800f06e <strcat>
		for (i = 256; i >= 0; i -= 8)
 8002a52:	42a7      	cmp	r7, r4
 8002a54:	f1a4 0420 	sub.w	r4, r4, #32
 8002a58:	d1bd      	bne.n	80029d6 <UserInput+0x25e>
			BigBucketValue = 100 * log(StrongestSignal + 1);
 8002a5a:	ed9f 8b9d 	vldr	d8, [pc, #628]	; 8002cd0 <UserInput+0x558>
 8002a5e:	4ca5      	ldr	r4, [pc, #660]	; (8002cf4 <UserInput+0x57c>)
 8002a60:	f507 673e 	add.w	r7, r7, #3040	; 0xbe0
 8002a64:	ed9f 9aa0 	vldr	s18, [pc, #640]	; 8002ce8 <UserInput+0x570>
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002a68:	4ea0      	ldr	r6, [pc, #640]	; (8002cec <UserInput+0x574>)
			BigBucketValue = 100 * log(StrongestSignal + 1);
 8002a6a:	4623      	mov	r3, r4
 8002a6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002a70:	ed94 4a07 	vldr	s8, [r4, #28]
 8002a74:	3c20      	subs	r4, #32
 8002a76:	edd4 4a0d 	vldr	s9, [r4, #52]	; 0x34
 8002a7a:	ed94 5a0b 	vldr	s10, [r4, #44]	; 0x2c
 8002a7e:	edd4 5a0a 	vldr	s11, [r4, #40]	; 0x28
 8002a82:	ed94 6a09 	vldr	s12, [r4, #36]	; 0x24
 8002a86:	edd3 6a00 	vldr	s13, [r3]
 8002a8a:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8002a8e:	ed94 0a0c 	vldr	s0, [r4, #48]	; 0x30
 8002a92:	fec7 7a84 	vmaxnm.f32	s15, s15, s8
 8002a96:	fec7 7a89 	vmaxnm.f32	s15, s15, s18
				if (StrongestSignal < WFBuffer[i - j])
 8002a9a:	fec7 7aa4 	vmaxnm.f32	s15, s15, s9
 8002a9e:	fe87 0a80 	vmaxnm.f32	s0, s15, s0
 8002aa2:	fe80 0a05 	vmaxnm.f32	s0, s0, s10
 8002aa6:	fe80 0a25 	vmaxnm.f32	s0, s0, s11
 8002aaa:	fe80 0a06 	vmaxnm.f32	s0, s0, s12
			BigBucketValue = 100 * log(StrongestSignal + 1);
 8002aae:	fe80 0a26 	vmaxnm.f32	s0, s0, s13
 8002ab2:	ee30 0a07 	vadd.f32	s0, s0, s14
 8002ab6:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002aba:	f00e fd91 	bl	80115e0 <log>
 8002abe:	ee20 0b08 	vmul.f64	d0, d0, d8
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002ac2:	4631      	mov	r1, r6
 8002ac4:	4628      	mov	r0, r5
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002ac6:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
			BigBucketValue = 100 * log(StrongestSignal + 1);
 8002aca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002ace:	fe80 0a67 	vminnm.f32	s0, s0, s15
 8002ad2:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8002ad6:	edcd 7a01 	vstr	s15, [sp, #4]
 8002ada:	f89d 3004 	ldrb.w	r3, [sp, #4]
			sprintf((char*)WFString, "\e[48;5;%dm ", BucketColor);
 8002ade:	f818 2003 	ldrb.w	r2, [r8, r3]
 8002ae2:	f00c fa9b 	bl	800f01c <siprintf>
			strcat(UartTXString, (int8_t *)WFString);
 8002ae6:	4629      	mov	r1, r5
 8002ae8:	4881      	ldr	r0, [pc, #516]	; (8002cf0 <UserInput+0x578>)
 8002aea:	f00c fac0 	bl	800f06e <strcat>
		for (i=FFTLEN-1; i>(FFTLEN-256); i -= 8)
 8002aee:	42bc      	cmp	r4, r7
 8002af0:	d1bb      	bne.n	8002a6a <UserInput+0x2f2>
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 8002af2:	4a81      	ldr	r2, [pc, #516]	; (8002cf8 <UserInput+0x580>)
 8002af4:	462b      	mov	r3, r5
 8002af6:	ca07      	ldmia	r2, {r0, r1, r2}
 8002af8:	c303      	stmia	r3!, {r0, r1}
 8002afa:	0c11      	lsrs	r1, r2, #16
 8002afc:	f823 2b02 	strh.w	r2, [r3], #2
 8002b00:	487b      	ldr	r0, [pc, #492]	; (8002cf0 <UserInput+0x578>)
 8002b02:	7019      	strb	r1, [r3, #0]
		strcat(UartTXString, (int8_t *)WFString);
 8002b04:	f7fd fbec 	bl	80002e0 <strlen>
 8002b08:	4629      	mov	r1, r5
 8002b0a:	4448      	add	r0, r9
 8002b0c:	f00c faa6 	bl	800f05c <stpcpy>
 8002b10:	4601      	mov	r1, r0
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002b12:	4877      	ldr	r0, [pc, #476]	; (8002cf0 <UserInput+0x578>)
 8002b14:	eba1 0109 	sub.w	r1, r1, r9
 8002b18:	b289      	uxth	r1, r1
 8002b1a:	f00a fa55 	bl	800cfc8 <CDC_Transmit_FS>
	HAL_Delay(1);
 8002b1e:	2001      	movs	r0, #1
 8002b20:	f001 fc52 	bl	80043c8 <HAL_Delay>
}
 8002b24:	e6e2      	b.n	80028ec <UserInput+0x174>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 8002b26:	1acb      	subs	r3, r1, r3
 8002b28:	b298      	uxth	r0, r3
 8002b2a:	f7fe f913 	bl	8000d54 <FplusClicked>
		DisplayStatus();
 8002b2e:	f7ff fbdb 	bl	80022e8 <DisplayStatus>
		LastEncVal = EncVal;
 8002b32:	882b      	ldrh	r3, [r5, #0]
 8002b34:	8023      	strh	r3, [r4, #0]
	if (DiffEncVal > 0)
 8002b36:	e6aa      	b.n	800288e <UserInput+0x116>
			volume += 0.1;
 8002b38:	4b70      	ldr	r3, [pc, #448]	; (8002cfc <UserInput+0x584>)
			if (volume > 1.0)
 8002b3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 8002b3e:	ed93 7a00 	vldr	s14, [r3]
 8002b42:	ed9f 5b65 	vldr	d5, [pc, #404]	; 8002cd8 <UserInput+0x560>
 8002b46:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002b4a:	ee37 7b05 	vadd.f64	d7, d7, d5
 8002b4e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002b52:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 8002b56:	edc3 7a00 	vstr	s15, [r3]
 8002b5a:	e682      	b.n	8002862 <UserInput+0xea>
			SetFstep(5);  break;
 8002b5c:	2005      	movs	r0, #5
 8002b5e:	f7fe f8d7 	bl	8000d10 <SetFstep>
 8002b62:	e67e      	b.n	8002862 <UserInput+0xea>
			FplusClicked(2); break;
 8002b64:	2002      	movs	r0, #2
 8002b66:	f7fe f8f5 	bl	8000d54 <FplusClicked>
 8002b6a:	e67a      	b.n	8002862 <UserInput+0xea>
			FminusClicked(2); break;
 8002b6c:	2002      	movs	r0, #2
 8002b6e:	f7fe f95b 	bl	8000e28 <FminusClicked>
 8002b72:	e676      	b.n	8002862 <UserInput+0xea>
			volume -= 0.1;
 8002b74:	4b61      	ldr	r3, [pc, #388]	; (8002cfc <UserInput+0x584>)
			if (volume < 0)
 8002b76:	2200      	movs	r2, #0
			volume -= 0.1;
 8002b78:	ed93 7a00 	vldr	s14, [r3]
 8002b7c:	ed9f 6b56 	vldr	d6, [pc, #344]	; 8002cd8 <UserInput+0x560>
 8002b80:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002b84:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002b88:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 8002b8c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			volume -= 0.1;
 8002b94:	bf54      	ite	pl
 8002b96:	ed83 7a00 	vstrpl	s14, [r3]
				volume = 0;
 8002b9a:	601a      	strmi	r2, [r3, #0]
 8002b9c:	e661      	b.n	8002862 <UserInput+0xea>
					TxPowerOut = MID_POWER_OUT;
 8002b9e:	4b58      	ldr	r3, [pc, #352]	; (8002d00 <UserInput+0x588>)
 8002ba0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ba4:	601a      	str	r2, [r3, #0]
					break;
 8002ba6:	e65c      	b.n	8002862 <UserInput+0xea>
					TxPowerOut = LOW_POWER_OUT;
 8002ba8:	4b55      	ldr	r3, [pc, #340]	; (8002d00 <UserInput+0x588>)
 8002baa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bae:	601a      	str	r2, [r3, #0]
					break;
 8002bb0:	e657      	b.n	8002862 <UserInput+0xea>
			SetFstep(9); break;
 8002bb2:	2009      	movs	r0, #9
 8002bb4:	f7fe f8ac 	bl	8000d10 <SetFstep>
 8002bb8:	e653      	b.n	8002862 <UserInput+0xea>
			SetFstep(0); break;
 8002bba:	2000      	movs	r0, #0
 8002bbc:	f7fe f8a8 	bl	8000d10 <SetFstep>
 8002bc0:	e64f      	b.n	8002862 <UserInput+0xea>
			SetFstep(1); break;
 8002bc2:	2001      	movs	r0, #1
 8002bc4:	f7fe f8a4 	bl	8000d10 <SetFstep>
 8002bc8:	e64b      	b.n	8002862 <UserInput+0xea>
			SetFstep(2);  break;
 8002bca:	2002      	movs	r0, #2
 8002bcc:	f7fe f8a0 	bl	8000d10 <SetFstep>
 8002bd0:	e647      	b.n	8002862 <UserInput+0xea>
			SetFstep(3);  break;
 8002bd2:	2003      	movs	r0, #3
 8002bd4:	f7fe f89c 	bl	8000d10 <SetFstep>
 8002bd8:	e643      	b.n	8002862 <UserInput+0xea>
			SetFstep(4);  break;
 8002bda:	2004      	movs	r0, #4
 8002bdc:	f7fe f898 	bl	8000d10 <SetFstep>
 8002be0:	e63f      	b.n	8002862 <UserInput+0xea>
			SetBW((Bwidth)Wide);  break;
 8002be2:	2001      	movs	r0, #1
 8002be4:	f7fd fee6 	bl	80009b4 <SetBW>
 8002be8:	e63b      	b.n	8002862 <UserInput+0xea>
			SetFracPLL(20);  break;
 8002bea:	2014      	movs	r0, #20
 8002bec:	f7ff fcae 	bl	800254c <SetFracPLL>
 8002bf0:	e637      	b.n	8002862 <UserInput+0xea>
			SetMode((Mode)USB); break;
 8002bf2:	2002      	movs	r0, #2
 8002bf4:	f7fe f852 	bl	8000c9c <SetMode>
 8002bf8:	e633      	b.n	8002862 <UserInput+0xea>
	if (Status)
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 8002bfa:	4e42      	ldr	r6, [pc, #264]	; (8002d04 <UserInput+0x58c>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bfc:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8002bfe:	4c42      	ldr	r4, [pc, #264]	; (8002d08 <UserInput+0x590>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c00:	ad04      	add	r5, sp, #16
		if (LastTXFreq != LOfreq)
 8002c02:	ed96 0a00 	vldr	s0, [r6]
 8002c06:	edd4 7a00 	vldr	s15, [r4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0a:	9304      	str	r3, [sp, #16]
		if (LastTXFreq != LOfreq)
 8002c0c:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 8002c10:	4a3e      	ldr	r2, [pc, #248]	; (8002d0c <UserInput+0x594>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c12:	e9c5 3301 	strd	r3, r3, [r5, #4]
		if (LastTXFreq != LOfreq)
 8002c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1a:	e9c5 3303 	strd	r3, r3, [r5, #12]
		TransmissionEnabled = 1;
 8002c1e:	f04f 0301 	mov.w	r3, #1
 8002c22:	7013      	strb	r3, [r2, #0]
		if (LastTXFreq != LOfreq)
 8002c24:	f040 80ef 	bne.w	8002e06 <UserInput+0x68e>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002c28:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c2a:	f44f 7800 	mov.w	r8, #512	; 0x200
 8002c2e:	f04f 0902 	mov.w	r9, #2
 8002c32:	2600      	movs	r6, #0
 8002c34:	2703      	movs	r7, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c36:	4629      	mov	r1, r5
 8002c38:	4835      	ldr	r0, [pc, #212]	; (8002d10 <UserInput+0x598>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002c3a:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c3c:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002c40:	e9cd 6706 	strd	r6, r7, [sp, #24]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c44:	f004 fa0a 	bl	800705c <HAL_GPIO_Init>

		RELAY_TX_ON;
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c4e:	4831      	ldr	r0, [pc, #196]	; (8002d14 <UserInput+0x59c>)
 8002c50:	f004 fb44 	bl	80072dc <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8002c54:	2201      	movs	r2, #1
 8002c56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002c5a:	482f      	ldr	r0, [pc, #188]	; (8002d18 <UserInput+0x5a0>)
 8002c5c:	f004 fb3e 	bl	80072dc <HAL_GPIO_WritePin>
}


void CarrierEnable(uint8_t Status)
{
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c60:	9404      	str	r4, [sp, #16]
	if (Status)
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002c62:	4622      	mov	r2, r4
 8002c64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c68:	482a      	ldr	r0, [pc, #168]	; (8002d14 <UserInput+0x59c>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6a:	e9c5 4401 	strd	r4, r4, [r5, #4]
 8002c6e:	e9c5 4403 	strd	r4, r4, [r5, #12]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002c72:	f004 fb33 	bl	80072dc <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8002c76:	4b22      	ldr	r3, [pc, #136]	; (8002d00 <UserInput+0x588>)
 8002c78:	4622      	mov	r2, r4
 8002c7a:	2110      	movs	r1, #16
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4827      	ldr	r0, [pc, #156]	; (8002d1c <UserInput+0x5a4>)
 8002c80:	f002 fe40 	bl	8005904 <HAL_DAC_SetValue>
			GPIO_InitStruct.Pin = GPIO_PIN_9;
			GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
			GPIO_InitStruct.Pull = GPIO_NOPULL;
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
			GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c84:	4629      	mov	r1, r5
 8002c86:	4822      	ldr	r0, [pc, #136]	; (8002d10 <UserInput+0x598>)
			GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002c88:	9408      	str	r4, [sp, #32]
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c8a:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002c8e:	e9cd 6706 	strd	r6, r7, [sp, #24]
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c92:	f004 f9e3 	bl	800705c <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 8002c96:	2201      	movs	r2, #1
 8002c98:	4b21      	ldr	r3, [pc, #132]	; (8002d20 <UserInput+0x5a8>)
		LED_GREEN_ON;
 8002c9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c9e:	481e      	ldr	r0, [pc, #120]	; (8002d18 <UserInput+0x5a0>)
		TXCarrierEnabled = 1;
 8002ca0:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8002ca2:	f004 fb1b 	bl	80072dc <HAL_GPIO_WritePin>
			GPIO_InitStruct.Pull = GPIO_PULLDOWN;
			GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 8002ca6:	e5dc      	b.n	8002862 <UserInput+0xea>
			SetAGC((Agctype)Slow);  break;
 8002ca8:	2001      	movs	r0, #1
 8002caa:	f7fd fee5 	bl	8000a78 <SetAGC>
 8002cae:	e5d8      	b.n	8002862 <UserInput+0xea>
			SetBW((Bwidth)Narrow);  break;
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f7fd fe7f 	bl	80009b4 <SetBW>
 8002cb6:	e5d4      	b.n	8002862 <UserInput+0xea>
			SetMode((Mode)LSB); break;
 8002cb8:	2001      	movs	r0, #1
 8002cba:	f7fd ffef 	bl	8000c9c <SetMode>
 8002cbe:	e5d0      	b.n	8002862 <UserInput+0xea>
 8002cc0:	c28f5c29 	.word	0xc28f5c29
 8002cc4:	3ff028f5 	.word	0x3ff028f5
 8002cc8:	00000000 	.word	0x00000000
 8002ccc:	40490000 	.word	0x40490000
 8002cd0:	00000000 	.word	0x00000000
 8002cd4:	40590000 	.word	0x40590000
 8002cd8:	9999999a 	.word	0x9999999a
 8002cdc:	3fb99999 	.word	0x3fb99999
 8002ce0:	080187d4 	.word	0x080187d4
 8002ce4:	24008618 	.word	0x24008618
 8002ce8:	00000000 	.word	0x00000000
 8002cec:	080187dc 	.word	0x080187dc
 8002cf0:	24007214 	.word	0x24007214
 8002cf4:	240091f8 	.word	0x240091f8
 8002cf8:	080187e8 	.word	0x080187e8
 8002cfc:	2400d7ec 	.word	0x2400d7ec
 8002d00:	24007108 	.word	0x24007108
 8002d04:	24007090 	.word	0x24007090
 8002d08:	24007098 	.word	0x24007098
 8002d0c:	24007104 	.word	0x24007104
 8002d10:	58020800 	.word	0x58020800
 8002d14:	58020c00 	.word	0x58020c00
 8002d18:	58020400 	.word	0x58020400
 8002d1c:	2400c328 	.word	0x2400c328
 8002d20:	240070f8 	.word	0x240070f8
 8002d24:	0801880c 	.word	0x0801880c
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d28:	ad04      	add	r5, sp, #16
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2a:	2400      	movs	r4, #0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d2c:	2302      	movs	r3, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d2e:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002d32:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d34:	4629      	mov	r1, r5
 8002d36:	4836      	ldr	r0, [pc, #216]	; (8002e10 <UserInput+0x698>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d38:	9306      	str	r3, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d3a:	e9cd 4407 	strd	r4, r4, [sp, #28]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d42:	f004 f98b 	bl	800705c <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8002d46:	4622      	mov	r2, r4
 8002d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d4c:	4831      	ldr	r0, [pc, #196]	; (8002e14 <UserInput+0x69c>)
 8002d4e:	f004 fac5 	bl	80072dc <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8002d52:	4622      	mov	r2, r4
 8002d54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d58:	482f      	ldr	r0, [pc, #188]	; (8002e18 <UserInput+0x6a0>)
 8002d5a:	f004 fabf 	bl	80072dc <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002d5e:	4b2f      	ldr	r3, [pc, #188]	; (8002e1c <UserInput+0x6a4>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002d60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d64:	482b      	ldr	r0, [pc, #172]	; (8002e14 <UserInput+0x69c>)
 8002d66:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 8002d68:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d6a:	9408      	str	r4, [sp, #32]
 8002d6c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002d70:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002d74:	f004 fab2 	bl	80072dc <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8002d78:	4623      	mov	r3, r4
 8002d7a:	4622      	mov	r2, r4
 8002d7c:	2110      	movs	r1, #16
 8002d7e:	4828      	ldr	r0, [pc, #160]	; (8002e20 <UserInput+0x6a8>)
 8002d80:	f002 fdc0 	bl	8005904 <HAL_DAC_SetValue>
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d84:	2202      	movs	r2, #2
 8002d86:	2300      	movs	r3, #0
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d88:	4629      	mov	r1, r5
 8002d8a:	4821      	ldr	r0, [pc, #132]	; (8002e10 <UserInput+0x698>)
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d8c:	e9cd 2306 	strd	r2, r3, [sp, #24]
		TXCarrierEnabled = 0;
 8002d90:	4b24      	ldr	r3, [pc, #144]	; (8002e24 <UserInput+0x6ac>)
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d92:	e9cd 6704 	strd	r6, r7, [sp, #16]
		TXCarrierEnabled = 0;
 8002d96:	701c      	strb	r4, [r3, #0]
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d98:	f004 f960 	bl	800705c <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8002d9c:	4622      	mov	r2, r4
 8002d9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002da2:	481d      	ldr	r0, [pc, #116]	; (8002e18 <UserInput+0x6a0>)
 8002da4:	f004 fa9a 	bl	80072dc <HAL_GPIO_WritePin>
}
 8002da8:	e55b      	b.n	8002862 <UserInput+0xea>
			keyer_speed -= 1;
 8002daa:	4b1f      	ldr	r3, [pc, #124]	; (8002e28 <UserInput+0x6b0>)
 8002dac:	6818      	ldr	r0, [r3, #0]
 8002dae:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 8002db0:	2802      	cmp	r0, #2
 8002db2:	dc23      	bgt.n	8002dfc <UserInput+0x684>
				keyer_speed = 3;
 8002db4:	2203      	movs	r2, #3
 8002db6:	4610      	mov	r0, r2
 8002db8:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8002dba:	e550      	b.n	800285e <UserInput+0xe6>
			SetFracPLL(0);
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	f7ff fbc5 	bl	800254c <SetFracPLL>
			__HAL_RCC_PLL2FRACN_DISABLE();  break;
 8002dc2:	4a1a      	ldr	r2, [pc, #104]	; (8002e2c <UserInput+0x6b4>)
 8002dc4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002dc6:	f023 0310 	bic.w	r3, r3, #16
 8002dca:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002dcc:	e549      	b.n	8002862 <UserInput+0xea>
			SetMode((Mode)AM); break;
 8002dce:	2000      	movs	r0, #0
 8002dd0:	f7fd ff64 	bl	8000c9c <SetMode>
 8002dd4:	e545      	b.n	8002862 <UserInput+0xea>
			if (ShowWF)
 8002dd6:	4b16      	ldr	r3, [pc, #88]	; (8002e30 <UserInput+0x6b8>)
 8002dd8:	781a      	ldrb	r2, [r3, #0]
 8002dda:	b18a      	cbz	r2, 8002e00 <UserInput+0x688>
				ShowWF=0;
 8002ddc:	2200      	movs	r2, #0
 8002dde:	701a      	strb	r2, [r3, #0]
 8002de0:	e53f      	b.n	8002862 <UserInput+0xea>
					TxPowerOut = MAX_POWER_OUT;
 8002de2:	4b14      	ldr	r3, [pc, #80]	; (8002e34 <UserInput+0x6bc>)
 8002de4:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002de8:	601a      	str	r2, [r3, #0]
					break;
 8002dea:	e53a      	b.n	8002862 <UserInput+0xea>
			SetAGC((Agctype)Fast);  break;
 8002dec:	2000      	movs	r0, #0
 8002dee:	f7fd fe43 	bl	8000a78 <SetAGC>
 8002df2:	e536      	b.n	8002862 <UserInput+0xea>
			SetMode((Mode)CW); break;
 8002df4:	2003      	movs	r0, #3
 8002df6:	f7fd ff51 	bl	8000c9c <SetMode>
 8002dfa:	e532      	b.n	8002862 <UserInput+0xea>
			keyer_speed += 1;
 8002dfc:	6018      	str	r0, [r3, #0]
 8002dfe:	e52e      	b.n	800285e <UserInput+0xe6>
				ShowWF=1;
 8002e00:	2201      	movs	r2, #1
 8002e02:	701a      	strb	r2, [r3, #0]
 8002e04:	e52d      	b.n	8002862 <UserInput+0xea>
			SetTXPLL(LOfreq);
 8002e06:	f7ff fbfb 	bl	8002600 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002e0a:	6833      	ldr	r3, [r6, #0]
 8002e0c:	6023      	str	r3, [r4, #0]
 8002e0e:	e70b      	b.n	8002c28 <UserInput+0x4b0>
 8002e10:	58020800 	.word	0x58020800
 8002e14:	58020c00 	.word	0x58020c00
 8002e18:	58020400 	.word	0x58020400
 8002e1c:	24007104 	.word	0x24007104
 8002e20:	2400c328 	.word	0x2400c328
 8002e24:	240070f8 	.word	0x240070f8
 8002e28:	2400c62c 	.word	0x2400c62c
 8002e2c:	58024400 	.word	0x58024400
 8002e30:	240070cc 	.word	0x240070cc
 8002e34:	24007108 	.word	0x24007108

08002e38 <TXSwitch>:
{
 8002e38:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3a:	2300      	movs	r3, #0
{
 8002e3c:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3e:	e9cd 3300 	strd	r3, r3, [sp]
 8002e42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002e46:	9304      	str	r3, [sp, #16]
	if (Status)
 8002e48:	b378      	cbz	r0, 8002eaa <TXSwitch+0x72>
		if (LastTXFreq != LOfreq)
 8002e4a:	4d27      	ldr	r5, [pc, #156]	; (8002ee8 <TXSwitch+0xb0>)
		TransmissionEnabled = 1;
 8002e4c:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 8002e4e:	4c27      	ldr	r4, [pc, #156]	; (8002eec <TXSwitch+0xb4>)
 8002e50:	ed95 0a00 	vldr	s0, [r5]
 8002e54:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8002e58:	4b25      	ldr	r3, [pc, #148]	; (8002ef0 <TXSwitch+0xb8>)
		if (LastTXFreq != LOfreq)
 8002e5a:	eef4 7a40 	vcmp.f32	s15, s0
		TransmissionEnabled = 1;
 8002e5e:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8002e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e64:	d11c      	bne.n	8002ea0 <TXSwitch+0x68>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e66:	2200      	movs	r2, #0
 8002e68:	2303      	movs	r3, #3
 8002e6a:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002e6e:	2502      	movs	r5, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e70:	4669      	mov	r1, sp
 8002e72:	4820      	ldr	r0, [pc, #128]	; (8002ef4 <TXSwitch+0xbc>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e74:	e9cd 2302 	strd	r2, r3, [sp, #8]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002e78:	2300      	movs	r3, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e7a:	e9cd 4500 	strd	r4, r5, [sp]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002e7e:	9304      	str	r3, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e80:	f004 f8ec 	bl	800705c <HAL_GPIO_Init>
		RELAY_TX_ON;
 8002e84:	2201      	movs	r2, #1
 8002e86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e8a:	481b      	ldr	r0, [pc, #108]	; (8002ef8 <TXSwitch+0xc0>)
 8002e8c:	f004 fa26 	bl	80072dc <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8002e90:	2201      	movs	r2, #1
 8002e92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e96:	4819      	ldr	r0, [pc, #100]	; (8002efc <TXSwitch+0xc4>)
 8002e98:	f004 fa20 	bl	80072dc <HAL_GPIO_WritePin>
}
 8002e9c:	b007      	add	sp, #28
 8002e9e:	bd30      	pop	{r4, r5, pc}
			SetTXPLL(LOfreq);
 8002ea0:	f7ff fbae 	bl	8002600 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002ea4:	682b      	ldr	r3, [r5, #0]
 8002ea6:	6023      	str	r3, [r4, #0]
 8002ea8:	e7dd      	b.n	8002e66 <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002eaa:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8002ee0 <TXSwitch+0xa8>
 8002eae:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002eb0:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb2:	4669      	mov	r1, sp
 8002eb4:	480f      	ldr	r0, [pc, #60]	; (8002ef4 <TXSwitch+0xbc>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002eb6:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002eb8:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ebc:	f004 f8ce 	bl	800705c <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8002ec0:	4622      	mov	r2, r4
 8002ec2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ec6:	480c      	ldr	r0, [pc, #48]	; (8002ef8 <TXSwitch+0xc0>)
 8002ec8:	f004 fa08 	bl	80072dc <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8002ecc:	4622      	mov	r2, r4
 8002ece:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ed2:	480a      	ldr	r0, [pc, #40]	; (8002efc <TXSwitch+0xc4>)
 8002ed4:	f004 fa02 	bl	80072dc <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002ed8:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <TXSwitch+0xb8>)
 8002eda:	701c      	strb	r4, [r3, #0]
}
 8002edc:	b007      	add	sp, #28
 8002ede:	bd30      	pop	{r4, r5, pc}
 8002ee0:	00000200 	.word	0x00000200
 8002ee4:	00000001 	.word	0x00000001
 8002ee8:	24007090 	.word	0x24007090
 8002eec:	24007098 	.word	0x24007098
 8002ef0:	24007104 	.word	0x24007104
 8002ef4:	58020800 	.word	0x58020800
 8002ef8:	58020c00 	.word	0x58020c00
 8002efc:	58020400 	.word	0x58020400

08002f00 <CarrierEnable>:
{
 8002f00:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f02:	2400      	movs	r4, #0
{
 8002f04:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f06:	e9cd 4400 	strd	r4, r4, [sp]
 8002f0a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002f0e:	9404      	str	r4, [sp, #16]
	if (Status)
 8002f10:	b320      	cbz	r0, 8002f5c <CarrierEnable+0x5c>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002f12:	4622      	mov	r2, r4
 8002f14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f18:	4822      	ldr	r0, [pc, #136]	; (8002fa4 <CarrierEnable+0xa4>)
 8002f1a:	f004 f9df 	bl	80072dc <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8002f1e:	4b22      	ldr	r3, [pc, #136]	; (8002fa8 <CarrierEnable+0xa8>)
 8002f20:	4622      	mov	r2, r4
 8002f22:	2110      	movs	r1, #16
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4821      	ldr	r0, [pc, #132]	; (8002fac <CarrierEnable+0xac>)
 8002f28:	f002 fcec 	bl	8005904 <HAL_DAC_SetValue>
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f30:	2302      	movs	r3, #2
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f32:	4669      	mov	r1, sp
 8002f34:	481e      	ldr	r0, [pc, #120]	; (8002fb0 <CarrierEnable+0xb0>)
			GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002f36:	9404      	str	r4, [sp, #16]
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f38:	e9cd 2300 	strd	r2, r3, [sp]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e9cd 2302 	strd	r2, r3, [sp, #8]
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f44:	f004 f88a 	bl	800705c <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 8002f48:	2201      	movs	r2, #1
 8002f4a:	4b1a      	ldr	r3, [pc, #104]	; (8002fb4 <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 8002f4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f50:	4819      	ldr	r0, [pc, #100]	; (8002fb8 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 8002f52:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8002f54:	f004 f9c2 	bl	80072dc <HAL_GPIO_WritePin>
}
 8002f58:	b007      	add	sp, #28
 8002f5a:	bd30      	pop	{r4, r5, pc}
 8002f5c:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002f5e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f62:	4810      	ldr	r0, [pc, #64]	; (8002fa4 <CarrierEnable+0xa4>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	f004 f9b9 	bl	80072dc <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8002f6a:	462b      	mov	r3, r5
 8002f6c:	462a      	mov	r2, r5
 8002f6e:	2110      	movs	r1, #16
 8002f70:	480e      	ldr	r0, [pc, #56]	; (8002fac <CarrierEnable+0xac>)
 8002f72:	f002 fcc7 	bl	8005904 <HAL_DAC_SetValue>
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f7a:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 8002f7c:	480d      	ldr	r0, [pc, #52]	; (8002fb4 <CarrierEnable+0xb4>)
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f7e:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 8002f80:	7005      	strb	r5, [r0, #0]
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f82:	480b      	ldr	r0, [pc, #44]	; (8002fb0 <CarrierEnable+0xb0>)
			GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f84:	e9cd 2300 	strd	r2, r3, [sp]
 8002f88:	2300      	movs	r3, #0
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
			HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f90:	f004 f864 	bl	800705c <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8002f94:	462a      	mov	r2, r5
 8002f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f9a:	4807      	ldr	r0, [pc, #28]	; (8002fb8 <CarrierEnable+0xb8>)
 8002f9c:	f004 f99e 	bl	80072dc <HAL_GPIO_WritePin>
}
 8002fa0:	b007      	add	sp, #28
 8002fa2:	bd30      	pop	{r4, r5, pc}
 8002fa4:	58020c00 	.word	0x58020c00
 8002fa8:	24007108 	.word	0x24007108
 8002fac:	2400c328 	.word	0x2400c328
 8002fb0:	58020800 	.word	0x58020800
 8002fb4:	240070f8 	.word	0x240070f8
 8002fb8:	58020400 	.word	0x58020400

08002fbc <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002fbc:	4e09      	ldr	r6, [pc, #36]	; (8002fe4 <Error_Handler+0x28>)
{
 8002fbe:	4d0a      	ldr	r5, [pc, #40]	; (8002fe8 <Error_Handler+0x2c>)
 8002fc0:	4c0a      	ldr	r4, [pc, #40]	; (8002fec <Error_Handler+0x30>)
 8002fc2:	b508      	push	{r3, lr}
 8002fc4:	6833      	ldr	r3, [r6, #0]
 8002fc6:	fb05 f303 	mul.w	r3, r5, r3
 8002fca:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002fce:	d200      	bcs.n	8002fd2 <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002fd0:	e7fe      	b.n	8002fd0 <Error_Handler+0x14>
			LED_switch();
 8002fd2:	f7fd ff93 	bl	8000efc <LED_switch>
 8002fd6:	6833      	ldr	r3, [r6, #0]
 8002fd8:	fb05 f303 	mul.w	r3, r5, r3
 8002fdc:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002fe0:	d2f7      	bcs.n	8002fd2 <Error_Handler+0x16>
 8002fe2:	e7f5      	b.n	8002fd0 <Error_Handler+0x14>
 8002fe4:	2400c65c 	.word	0x2400c65c
 8002fe8:	c28f5c29 	.word	0xc28f5c29
 8002fec:	051eb851 	.word	0x051eb851

08002ff0 <SystemClock_Config_For_OC>:
{
 8002ff0:	b530      	push	{r4, r5, lr}
 8002ff2:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ff4:	224c      	movs	r2, #76	; 0x4c
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	a80a      	add	r0, sp, #40	; 0x28
 8002ffa:	f00b fbc5 	bl	800e788 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ffe:	2220      	movs	r2, #32
 8003000:	2100      	movs	r1, #0
 8003002:	a802      	add	r0, sp, #8
 8003004:	f00b fbc0 	bl	800e788 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003008:	22bc      	movs	r2, #188	; 0xbc
 800300a:	2100      	movs	r1, #0
 800300c:	a81e      	add	r0, sp, #120	; 0x78
 800300e:	f00b fbbb 	bl	800e788 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003012:	2002      	movs	r0, #2
 8003014:	f004 ff74 	bl	8007f00 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8003018:	4a49      	ldr	r2, [pc, #292]	; (8003140 <SystemClock_Config_For_OC+0x150>)
 800301a:	2300      	movs	r3, #0
 800301c:	9301      	str	r3, [sp, #4]
 800301e:	6991      	ldr	r1, [r2, #24]
 8003020:	4b48      	ldr	r3, [pc, #288]	; (8003144 <SystemClock_Config_For_OC+0x154>)
 8003022:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8003026:	6191      	str	r1, [r2, #24]
 8003028:	6991      	ldr	r1, [r2, #24]
 800302a:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 800302e:	9101      	str	r1, [sp, #4]
 8003030:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003032:	f041 0101 	orr.w	r1, r1, #1
 8003036:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	9301      	str	r3, [sp, #4]
 8003040:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003042:	6993      	ldr	r3, [r2, #24]
 8003044:	0499      	lsls	r1, r3, #18
 8003046:	d5fc      	bpl.n	8003042 <SystemClock_Config_For_OC+0x52>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8003048:	4a3f      	ldr	r2, [pc, #252]	; (8003148 <SystemClock_Config_For_OC+0x158>)
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800304a:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800304c:	2501      	movs	r5, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800304e:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8003050:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003052:	f023 0303 	bic.w	r3, r3, #3
 8003056:	f043 0302 	orr.w	r3, r3, #2
 800305a:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800305c:	2302      	movs	r3, #2
	RCC_OscInitStruct.PLL.PLLM = 10;
 800305e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003062:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 8003064:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8003066:	9319      	str	r3, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8003068:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800306a:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800306c:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003070:	2300      	movs	r3, #0
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003072:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 8003076:	230a      	movs	r3, #10
 8003078:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 800307c:	4b33      	ldr	r3, [pc, #204]	; (800314c <SystemClock_Config_For_OC+0x15c>)
 800307e:	4a34      	ldr	r2, [pc, #208]	; (8003150 <SystemClock_Config_For_OC+0x160>)
 8003080:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8003082:	2221      	movs	r2, #33	; 0x21
 8003084:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003088:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800308c:	f004 ffe8 	bl	8008060 <HAL_RCC_OscConfig>
 8003090:	2800      	cmp	r0, #0
 8003092:	d152      	bne.n	800313a <SystemClock_Config_For_OC+0x14a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003094:	223f      	movs	r2, #63	; 0x3f
 8003096:	2303      	movs	r3, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003098:	4621      	mov	r1, r4
 800309a:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800309c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80030a0:	2200      	movs	r2, #0
 80030a2:	2308      	movs	r3, #8
 80030a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80030a8:	2240      	movs	r2, #64	; 0x40
 80030aa:	2340      	movs	r3, #64	; 0x40
 80030ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80030b0:	2340      	movs	r3, #64	; 0x40
 80030b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80030ba:	f005 fb97 	bl	80087ec <HAL_RCC_ClockConfig>
 80030be:	4603      	mov	r3, r0
 80030c0:	2800      	cmp	r0, #0
 80030c2:	d13a      	bne.n	800313a <SystemClock_Config_For_OC+0x14a>
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 80030c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80030c8:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80030ca:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 80030cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 80030d0:	9244      	str	r2, [sp, #272]	; 0x110
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80030d2:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80030d6:	4a1f      	ldr	r2, [pc, #124]	; (8003154 <SystemClock_Config_For_OC+0x164>)
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030d8:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 80030da:	9346      	str	r3, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80030dc:	2304      	movs	r3, #4
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80030de:	913f      	str	r1, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80030e0:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 80030e4:	2226      	movs	r2, #38	; 0x26
 80030e6:	2318      	movs	r3, #24
 80030e8:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 80030ec:	2202      	movs	r2, #2
 80030ee:	2302      	movs	r3, #2
 80030f0:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 80030f4:	2280      	movs	r2, #128	; 0x80
 80030f6:	2300      	movs	r3, #0
 80030f8:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 80030fc:	2200      	movs	r2, #0
 80030fe:	2305      	movs	r3, #5
 8003100:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8003104:	2280      	movs	r2, #128	; 0x80
 8003106:	2302      	movs	r3, #2
 8003108:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 800310c:	2208      	movs	r2, #8
 800310e:	2305      	movs	r3, #5
 8003110:	e9cd 232a 	strd	r2, r3, [sp, #168]	; 0xa8
 8003114:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003118:	2300      	movs	r3, #0
 800311a:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800311e:	f005 fe51 	bl	8008dc4 <HAL_RCCEx_PeriphCLKConfig>
 8003122:	b950      	cbnz	r0, 800313a <SystemClock_Config_For_OC+0x14a>
	HAL_PWREx_EnableUSBVoltageDetector();
 8003124:	f004 ff10 	bl	8007f48 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8003128:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800312c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8003130:	4628      	mov	r0, r5
 8003132:	f005 fa69 	bl	8008608 <HAL_RCC_MCOConfig>
}
 8003136:	b04f      	add	sp, #316	; 0x13c
 8003138:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 800313a:	f7ff ff3f 	bl	8002fbc <Error_Handler>
 800313e:	bf00      	nop
 8003140:	58024800 	.word	0x58024800
 8003144:	58000400 	.word	0x58000400
 8003148:	58024400 	.word	0x58024400
 800314c:	24009218 	.word	0x24009218
 8003150:	4bbebba1 	.word	0x4bbebba1
 8003154:	000c0042 	.word	0x000c0042

08003158 <MX_TIM6_Init_Custom_Rate>:
{
 8003158:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800315a:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 800315c:	4c0f      	ldr	r4, [pc, #60]	; (800319c <MX_TIM6_Init_Custom_Rate+0x44>)
 800315e:	4810      	ldr	r0, [pc, #64]	; (80031a0 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8003160:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8003162:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003166:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003168:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800316a:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 800316c:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003170:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8003172:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003176:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800317a:	f006 feff 	bl	8009f7c <HAL_TIM_Base_Init>
 800317e:	b950      	cbnz	r0, 8003196 <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003180:	4603      	mov	r3, r0
 8003182:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003184:	a901      	add	r1, sp, #4
 8003186:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003188:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800318a:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800318c:	f007 fb30 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003190:	b908      	cbnz	r0, 8003196 <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8003192:	b004      	add	sp, #16
 8003194:	bd10      	pop	{r4, pc}
		Error_Handler();
 8003196:	f7ff ff11 	bl	8002fbc <Error_Handler>
 800319a:	bf00      	nop
 800319c:	2400c500 	.word	0x2400c500
 80031a0:	40001000 	.word	0x40001000
 80031a4:	00000000 	.word	0x00000000

080031a8 <main>:
{
 80031a8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80031ac:	b0cf      	sub	sp, #316	; 0x13c
  HAL_Init();
 80031ae:	f001 f8c9 	bl	8004344 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80031b2:	4add      	ldr	r2, [pc, #884]	; (8003528 <main+0x380>)
 80031b4:	6953      	ldr	r3, [r2, #20]
 80031b6:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 80031ba:	d111      	bne.n	80031e0 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 80031bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80031c0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80031c4:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80031c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80031cc:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80031d0:	6953      	ldr	r3, [r2, #20]
 80031d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031d6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80031d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80031dc:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031e2:	f8df 8364 	ldr.w	r8, [pc, #868]	; 8003548 <main+0x3a0>
	SystemClock_Config_For_OC();
 80031e6:	f7ff ff03 	bl	8002ff0 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB somentimes (and almost always on an Android phone) does not initialize
 80031ea:	2014      	movs	r0, #20
 80031ec:	f001 f8ec 	bl	80043c8 <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f0:	9448      	str	r4, [sp, #288]	; 0x120
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 80031f2:	48ce      	ldr	r0, [pc, #824]	; (800352c <main+0x384>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031f4:	2501      	movs	r5, #1
  hadc1.Instance = ADC1;
 80031f6:	f8df b354 	ldr.w	fp, [pc, #852]	; 800354c <main+0x3a4>
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80031fa:	f44f 7680 	mov.w	r6, #256	; 0x100
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80031fe:	f44f 2a80 	mov.w	sl, #262144	; 0x40000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003202:	f04f 0908 	mov.w	r9, #8
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003206:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800320a:	e9cd 4444 	strd	r4, r4, [sp, #272]	; 0x110
 800320e:	e9cd 4446 	strd	r4, r4, [sp, #280]	; 0x118
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003212:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 8003216:	f042 0204 	orr.w	r2, r2, #4
 800321a:	f8c8 20e0 	str.w	r2, [r8, #224]	; 0xe0
 800321e:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 8003222:	f002 0204 	and.w	r2, r2, #4
 8003226:	9205      	str	r2, [sp, #20]
 8003228:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800322a:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 800322e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003232:	f8c8 20e0 	str.w	r2, [r8, #224]	; 0xe0
 8003236:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 800323a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800323e:	9206      	str	r2, [sp, #24]
 8003240:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003242:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	f8c8 20e0 	str.w	r2, [r8, #224]	; 0xe0
 800324e:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 8003252:	f002 0201 	and.w	r2, r2, #1
 8003256:	9207      	str	r2, [sp, #28]
 8003258:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800325a:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 800325e:	f042 0202 	orr.w	r2, r2, #2
 8003262:	f8c8 20e0 	str.w	r2, [r8, #224]	; 0xe0
 8003266:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 800326a:	f002 0202 	and.w	r2, r2, #2
 800326e:	9208      	str	r2, [sp, #32]
 8003270:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003272:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 8003276:	f042 0208 	orr.w	r2, r2, #8
 800327a:	f8c8 20e0 	str.w	r2, [r8, #224]	; 0xe0
 800327e:	f8d8 20e0 	ldr.w	r2, [r8, #224]	; 0xe0
 8003282:	f002 0208 	and.w	r2, r2, #8
 8003286:	9209      	str	r2, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8003288:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800328a:	9909      	ldr	r1, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 800328c:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003290:	f004 f824 	bl	80072dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8003294:	4622      	mov	r2, r4
 8003296:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800329a:	48a5      	ldr	r0, [pc, #660]	; (8003530 <main+0x388>)
 800329c:	f004 f81e 	bl	80072dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80032a0:	4622      	mov	r2, r4
 80032a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032a6:	48a3      	ldr	r0, [pc, #652]	; (8003534 <main+0x38c>)
 80032a8:	f004 f818 	bl	80072dc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 80032ac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032b0:	2100      	movs	r1, #0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032b2:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 80032b4:	e9cd 0144 	strd	r0, r1, [sp, #272]	; 0x110
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 80032b8:	a944      	add	r1, sp, #272	; 0x110
 80032ba:	489f      	ldr	r0, [pc, #636]	; (8003538 <main+0x390>)
 80032bc:	f003 fece 	bl	800705c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 80032c0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80032c4:	f44f 1188 	mov.w	r1, #1114112	; 0x110000
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032c8:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = SwInt1_Pin;
 80032ca:	e9cd 0144 	strd	r0, r1, [sp, #272]	; 0x110
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 80032ce:	a944      	add	r1, sp, #272	; 0x110
 80032d0:	4899      	ldr	r0, [pc, #612]	; (8003538 <main+0x390>)
 80032d2:	f003 fec3 	bl	800705c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 80032d6:	20c0      	movs	r0, #192	; 0xc0
 80032d8:	2100      	movs	r1, #0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032da:	9546      	str	r5, [sp, #280]	; 0x118
  GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 80032dc:	e9cd 0144 	strd	r0, r1, [sp, #272]	; 0x110
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e0:	a944      	add	r1, sp, #272	; 0x110
 80032e2:	4894      	ldr	r0, [pc, #592]	; (8003534 <main+0x38c>)
 80032e4:	f003 feba 	bl	800705c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 80032e8:	f44f 40e0 	mov.w	r0, #28672	; 0x7000
 80032ec:	2101      	movs	r1, #1
 80032ee:	ed9f 8b78 	vldr	d8, [pc, #480]	; 80034d0 <main+0x328>
 80032f2:	e9cd 0144 	strd	r0, r1, [sp, #272]	; 0x110
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f6:	a944      	add	r1, sp, #272	; 0x110
 80032f8:	488c      	ldr	r0, [pc, #560]	; (800352c <main+0x384>)
  GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 80032fa:	ed8d 8b46 	vstr	d8, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032fe:	f003 fead 	bl	800705c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003302:	a944      	add	r1, sp, #272	; 0x110
 8003304:	488a      	ldr	r0, [pc, #552]	; (8003530 <main+0x388>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8003306:	ed9f 7b74 	vldr	d7, [pc, #464]	; 80034d8 <main+0x330>
 800330a:	ed8d 7b44 	vstr	d7, [sp, #272]	; 0x110
 800330e:	ed9f 7b74 	vldr	d7, [pc, #464]	; 80034e0 <main+0x338>
 8003312:	ed8d 7b46 	vstr	d7, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003316:	f003 fea1 	bl	800705c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800331a:	a944      	add	r1, sp, #272	; 0x110
 800331c:	4886      	ldr	r0, [pc, #536]	; (8003538 <main+0x390>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800331e:	9448      	str	r4, [sp, #288]	; 0x120
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003320:	ed9f 7b71 	vldr	d7, [pc, #452]	; 80034e8 <main+0x340>
 8003324:	ed8d 7b44 	vstr	d7, [sp, #272]	; 0x110
 8003328:	ed9f 7b71 	vldr	d7, [pc, #452]	; 80034f0 <main+0x348>
 800332c:	ed8d 7b46 	vstr	d7, [sp, #280]	; 0x118
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003330:	f003 fe94 	bl	800705c <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003334:	a944      	add	r1, sp, #272	; 0x110
 8003336:	487f      	ldr	r0, [pc, #508]	; (8003534 <main+0x38c>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003338:	ed9f 7b6f 	vldr	d7, [pc, #444]	; 80034f8 <main+0x350>
 800333c:	ed8d 8b46 	vstr	d8, [sp, #280]	; 0x118
 8003340:	ed8d 7b44 	vstr	d7, [sp, #272]	; 0x110
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8003344:	f003 fe8a 	bl	800705c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8003348:	4622      	mov	r2, r4
 800334a:	2104      	movs	r1, #4
 800334c:	2028      	movs	r0, #40	; 0x28
 800334e:	f002 f9a1 	bl	8005694 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003352:	2028      	movs	r0, #40	; 0x28
 8003354:	f002 f9dc 	bl	8005710 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003358:	f8d8 20d8 	ldr.w	r2, [r8, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800335c:	4621      	mov	r1, r4
 800335e:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003360:	432a      	orrs	r2, r5
 8003362:	f8c8 20d8 	str.w	r2, [r8, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003366:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003368:	f8d8 30d8 	ldr.w	r3, [r8, #216]	; 0xd8
 800336c:	402b      	ands	r3, r5
 800336e:	9304      	str	r3, [sp, #16]
 8003370:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003372:	f002 f98f 	bl	8005694 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003376:	200b      	movs	r0, #11
 8003378:	f002 f9ca 	bl	8005710 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800337c:	4622      	mov	r2, r4
 800337e:	2102      	movs	r1, #2
 8003380:	200c      	movs	r0, #12
 8003382:	f002 f987 	bl	8005694 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003386:	200c      	movs	r0, #12
 8003388:	f002 f9c2 	bl	8005710 <HAL_NVIC_EnableIRQ>
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800338c:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800338e:	4658      	mov	r0, fp
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003390:	f8ab 6014 	strh.w	r6, [fp, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003394:	f8cb 3010 	str.w	r3, [fp, #16]
  hadc1.Instance = ADC1;
 8003398:	4b68      	ldr	r3, [pc, #416]	; (800353c <main+0x394>)
  ADC_MultiModeTypeDef multimode = {0};
 800339a:	940c      	str	r4, [sp, #48]	; 0x30
  hadc1.Instance = ADC1;
 800339c:	f8cb 3000 	str.w	r3, [fp]
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80033a0:	2303      	movs	r3, #3
  ADC_ChannelConfTypeDef sConfig = {0};
 80033a2:	9438      	str	r4, [sp, #224]	; 0xe0
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80033a4:	f8cb 400c 	str.w	r4, [fp, #12]
  hadc1.Init.NbrOfConversion = 1;
 80033a8:	f8cb 5018 	str.w	r5, [fp, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80033ac:	f88b 401c 	strb.w	r4, [fp, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 80033b0:	f88b 4038 	strb.w	r4, [fp, #56]	; 0x38
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80033b4:	f8cb 302c 	str.w	r3, [fp, #44]	; 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 80033b8:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80033bc:	e9cd 4424 	strd	r4, r4, [sp, #144]	; 0x90
 80033c0:	e9cd 4426 	strd	r4, r4, [sp, #152]	; 0x98
 80033c4:	e9cd 4428 	strd	r4, r4, [sp, #160]	; 0xa0
  ADC_ChannelConfTypeDef sConfig = {0};
 80033c8:	e9cd 4432 	strd	r4, r4, [sp, #200]	; 0xc8
 80033cc:	e9cd 4434 	strd	r4, r4, [sp, #208]	; 0xd0
 80033d0:	e9cd 4436 	strd	r4, r4, [sp, #216]	; 0xd8
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80033d4:	e9cb a901 	strd	sl, r9, [fp, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033d8:	e9cb 4409 	strd	r4, r4, [fp, #36]	; 0x24
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80033dc:	e9cb 740c 	strd	r7, r4, [fp, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80033e0:	f001 fef8 	bl	80051d4 <HAL_ADC_Init>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	f040 8320 	bne.w	8003a2a <main+0x882>
  multimode.Mode = ADC_DUALMODE_INTERL;
 80033ea:	2207      	movs	r2, #7
 80033ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80033f0:	a90a      	add	r1, sp, #40	; 0x28
 80033f2:	4658      	mov	r0, fp
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 80033f4:	960c      	str	r6, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 80033f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80033fa:	f002 f8d1 	bl	80055a0 <HAL_ADCEx_MultiModeConfigChannel>
 80033fe:	2800      	cmp	r0, #0
 8003400:	f040 8313 	bne.w	8003a2a <main+0x882>
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8003404:	4c4e      	ldr	r4, [pc, #312]	; (8003540 <main+0x398>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003406:	a924      	add	r1, sp, #144	; 0x90
 8003408:	4658      	mov	r0, fp
  AnalogWDGConfig.ITMode = ENABLE;
 800340a:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 800340e:	9426      	str	r4, [sp, #152]	; 0x98
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8003410:	ed9f cb3b 	vldr	d12, [pc, #236]	; 8003500 <main+0x358>
  AnalogWDGConfig.HighThreshold = 4094;
 8003414:	ed9f bb3c 	vldr	d11, [pc, #240]	; 8003508 <main+0x360>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8003418:	ed8d cb24 	vstr	d12, [sp, #144]	; 0x90
  AnalogWDGConfig.HighThreshold = 4094;
 800341c:	ed8d bb28 	vstr	d11, [sp, #160]	; 0xa0
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003420:	f001 fbd2 	bl	8004bc8 <HAL_ADC_AnalogWDGConfig>
 8003424:	2800      	cmp	r0, #0
 8003426:	f040 8300 	bne.w	8003a2a <main+0x882>
  sConfig.OffsetSignedSaturation = DISABLE;
 800342a:	f88d 00e1 	strb.w	r0, [sp, #225]	; 0xe1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800342e:	a932      	add	r1, sp, #200	; 0xc8
 8003430:	4658      	mov	r0, fp
  sConfig.Channel = ADC_CHANNEL_5;
 8003432:	ed9f ab37 	vldr	d10, [pc, #220]	; 8003510 <main+0x368>
 8003436:	ed9f 9b38 	vldr	d9, [pc, #224]	; 8003518 <main+0x370>
 800343a:	ed9f 8b39 	vldr	d8, [pc, #228]	; 8003520 <main+0x378>
 800343e:	ed8d ab32 	vstr	d10, [sp, #200]	; 0xc8
 8003442:	ed8d 9b34 	vstr	d9, [sp, #208]	; 0xd0
 8003446:	ed8d 8b36 	vstr	d8, [sp, #216]	; 0xd8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800344a:	f001 f98d 	bl	8004768 <HAL_ADC_ConfigChannel>
 800344e:	2800      	cmp	r0, #0
 8003450:	f040 82eb 	bne.w	8003a2a <main+0x882>
  hadc2.Instance = ADC2;
 8003454:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 8003550 <main+0x3a8>
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003458:	2304      	movs	r3, #4
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800345a:	901e      	str	r0, [sp, #120]	; 0x78
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800345c:	f8cb 3010 	str.w	r3, [fp, #16]
  hadc2.Instance = ADC2;
 8003460:	4b38      	ldr	r3, [pc, #224]	; (8003544 <main+0x39c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8003462:	902a      	str	r0, [sp, #168]	; 0xa8
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003464:	9023      	str	r0, [sp, #140]	; 0x8c
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003466:	f8cb 000c 	str.w	r0, [fp, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800346a:	f88b 001c 	strb.w	r0, [fp, #28]
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800346e:	f8cb 002c 	str.w	r0, [fp, #44]	; 0x2c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003472:	f8cb 0034 	str.w	r0, [fp, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8003476:	f88b 0038 	strb.w	r0, [fp, #56]	; 0x38
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800347a:	f8ab 6014 	strh.w	r6, [fp, #20]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800347e:	f8cb 7030 	str.w	r7, [fp, #48]	; 0x30
  hadc2.Init.NbrOfConversion = 1;
 8003482:	f8cb 5018 	str.w	r5, [fp, #24]
  hadc2.Instance = ADC2;
 8003486:	f8cb 3000 	str.w	r3, [fp]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800348a:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
 800348e:	e9cd 0021 	strd	r0, r0, [sp, #132]	; 0x84
  ADC_ChannelConfTypeDef sConfig = {0};
 8003492:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
 8003496:	e9cd 002d 	strd	r0, r0, [sp, #180]	; 0xb4
 800349a:	e9cd 002f 	strd	r0, r0, [sp, #188]	; 0xbc
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800349e:	4658      	mov	r0, fp
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80034a0:	e9cb a901 	strd	sl, r9, [fp, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80034a4:	f001 fe96 	bl	80051d4 <HAL_ADC_Init>
 80034a8:	2800      	cmp	r0, #0
 80034aa:	f040 82be 	bne.w	8003a2a <main+0x882>
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80034ae:	a91e      	add	r1, sp, #120	; 0x78
 80034b0:	4658      	mov	r0, fp
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80034b2:	9420      	str	r4, [sp, #128]	; 0x80
  AnalogWDGConfig.ITMode = ENABLE;
 80034b4:	f88d 5084 	strb.w	r5, [sp, #132]	; 0x84
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80034b8:	ed8d cb1e 	vstr	d12, [sp, #120]	; 0x78
  AnalogWDGConfig.HighThreshold = 4094;
 80034bc:	ed8d bb22 	vstr	d11, [sp, #136]	; 0x88
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80034c0:	f001 fb82 	bl	8004bc8 <HAL_ADC_AnalogWDGConfig>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2800      	cmp	r0, #0
 80034c8:	f040 82af 	bne.w	8003a2a <main+0x882>
 80034cc:	e042      	b.n	8003554 <main+0x3ac>
 80034ce:	bf00      	nop
	...
 80034d8:	00000c00 	.word	0x00000c00
 80034dc:	00000001 	.word	0x00000001
 80034e0:	00000002 	.word	0x00000002
 80034e4:	00000000 	.word	0x00000000
 80034e8:	00000200 	.word	0x00000200
 80034ec:	00000002 	.word	0x00000002
 80034f0:	00000000 	.word	0x00000000
 80034f4:	00000003 	.word	0x00000003
 80034f8:	00000100 	.word	0x00000100
 80034fc:	00000001 	.word	0x00000001
 8003500:	7dc00000 	.word	0x7dc00000
 8003504:	00c00000 	.word	0x00c00000
 8003508:	00000ffe 	.word	0x00000ffe
 800350c:	00000001 	.word	0x00000001
 8003510:	14f00020 	.word	0x14f00020
 8003514:	00000006 	.word	0x00000006
 8003518:	00000000 	.word	0x00000000
 800351c:	000007ff 	.word	0x000007ff
 8003520:	00000004 	.word	0x00000004
 8003524:	00000000 	.word	0x00000000
 8003528:	e000ed00 	.word	0xe000ed00
 800352c:	58020400 	.word	0x58020400
 8003530:	58020c00 	.word	0x58020c00
 8003534:	58020000 	.word	0x58020000
 8003538:	58020800 	.word	0x58020800
 800353c:	40022000 	.word	0x40022000
 8003540:	14f00020 	.word	0x14f00020
 8003544:	40022100 	.word	0x40022100
 8003548:	58024400 	.word	0x58024400
 800354c:	2400c25c 	.word	0x2400c25c
 8003550:	2400c2c0 	.word	0x2400c2c0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003554:	a92a      	add	r1, sp, #168	; 0xa8
 8003556:	4658      	mov	r0, fp
  sConfig.OffsetSignedSaturation = DISABLE;
 8003558:	f88d 30c1 	strb.w	r3, [sp, #193]	; 0xc1
  sConfig.Channel = ADC_CHANNEL_5;
 800355c:	ed8d ab2a 	vstr	d10, [sp, #168]	; 0xa8
 8003560:	ed8d 9b2c 	vstr	d9, [sp, #176]	; 0xb0
 8003564:	ed8d 8b2e 	vstr	d8, [sp, #184]	; 0xb8
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003568:	f001 f8fe 	bl	8004768 <HAL_ADC_ConfigChannel>
 800356c:	4601      	mov	r1, r0
 800356e:	2800      	cmp	r0, #0
 8003570:	f040 825b 	bne.w	8003a2a <main+0x882>
  DAC_ChannelConfTypeDef sConfig = {0};
 8003574:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8003576:	4cc4      	ldr	r4, [pc, #784]	; (8003888 <main+0x6e0>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8003578:	a844      	add	r0, sp, #272	; 0x110
 800357a:	f00b f905 	bl	800e788 <memset>
  hdac1.Instance = DAC1;
 800357e:	4bc3      	ldr	r3, [pc, #780]	; (800388c <main+0x6e4>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003580:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8003582:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003584:	f002 f8e8 	bl	8005758 <HAL_DAC_Init>
 8003588:	4602      	mov	r2, r0
 800358a:	2800      	cmp	r0, #0
 800358c:	f040 824d 	bne.w	8003a2a <main+0x882>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003590:	2101      	movs	r1, #1
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003592:	9048      	str	r0, [sp, #288]	; 0x120
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003594:	2000      	movs	r0, #0
 8003596:	2600      	movs	r6, #0
 8003598:	2716      	movs	r7, #22
 800359a:	e9cd 0146 	strd	r0, r1, [sp, #280]	; 0x118
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800359e:	a944      	add	r1, sp, #272	; 0x110
 80035a0:	4620      	mov	r0, r4
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80035a2:	e9cd 6744 	strd	r6, r7, [sp, #272]	; 0x110
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80035a6:	f002 fa17 	bl	80059d8 <HAL_DAC_ConfigChannel>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2800      	cmp	r0, #0
 80035ae:	f040 823c 	bne.w	8003a2a <main+0x882>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80035b2:	2210      	movs	r2, #16
 80035b4:	a944      	add	r1, sp, #272	; 0x110
 80035b6:	4620      	mov	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80035b8:	9345      	str	r3, [sp, #276]	; 0x114
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80035ba:	f002 fa0d 	bl	80059d8 <HAL_DAC_ConfigChannel>
 80035be:	2800      	cmp	r0, #0
 80035c0:	f040 8233 	bne.w	8003a2a <main+0x882>
  hlptim2.Instance = LPTIM2;
 80035c4:	48b2      	ldr	r0, [pc, #712]	; (8003890 <main+0x6e8>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80035c6:	2300      	movs	r3, #0
  hlptim2.Instance = LPTIM2;
 80035c8:	4ab2      	ldr	r2, [pc, #712]	; (8003894 <main+0x6ec>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80035ca:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80035ce:	6303      	str	r3, [r0, #48]	; 0x30
  hlptim2.Instance = LPTIM2;
 80035d0:	6002      	str	r2, [r0, #0]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80035d2:	2200      	movs	r2, #0
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80035d4:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80035d6:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80035da:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80035de:	2300      	movs	r3, #0
 80035e0:	e9c0 2308 	strd	r2, r3, [r0, #32]
 80035e4:	2300      	movs	r3, #0
 80035e6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80035ea:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80035ee:	f003 fe87 	bl	8007300 <HAL_LPTIM_Init>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2800      	cmp	r0, #0
 80035f6:	f040 8218 	bne.w	8003a2a <main+0x882>
  htim6.Instance = TIM6;
 80035fa:	4ca7      	ldr	r4, [pc, #668]	; (8003898 <main+0x6f0>)
  htim6.Init.Period = 8191;
 80035fc:	f641 72ff 	movw	r2, #8191	; 0x1fff
  htim6.Instance = TIM6;
 8003600:	49a6      	ldr	r1, [pc, #664]	; (800389c <main+0x6f4>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003602:	9017      	str	r0, [sp, #92]	; 0x5c
  htim6.Init.Period = 8191;
 8003604:	e9c4 0202 	strd	r0, r2, [r4, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003608:	2280      	movs	r2, #128	; 0x80
  htim6.Init.Prescaler = 0;
 800360a:	e9c4 1000 	strd	r1, r0, [r4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800360e:	4620      	mov	r0, r4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003610:	61a2      	str	r2, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003612:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003616:	f006 fcb1 	bl	8009f7c <HAL_TIM_Base_Init>
 800361a:	4603      	mov	r3, r0
 800361c:	2800      	cmp	r0, #0
 800361e:	f040 8204 	bne.w	8003a2a <main+0x882>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003622:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003624:	a917      	add	r1, sp, #92	; 0x5c
 8003626:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003628:	9319      	str	r3, [sp, #100]	; 0x64
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800362a:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800362c:	f007 f8e0 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003630:	4603      	mov	r3, r0
 8003632:	2800      	cmp	r0, #0
 8003634:	f040 81f9 	bne.w	8003a2a <main+0x882>
  huart3.Instance = USART3;
 8003638:	4c99      	ldr	r4, [pc, #612]	; (80038a0 <main+0x6f8>)
  huart3.Init.BaudRate = 115200;
 800363a:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Instance = USART3;
 800363e:	4999      	ldr	r1, [pc, #612]	; (80038a4 <main+0x6fc>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003640:	4620      	mov	r0, r4
  huart3.Init.BaudRate = 115200;
 8003642:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003646:	220c      	movs	r2, #12
  huart3.Init.Parity = UART_PARITY_NONE;
 8003648:	e9c4 3303 	strd	r3, r3, [r4, #12]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800364c:	e9c4 2305 	strd	r2, r3, [r4, #20]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003650:	e9c4 3307 	strd	r3, r3, [r4, #28]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003654:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003658:	f007 fe5c 	bl	800b314 <HAL_UART_Init>
 800365c:	4601      	mov	r1, r0
 800365e:	2800      	cmp	r0, #0
 8003660:	f040 81e3 	bne.w	8003a2a <main+0x882>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003664:	4620      	mov	r0, r4
 8003666:	f007 fee5 	bl	800b434 <HAL_UARTEx_SetTxFifoThreshold>
 800366a:	4601      	mov	r1, r0
 800366c:	2800      	cmp	r0, #0
 800366e:	f040 81dc 	bne.w	8003a2a <main+0x882>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003672:	4620      	mov	r0, r4
 8003674:	f007 ff20 	bl	800b4b8 <HAL_UARTEx_SetRxFifoThreshold>
 8003678:	2800      	cmp	r0, #0
 800367a:	f040 81d6 	bne.w	8003a2a <main+0x882>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800367e:	4620      	mov	r0, r4
 8003680:	f007 feba 	bl	800b3f8 <HAL_UARTEx_DisableFifoMode>
 8003684:	4604      	mov	r4, r0
 8003686:	2800      	cmp	r0, #0
 8003688:	f040 81cf 	bne.w	8003a2a <main+0x882>
  MX_USB_DEVICE_Init();
 800368c:	f009 fc12 	bl	800ceb4 <MX_USB_DEVICE_Init>
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003690:	2001      	movs	r0, #1
 8003692:	2102      	movs	r1, #2
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003694:	2301      	movs	r3, #1
  htim4.Instance = TIM4;
 8003696:	4d84      	ldr	r5, [pc, #528]	; (80038a8 <main+0x700>)
 8003698:	4a84      	ldr	r2, [pc, #528]	; (80038ac <main+0x704>)
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800369a:	933c      	str	r3, [sp, #240]	; 0xf0
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800369c:	9340      	str	r3, [sp, #256]	; 0x100
  sConfig.IC2Filter = 8;
 800369e:	2308      	movs	r3, #8
  TIM_Encoder_InitTypeDef sConfig = {0};
 80036a0:	943d      	str	r4, [sp, #244]	; 0xf4
  sConfig.IC2Filter = 8;
 80036a2:	9342      	str	r3, [sp, #264]	; 0x108
  TIM_Encoder_InitTypeDef sConfig = {0};
 80036a4:	9441      	str	r4, [sp, #260]	; 0x104
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a6:	9414      	str	r4, [sp, #80]	; 0x50
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036a8:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036aa:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80036ac:	e9cd 013a 	strd	r0, r1, [sp, #232]	; 0xe8
  sConfig.IC1Filter = 8;
 80036b0:	2008      	movs	r0, #8
 80036b2:	2102      	movs	r1, #2
 80036b4:	e9cd 013e 	strd	r0, r1, [sp, #248]	; 0xf8
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80036b8:	a93a      	add	r1, sp, #232	; 0xe8
 80036ba:	4628      	mov	r0, r5
  htim4.Init.Prescaler = 0;
 80036bc:	e9c5 2400 	strd	r2, r4, [r5]
  htim4.Init.Period = 65535;
 80036c0:	e9c5 4602 	strd	r4, r6, [r5, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036c4:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80036c8:	f006 fdc2 	bl	800a250 <HAL_TIM_Encoder_Init>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2800      	cmp	r0, #0
 80036d0:	f040 81ab 	bne.w	8003a2a <main+0x882>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80036d4:	a914      	add	r1, sp, #80	; 0x50
 80036d6:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036d8:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036da:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80036dc:	f007 f888 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2800      	cmp	r0, #0
 80036e4:	f040 81a1 	bne.w	8003a2a <main+0x882>
  htim7.Instance = TIM7;
 80036e8:	4c71      	ldr	r4, [pc, #452]	; (80038b0 <main+0x708>)
  htim7.Init.Period = 8192;
 80036ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  htim7.Instance = TIM7;
 80036ee:	4971      	ldr	r1, [pc, #452]	; (80038b4 <main+0x70c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f0:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80036f2:	4620      	mov	r0, r4
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036f4:	61a3      	str	r3, [r4, #24]
  htim7.Init.Prescaler = 0;
 80036f6:	e9c4 1300 	strd	r1, r3, [r4]
  htim7.Init.Period = 8192;
 80036fa:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036fe:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003702:	f006 fc3b 	bl	8009f7c <HAL_TIM_Base_Init>
 8003706:	2800      	cmp	r0, #0
 8003708:	f040 818f 	bne.w	8003a2a <main+0x882>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800370c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800370e:	a911      	add	r1, sp, #68	; 0x44
 8003710:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003712:	9311      	str	r3, [sp, #68]	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003714:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003716:	f007 f86b 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 800371a:	4603      	mov	r3, r0
 800371c:	2800      	cmp	r0, #0
 800371e:	f040 8184 	bne.w	8003a2a <main+0x882>
  htim7.Instance = TIM7;
 8003722:	4964      	ldr	r1, [pc, #400]	; (80038b4 <main+0x70c>)
   htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8003724:	f247 5230 	movw	r2, #30000	; 0x7530
   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003728:	61a3      	str	r3, [r4, #24]
  htim7.Instance = TIM7;
 800372a:	6021      	str	r1, [r4, #0]
   htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 800372c:	60e2      	str	r2, [r4, #12]
   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372e:	e9c4 0001 	strd	r0, r0, [r4, #4]
   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003732:	4620      	mov	r0, r4
 8003734:	f006 fc22 	bl	8009f7c <HAL_TIM_Base_Init>
 8003738:	4603      	mov	r3, r0
 800373a:	2800      	cmp	r0, #0
 800373c:	f040 8175 	bne.w	8003a2a <main+0x882>
   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003740:	a911      	add	r1, sp, #68	; 0x44
 8003742:	4620      	mov	r0, r4
   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003744:	9311      	str	r3, [sp, #68]	; 0x44
   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003746:	9313      	str	r3, [sp, #76]	; 0x4c
   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003748:	f007 f852 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 800374c:	4603      	mov	r3, r0
 800374e:	2800      	cmp	r0, #0
 8003750:	f040 816b 	bne.w	8003a2a <main+0x882>
  htim2.Instance = TIM2;
 8003754:	4c58      	ldr	r4, [pc, #352]	; (80038b8 <main+0x710>)
 8003756:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  htim2.Init.Period = 10000;
 800375a:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800375e:	901a      	str	r0, [sp, #104]	; 0x68
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003760:	900e      	str	r0, [sp, #56]	; 0x38
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003762:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003764:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003766:	931d      	str	r3, [sp, #116]	; 0x74
  htim2.Init.Prescaler = 0;
 8003768:	e9c4 6000 	strd	r6, r0, [r4]
  htim2.Init.Period = 10000;
 800376c:	e9c4 0202 	strd	r0, r2, [r4, #8]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003770:	4620      	mov	r0, r4
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003772:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003776:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800377a:	f006 fbff 	bl	8009f7c <HAL_TIM_Base_Init>
 800377e:	2800      	cmp	r0, #0
 8003780:	f040 8153 	bne.w	8003a2a <main+0x882>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003784:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003788:	a91a      	add	r1, sp, #104	; 0x68
 800378a:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800378c:	951a      	str	r5, [sp, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800378e:	f006 fea3 	bl	800a4d8 <HAL_TIM_ConfigClockSource>
 8003792:	2800      	cmp	r0, #0
 8003794:	f040 8149 	bne.w	8003a2a <main+0x882>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003798:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800379a:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800379c:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800379e:	4620      	mov	r0, r4
 80037a0:	f007 f826 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 80037a4:	2800      	cmp	r0, #0
 80037a6:	f040 8140 	bne.w	8003a2a <main+0x882>
    htim2.Init.Period = 15000;
 80037aa:	f643 2398 	movw	r3, #15000	; 0x3a98
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ae:	60a0      	str	r0, [r4, #8]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037b0:	6120      	str	r0, [r4, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037b2:	61a0      	str	r0, [r4, #24]
    htim2.Init.Period = 15000;
 80037b4:	60e3      	str	r3, [r4, #12]
    htim2.Init.Prescaler = 0;
 80037b6:	e9c4 6000 	strd	r6, r0, [r4]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037ba:	4620      	mov	r0, r4
 80037bc:	f006 fbde 	bl	8009f7c <HAL_TIM_Base_Init>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	f040 8132 	bne.w	8003a2a <main+0x882>
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037c6:	a91a      	add	r1, sp, #104	; 0x68
 80037c8:	4620      	mov	r0, r4
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037ca:	951a      	str	r5, [sp, #104]	; 0x68
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037cc:	f006 fe84 	bl	800a4d8 <HAL_TIM_ConfigClockSource>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2800      	cmp	r0, #0
 80037d4:	f040 8129 	bne.w	8003a2a <main+0x882>
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037d8:	a90e      	add	r1, sp, #56	; 0x38
 80037da:	4620      	mov	r0, r4
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037dc:	930e      	str	r3, [sp, #56]	; 0x38
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037de:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037e0:	f007 f806 	bl	800a7f0 <HAL_TIMEx_MasterConfigSynchronization>
 80037e4:	2800      	cmp	r0, #0
 80037e6:	f040 8120 	bne.w	8003a2a <main+0x882>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80037ea:	4b34      	ldr	r3, [pc, #208]	; (80038bc <main+0x714>)
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	03d9      	lsls	r1, r3, #15
 80037f0:	d426      	bmi.n	8003840 <main+0x698>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80037f2:	4832      	ldr	r0, [pc, #200]	; (80038bc <main+0x714>)
 80037f4:	2300      	movs	r3, #0
 80037f6:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80037fa:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80037fe:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003802:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003806:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800380a:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 800380e:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003810:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003814:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003816:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 800381a:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800381c:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	d1f8      	bne.n	8003816 <main+0x66e>
    } while(sets-- != 0U);
 8003824:	3c20      	subs	r4, #32
 8003826:	f114 0f20 	cmn.w	r4, #32
 800382a:	d1f1      	bne.n	8003810 <main+0x668>
 800382c:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003830:	6943      	ldr	r3, [r0, #20]
 8003832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003836:	6143      	str	r3, [r0, #20]
 8003838:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800383c:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 8003840:	f7ff fc8a 	bl	8003158 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8003844:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8003848:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800384c:	481c      	ldr	r0, [pc, #112]	; (80038c0 <main+0x718>)
 800384e:	f001 fdcf 	bl	80053f0 <HAL_ADCEx_Calibration_Start>
 8003852:	2800      	cmp	r0, #0
 8003854:	f040 80e9 	bne.w	8003a2a <main+0x882>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8003858:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800385c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003860:	4818      	ldr	r0, [pc, #96]	; (80038c4 <main+0x71c>)
 8003862:	f001 fdc5 	bl	80053f0 <HAL_ADCEx_Calibration_Start>
 8003866:	4604      	mov	r4, r0
 8003868:	2800      	cmp	r0, #0
 800386a:	f040 80de 	bne.w	8003a2a <main+0x882>
	HAL_Delay(1);
 800386e:	2001      	movs	r0, #1
	volume= 0.1;
 8003870:	4e15      	ldr	r6, [pc, #84]	; (80038c8 <main+0x720>)
	HAL_Delay(1);
 8003872:	f000 fda9 	bl	80043c8 <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8003876:	4621      	mov	r1, r4
 8003878:	480b      	ldr	r0, [pc, #44]	; (80038a8 <main+0x700>)
	AMindex  = LSBindex = 1;
 800387a:	2501      	movs	r5, #1
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 800387c:	f006 fdcc 	bl	800a418 <HAL_TIM_Encoder_Start>
	volume= 0.1;
 8003880:	4b12      	ldr	r3, [pc, #72]	; (80038cc <main+0x724>)
	LED_GREEN_ON;
 8003882:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003886:	e023      	b.n	80038d0 <main+0x728>
 8003888:	2400c328 	.word	0x2400c328
 800388c:	40007400 	.word	0x40007400
 8003890:	2400c430 	.word	0x2400c430
 8003894:	58002400 	.word	0x58002400
 8003898:	2400c500 	.word	0x2400c500
 800389c:	40001000 	.word	0x40001000
 80038a0:	2400c598 	.word	0x2400c598
 80038a4:	40004800 	.word	0x40004800
 80038a8:	2400c4b4 	.word	0x2400c4b4
 80038ac:	40000800 	.word	0x40000800
 80038b0:	2400c54c 	.word	0x2400c54c
 80038b4:	40001400 	.word	0x40001400
 80038b8:	2400c468 	.word	0x2400c468
 80038bc:	e000ed00 	.word	0xe000ed00
 80038c0:	2400c25c 	.word	0x2400c25c
 80038c4:	2400c2c0 	.word	0x2400c2c0
 80038c8:	3dcccccd 	.word	0x3dcccccd
 80038cc:	2400d7ec 	.word	0x2400d7ec
 80038d0:	486f      	ldr	r0, [pc, #444]	; (8003a90 <main+0x8e8>)
 80038d2:	2201      	movs	r2, #1
	volume= 0.1;
 80038d4:	601e      	str	r6, [r3, #0]
	LED_GREEN_ON;
 80038d6:	f003 fd01 	bl	80072dc <HAL_GPIO_WritePin>
	LED_GREEN_OFF;
 80038da:	4622      	mov	r2, r4
 80038dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038e0:	486b      	ldr	r0, [pc, #428]	; (8003a90 <main+0x8e8>)
 80038e2:	f003 fcfb 	bl	80072dc <HAL_GPIO_WritePin>
	SetFstep(2);
 80038e6:	2002      	movs	r0, #2
 80038e8:	f7fd fa12 	bl	8000d10 <SetFstep>
	cwpitch = CWPITCH;
 80038ec:	4b69      	ldr	r3, [pc, #420]	; (8003a94 <main+0x8ec>)
 80038ee:	4a6a      	ldr	r2, [pc, #424]	; (8003a98 <main+0x8f0>)
	meanavg = 0.f;
 80038f0:	2100      	movs	r1, #0
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 80038f2:	4f6a      	ldr	r7, [pc, #424]	; (8003a9c <main+0x8f4>)
	CarrierEnable(0);
 80038f4:	4620      	mov	r0, r4
	cwpitch = CWPITCH;
 80038f6:	601a      	str	r2, [r3, #0]
	meanavg = 0.f;
 80038f8:	4a69      	ldr	r2, [pc, #420]	; (8003aa0 <main+0x8f8>)
	os_time = 0;
 80038fa:	4b6a      	ldr	r3, [pc, #424]	; (8003aa4 <main+0x8fc>)
	meanavg = 0.f;
 80038fc:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 80038fe:	4a6a      	ldr	r2, [pc, #424]	; (8003aa8 <main+0x900>)
 8003900:	496a      	ldr	r1, [pc, #424]	; (8003aac <main+0x904>)
	os_time = 0;
 8003902:	601c      	str	r4, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8003904:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8003906:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 800390a:	4a69      	ldr	r2, [pc, #420]	; (8003ab0 <main+0x908>)
	AGC_decay[Fast] = 0.9995f;
 800390c:	4b69      	ldr	r3, [pc, #420]	; (8003ab4 <main+0x90c>)
	Muted   = false;
 800390e:	7014      	strb	r4, [r2, #0]
	AMindex  = LSBindex = 1;
 8003910:	4a69      	ldr	r2, [pc, #420]	; (8003ab8 <main+0x910>)
 8003912:	8015      	strh	r5, [r2, #0]
 8003914:	4a69      	ldr	r2, [pc, #420]	; (8003abc <main+0x914>)
 8003916:	8015      	strh	r5, [r2, #0]
	USBindex = CWindex  = 1;
 8003918:	4a69      	ldr	r2, [pc, #420]	; (8003ac0 <main+0x918>)
 800391a:	8015      	strh	r5, [r2, #0]
 800391c:	4a69      	ldr	r2, [pc, #420]	; (8003ac4 <main+0x91c>)
 800391e:	8015      	strh	r5, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8003920:	4a69      	ldr	r2, [pc, #420]	; (8003ac8 <main+0x920>)
 8003922:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 8003924:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 8003928:	4a68      	ldr	r2, [pc, #416]	; (8003acc <main+0x924>)
 800392a:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 800392c:	4a68      	ldr	r2, [pc, #416]	; (8003ad0 <main+0x928>)
 800392e:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8003930:	4a68      	ldr	r2, [pc, #416]	; (8003ad4 <main+0x92c>)
 8003932:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 8003934:	4b68      	ldr	r3, [pc, #416]	; (8003ad8 <main+0x930>)
 8003936:	4a69      	ldr	r2, [pc, #420]	; (8003adc <main+0x934>)
 8003938:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 800393a:	4b69      	ldr	r3, [pc, #420]	; (8003ae0 <main+0x938>)
 800393c:	4a69      	ldr	r2, [pc, #420]	; (8003ae4 <main+0x93c>)
 800393e:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 8003940:	4a69      	ldr	r2, [pc, #420]	; (8003ae8 <main+0x940>)
 8003942:	4b6a      	ldr	r3, [pc, #424]	; (8003aec <main+0x944>)
 8003944:	601a      	str	r2, [r3, #0]
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8003946:	4b6a      	ldr	r3, [pc, #424]	; (8003af0 <main+0x948>)
 8003948:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 800394a:	f7ff fad9 	bl	8002f00 <CarrierEnable>
	TXSwitch(0);
 800394e:	4620      	mov	r0, r4
 8003950:	f7ff fa72 	bl	8002e38 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8003954:	4a67      	ldr	r2, [pc, #412]	; (8003af4 <main+0x94c>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8003956:	231a      	movs	r3, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003958:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800395c:	4966      	ldr	r1, [pc, #408]	; (8003af8 <main+0x950>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800395e:	9303      	str	r3, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003960:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 8003964:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003966:	eddf 6a65 	vldr	s13, [pc, #404]	; 8003afc <main+0x954>
	__HAL_RCC_PLL2_DISABLE();
 800396a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
	CWThreshold = 0.1;
 800396e:	4864      	ldr	r0, [pc, #400]	; (8003b00 <main+0x958>)
	__HAL_RCC_PLL2_DISABLE();
 8003970:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003972:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003974:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800397c:	ed9f 5b42 	vldr	d5, [pc, #264]	; 8003a88 <main+0x8e0>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003980:	6293      	str	r3, [r2, #40]	; 0x28
 8003982:	9b03      	ldr	r3, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003984:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003988:	3b01      	subs	r3, #1
 800398a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800398e:	4319      	orrs	r1, r3
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003990:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003994:	6391      	str	r1, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8003996:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003998:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 800399c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039a0:	6013      	str	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80039a2:	4b58      	ldr	r3, [pc, #352]	; (8003b04 <main+0x95c>)
	CWThreshold = 0.1;
 80039a4:	6006      	str	r6, [r0, #0]
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80039a6:	f44f 6600 	mov.w	r6, #2048	; 0x800
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80039aa:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80039ae:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 80039b2:	f7fe fa17 	bl	8001de4 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80039b6:	4954      	ldr	r1, [pc, #336]	; (8003b08 <main+0x960>)
 80039b8:	2204      	movs	r2, #4
 80039ba:	4f54      	ldr	r7, [pc, #336]	; (8003b0c <main+0x964>)
 80039bc:	4b54      	ldr	r3, [pc, #336]	; (8003b10 <main+0x968>)
 80039be:	4855      	ldr	r0, [pc, #340]	; (8003b14 <main+0x96c>)
 80039c0:	e9cd 1600 	strd	r1, r6, [sp]
 80039c4:	2140      	movs	r1, #64	; 0x40
 80039c6:	f00a f943 	bl	800dc50 <arm_fir_decimate_init_f32>
 80039ca:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 80039cc:	b100      	cbz	r0, 80039d0 <main+0x828>
 80039ce:	e7fe      	b.n	80039ce <main+0x826>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 80039d0:	4a51      	ldr	r2, [pc, #324]	; (8003b18 <main+0x970>)
 80039d2:	2140      	movs	r1, #64	; 0x40
 80039d4:	4b4e      	ldr	r3, [pc, #312]	; (8003b10 <main+0x968>)
 80039d6:	4851      	ldr	r0, [pc, #324]	; (8003b1c <main+0x974>)
 80039d8:	e9cd 2600 	strd	r2, r6, [sp]
 80039dc:	2204      	movs	r2, #4
 80039de:	f00a f937 	bl	800dc50 <arm_fir_decimate_init_f32>
 80039e2:	4604      	mov	r4, r0
 80039e4:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 80039e6:	bb10      	cbnz	r0, 8003a2e <main+0x886>
	Load_Presets();
 80039e8:	f7fc ffba 	bl	8000960 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 80039ec:	4628      	mov	r0, r5
 80039ee:	f7fd f89d 	bl	8000b2c <Tune_Preset>
	keyerState = IDLE;
 80039f2:	4b4b      	ldr	r3, [pc, #300]	; (8003b20 <main+0x978>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80039f4:	2710      	movs	r7, #16
	keyer_speed = 15;
 80039f6:	200f      	movs	r0, #15
	keyerState = IDLE;
 80039f8:	701c      	strb	r4, [r3, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 80039fa:	4b4a      	ldr	r3, [pc, #296]	; (8003b24 <main+0x97c>)
 80039fc:	701f      	strb	r7, [r3, #0]
	keyer_speed = 15;
 80039fe:	4b4a      	ldr	r3, [pc, #296]	; (8003b28 <main+0x980>)
 8003a00:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 8003a02:	f7fc fe47 	bl	8000694 <loadWPM>
	keyer_mode = 1; //->  iambic
 8003a06:	4b49      	ldr	r3, [pc, #292]	; (8003b2c <main+0x984>)
	txdelay = 10;
 8003a08:	210a      	movs	r1, #10
 8003a0a:	4a49      	ldr	r2, [pc, #292]	; (8003b30 <main+0x988>)
	keyer_mode = 1; //->  iambic
 8003a0c:	701d      	strb	r5, [r3, #0]
	keyer_swap = 0; //->  DI/DAH
 8003a0e:	4b49      	ldr	r3, [pc, #292]	; (8003b34 <main+0x98c>)
	txdelay = 10;
 8003a10:	7011      	strb	r1, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 8003a12:	701c      	strb	r4, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 8003a14:	4b48      	ldr	r3, [pc, #288]	; (8003b38 <main+0x990>)
 8003a16:	601e      	str	r6, [r3, #0]
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 8003a18:	f7fe fc66 	bl	80022e8 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 8003a1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a20:	4946      	ldr	r1, [pc, #280]	; (8003b3c <main+0x994>)
 8003a22:	4847      	ldr	r0, [pc, #284]	; (8003b40 <main+0x998>)
 8003a24:	f001 fd36 	bl	8005494 <HAL_ADCEx_MultiModeStart_DMA>
 8003a28:	b110      	cbz	r0, 8003a30 <main+0x888>
    Error_Handler();
 8003a2a:	f7ff fac7 	bl	8002fbc <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 8003a2e:	e7fe      	b.n	8003a2e <main+0x886>
	 if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 8003a30:	4844      	ldr	r0, [pc, #272]	; (8003b44 <main+0x99c>)
 8003a32:	f006 fbb1 	bl	800a198 <HAL_TIM_Base_Start_IT>
 8003a36:	4604      	mov	r4, r0
 8003a38:	2800      	cmp	r0, #0
 8003a3a:	d1f6      	bne.n	8003a2a <main+0x882>
	HAL_TIM_Base_Start(&htim6);
 8003a3c:	4842      	ldr	r0, [pc, #264]	; (8003b48 <main+0x9a0>)
 8003a3e:	f006 fb53 	bl	800a0e8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 8003a42:	4842      	ldr	r0, [pc, #264]	; (8003b4c <main+0x9a4>)
 8003a44:	f006 fb50 	bl	800a0e8 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003a48:	4621      	mov	r1, r4
 8003a4a:	4841      	ldr	r0, [pc, #260]	; (8003b50 <main+0x9a8>)
 8003a4c:	f001 fe9a 	bl	8005784 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8003a50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a54:	4a3f      	ldr	r2, [pc, #252]	; (8003b54 <main+0x9ac>)
 8003a56:	4621      	mov	r1, r4
 8003a58:	483d      	ldr	r0, [pc, #244]	; (8003b50 <main+0x9a8>)
 8003a5a:	9400      	str	r4, [sp, #0]
 8003a5c:	f001 fec6 	bl	80057ec <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8003a60:	4620      	mov	r0, r4
 8003a62:	f000 fcc9 	bl	80043f8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8003a66:	4639      	mov	r1, r7
 8003a68:	4839      	ldr	r0, [pc, #228]	; (8003b50 <main+0x9a8>)
 8003a6a:	f001 fe8b 	bl	8005784 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 8003a6e:	4623      	mov	r3, r4
 8003a70:	4622      	mov	r2, r4
 8003a72:	4639      	mov	r1, r7
 8003a74:	4836      	ldr	r0, [pc, #216]	; (8003b50 <main+0x9a8>)
 8003a76:	f001 ff45 	bl	8005904 <HAL_DAC_SetValue>
		UserInput();
 8003a7a:	f7fe fe7d 	bl	8002778 <UserInput>
		HAL_Delay(100);
 8003a7e:	2064      	movs	r0, #100	; 0x64
 8003a80:	f000 fca2 	bl	80043c8 <HAL_Delay>
		if (ubADCDualConversionComplete == RESET)
 8003a84:	e7f9      	b.n	8003a7a <main+0x8d2>
 8003a86:	bf00      	nop
 8003a88:	5d4716d0 	.word	0x5d4716d0
 8003a8c:	3feffff5 	.word	0x3feffff5
 8003a90:	58020400 	.word	0x58020400
 8003a94:	24009a54 	.word	0x24009a54
 8003a98:	44228000 	.word	0x44228000
 8003a9c:	240070ac 	.word	0x240070ac
 8003aa0:	2400c638 	.word	0x2400c638
 8003aa4:	2400c65c 	.word	0x2400c65c
 8003aa8:	240070a4 	.word	0x240070a4
 8003aac:	3f7cac08 	.word	0x3f7cac08
 8003ab0:	2400709c 	.word	0x2400709c
 8003ab4:	24001640 	.word	0x24001640
 8003ab8:	24007094 	.word	0x24007094
 8003abc:	24001648 	.word	0x24001648
 8003ac0:	24001e68 	.word	0x24001e68
 8003ac4:	24007110 	.word	0x24007110
 8003ac8:	24009a50 	.word	0x24009a50
 8003acc:	24009a40 	.word	0x24009a40
 8003ad0:	3f7fdf3b 	.word	0x3f7fdf3b
 8003ad4:	3f7ffcb9 	.word	0x3f7ffcb9
 8003ad8:	24006080 	.word	0x24006080
 8003adc:	001e0002 	.word	0x001e0002
 8003ae0:	2400164c 	.word	0x2400164c
 8003ae4:	3949539c 	.word	0x3949539c
 8003ae8:	3ca3d70a 	.word	0x3ca3d70a
 8003aec:	2400c660 	.word	0x2400c660
 8003af0:	4af42400 	.word	0x4af42400
 8003af4:	58024400 	.word	0x58024400
 8003af8:	01012e00 	.word	0x01012e00
 8003afc:	3b800000 	.word	0x3b800000
 8003b00:	24001e64 	.word	0x24001e64
 8003b04:	24001e60 	.word	0x24001e60
 8003b08:	24003f80 	.word	0x24003f80
 8003b0c:	24009a44 	.word	0x24009a44
 8003b10:	240000ec 	.word	0x240000ec
 8003b14:	240070c0 	.word	0x240070c0
 8003b18:	24001e84 	.word	0x24001e84
 8003b1c:	240070b4 	.word	0x240070b4
 8003b20:	2400c629 	.word	0x2400c629
 8003b24:	2400c628 	.word	0x2400c628
 8003b28:	2400c62c 	.word	0x2400c62c
 8003b2c:	2400c62a 	.word	0x2400c62a
 8003b30:	2400d7e9 	.word	0x2400d7e9
 8003b34:	2400c630 	.word	0x2400c630
 8003b38:	24007108 	.word	0x24007108
 8003b3c:	24009240 	.word	0x24009240
 8003b40:	2400c25c 	.word	0x2400c25c
 8003b44:	2400c54c 	.word	0x2400c54c
 8003b48:	2400c500 	.word	0x2400c500
 8003b4c:	2400c468 	.word	0x2400c468
 8003b50:	2400c328 	.word	0x2400c328
 8003b54:	24001660 	.word	0x24001660

08003b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b5a:	4c14      	ldr	r4, [pc, #80]	; (8003bac <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003b5c:	2102      	movs	r1, #2
{
 8003b5e:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003b60:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b62:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003b66:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b6a:	430b      	orrs	r3, r1
 8003b6c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003b70:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003b74:	400b      	ands	r3, r1
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003b7a:	f001 fd8b 	bl	8005694 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8003b7e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003b82:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8003b84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b88:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003b8c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003b90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003b98:	f000 fc2e 	bl	80043f8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8003b9c:	f000 fc40 	bl	8004420 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003ba0:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ba2:	b002      	add	sp, #8
 8003ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003ba8:	f000 bc30 	b.w	800440c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8003bac:	58024400 	.word	0x58024400

08003bb0 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003bb0:	494c      	ldr	r1, [pc, #304]	; (8003ce4 <HAL_ADC_MspInit+0x134>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb2:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8003bb4:	6802      	ldr	r2, [r0, #0]
{
 8003bb6:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 8003bb8:	428a      	cmp	r2, r1
{
 8003bba:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bbc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003bc0:	9306      	str	r3, [sp, #24]
 8003bc2:	e9cd 3307 	strd	r3, r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8003bc6:	d029      	beq.n	8003c1c <HAL_ADC_MspInit+0x6c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8003bc8:	4b47      	ldr	r3, [pc, #284]	; (8003ce8 <HAL_ADC_MspInit+0x138>)
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d001      	beq.n	8003bd2 <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003bce:	b00a      	add	sp, #40	; 0x28
 8003bd0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003bd2:	4a46      	ldr	r2, [pc, #280]	; (8003cec <HAL_ADC_MspInit+0x13c>)
 8003bd4:	6813      	ldr	r3, [r2, #0]
 8003bd6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003bd8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003bda:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003bdc:	d070      	beq.n	8003cc0 <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bde:	4b44      	ldr	r3, [pc, #272]	; (8003cf0 <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003be0:	2402      	movs	r4, #2
 8003be2:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003be4:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003be6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bea:	4842      	ldr	r0, [pc, #264]	; (8003cf4 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bec:	f042 0202 	orr.w	r2, r2, #2
 8003bf0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	9303      	str	r3, [sp, #12]
 8003bfe:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003c00:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c04:	f003 fa2a 	bl	800705c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003c08:	2200      	movs	r2, #0
 8003c0a:	2012      	movs	r0, #18
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	f001 fd41 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003c12:	2012      	movs	r0, #18
 8003c14:	f001 fd7c 	bl	8005710 <HAL_NVIC_EnableIRQ>
}
 8003c18:	b00a      	add	sp, #40	; 0x28
 8003c1a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003c1c:	4a33      	ldr	r2, [pc, #204]	; (8003cec <HAL_ADC_MspInit+0x13c>)
 8003c1e:	4604      	mov	r4, r0
 8003c20:	6813      	ldr	r3, [r2, #0]
 8003c22:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003c24:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003c26:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003c28:	d03c      	beq.n	8003ca4 <HAL_ADC_MspInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c2a:	4b31      	ldr	r3, [pc, #196]	; (8003cf0 <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c2c:	a904      	add	r1, sp, #16
 8003c2e:	4831      	ldr	r0, [pc, #196]	; (8003cf4 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c30:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8003c34:	4d30      	ldr	r5, [pc, #192]	; (8003cf8 <HAL_ADC_MspInit+0x148>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c36:	f042 0202 	orr.w	r2, r2, #2
 8003c3a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003c3e:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003c4a:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c4c:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003c4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c52:	f003 fa03 	bl	800705c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8003c56:	4929      	ldr	r1, [pc, #164]	; (8003cfc <HAL_ADC_MspInit+0x14c>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003c58:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c5a:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003c5c:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c5e:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003c60:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003c68:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c6c:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c70:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c7c:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c84:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003c86:	f002 f851 	bl	8005d2c <HAL_DMA_Init>
 8003c8a:	bb38      	cbnz	r0, 8003cdc <HAL_ADC_MspInit+0x12c>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003c90:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003c92:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003c94:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003c96:	f001 fcfd 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003c9a:	2012      	movs	r0, #18
 8003c9c:	f001 fd38 	bl	8005710 <HAL_NVIC_EnableIRQ>
}
 8003ca0:	b00a      	add	sp, #40	; 0x28
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003ca4:	4b12      	ldr	r3, [pc, #72]	; (8003cf0 <HAL_ADC_MspInit+0x140>)
 8003ca6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003caa:	f042 0220 	orr.w	r2, r2, #32
 8003cae:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003cb2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	9b00      	ldr	r3, [sp, #0]
 8003cbe:	e7b4      	b.n	8003c2a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003cc0:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <HAL_ADC_MspInit+0x140>)
 8003cc2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8003cc6:	f042 0220 	orr.w	r2, r2, #32
 8003cca:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8003cce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003cd2:	f003 0320 	and.w	r3, r3, #32
 8003cd6:	9302      	str	r3, [sp, #8]
 8003cd8:	9b02      	ldr	r3, [sp, #8]
 8003cda:	e780      	b.n	8003bde <HAL_ADC_MspInit+0x2e>
      Error_Handler();
 8003cdc:	f7ff f96e 	bl	8002fbc <Error_Handler>
 8003ce0:	e7d4      	b.n	8003c8c <HAL_ADC_MspInit+0xdc>
 8003ce2:	bf00      	nop
 8003ce4:	40022000 	.word	0x40022000
 8003ce8:	40022100 	.word	0x40022100
 8003cec:	2400d7f0 	.word	0x2400d7f0
 8003cf0:	58024400 	.word	0x58024400
 8003cf4:	58020400 	.word	0x58020400
 8003cf8:	2400c33c 	.word	0x2400c33c
 8003cfc:	40020010 	.word	0x40020010

08003d00 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8003d00:	4b2c      	ldr	r3, [pc, #176]	; (8003db4 <HAL_DAC_MspInit+0xb4>)
 8003d02:	6802      	ldr	r2, [r0, #0]
{
 8003d04:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8003d06:	429a      	cmp	r2, r3
{
 8003d08:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d0a:	f04f 0400 	mov.w	r4, #0
 8003d0e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8003d12:	9404      	str	r4, [sp, #16]
 8003d14:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8003d18:	d001      	beq.n	8003d1e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003d1a:	b008      	add	sp, #32
 8003d1c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003d1e:	4b26      	ldr	r3, [pc, #152]	; (8003db8 <HAL_DAC_MspInit+0xb8>)
 8003d20:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d22:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003d24:	4e25      	ldr	r6, [pc, #148]	; (8003dbc <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003d26:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003d2a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003d2e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003d32:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003d36:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003d3a:	9200      	str	r2, [sp, #0]
 8003d3c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d3e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003d4a:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003d56:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d58:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d5a:	4819      	ldr	r0, [pc, #100]	; (8003dc0 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003d5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d60:	f003 f97c 	bl	800705c <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003d64:	4a17      	ldr	r2, [pc, #92]	; (8003dc4 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8003d66:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003d68:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003d6a:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d6c:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8003d6e:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d74:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d76:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003d7a:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d80:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003d82:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d84:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d86:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d8e:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003d90:	f001 ffcc 	bl	8005d2c <HAL_DMA_Init>
 8003d94:	b958      	cbnz	r0, 8003dae <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003d96:	2200      	movs	r2, #0
 8003d98:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003d9a:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003d9c:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8003d9e:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003da0:	f001 fc78 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003da4:	2036      	movs	r0, #54	; 0x36
 8003da6:	f001 fcb3 	bl	8005710 <HAL_NVIC_EnableIRQ>
}
 8003daa:	b008      	add	sp, #32
 8003dac:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003dae:	f7ff f905 	bl	8002fbc <Error_Handler>
 8003db2:	e7f0      	b.n	8003d96 <HAL_DAC_MspInit+0x96>
 8003db4:	40007400 	.word	0x40007400
 8003db8:	58024400 	.word	0x58024400
 8003dbc:	2400c3b4 	.word	0x2400c3b4
 8003dc0:	58020000 	.word	0x58020000
 8003dc4:	40020028 	.word	0x40020028

08003dc8 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8003dc8:	4a1b      	ldr	r2, [pc, #108]	; (8003e38 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dca:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 8003dcc:	6801      	ldr	r1, [r0, #0]
{
 8003dce:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 8003dd0:	4291      	cmp	r1, r2
{
 8003dd2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dd4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003dd8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003ddc:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 8003dde:	d001      	beq.n	8003de4 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8003de0:	b008      	add	sp, #32
 8003de2:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003de4:	4b15      	ldr	r3, [pc, #84]	; (8003e3c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003de6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003de8:	a902      	add	r1, sp, #8
 8003dea:	4815      	ldr	r0, [pc, #84]	; (8003e40 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003dec:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003df8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003dfc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003e00:	9200      	str	r2, [sp, #0]
 8003e02:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e04:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003e08:	f042 0202 	orr.w	r2, r2, #2
 8003e0c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003e10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003e14:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e16:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e1a:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8003e30 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e1e:	9301      	str	r3, [sp, #4]
 8003e20:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e22:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e26:	f003 f919 	bl	800705c <HAL_GPIO_Init>
}
 8003e2a:	b008      	add	sp, #32
 8003e2c:	bd10      	pop	{r4, pc}
 8003e2e:	bf00      	nop
 8003e30:	00000400 	.word	0x00000400
 8003e34:	00000002 	.word	0x00000002
 8003e38:	58002400 	.word	0x58002400
 8003e3c:	58024400 	.word	0x58024400
 8003e40:	58020400 	.word	0x58020400

08003e44 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8003e44:	6803      	ldr	r3, [r0, #0]
 8003e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8003e4a:	b510      	push	{r4, lr}
 8003e4c:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 8003e4e:	d007      	beq.n	8003e60 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8003e50:	4a27      	ldr	r2, [pc, #156]	; (8003ef0 <HAL_TIM_Base_MspInit+0xac>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d01c      	beq.n	8003e90 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8003e56:	4a27      	ldr	r2, [pc, #156]	; (8003ef4 <HAL_TIM_Base_MspInit+0xb0>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d031      	beq.n	8003ec0 <HAL_TIM_Base_MspInit+0x7c>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003e5c:	b004      	add	sp, #16
 8003e5e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e60:	4b25      	ldr	r3, [pc, #148]	; (8003ef8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8003e62:	201c      	movs	r0, #28
 8003e64:	2200      	movs	r2, #0
 8003e66:	2104      	movs	r1, #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e68:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8003e6c:	f044 0401 	orr.w	r4, r4, #1
 8003e70:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	9301      	str	r3, [sp, #4]
 8003e7e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8003e80:	f001 fc08 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003e84:	201c      	movs	r0, #28
}
 8003e86:	b004      	add	sp, #16
 8003e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003e8c:	f001 bc40 	b.w	8005710 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003e90:	4b19      	ldr	r3, [pc, #100]	; (8003ef8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003e92:	2036      	movs	r0, #54	; 0x36
 8003e94:	2200      	movs	r2, #0
 8003e96:	2101      	movs	r1, #1
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003e98:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8003e9c:	f044 0410 	orr.w	r4, r4, #16
 8003ea0:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003ea4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003ea8:	f003 0310 	and.w	r3, r3, #16
 8003eac:	9302      	str	r3, [sp, #8]
 8003eae:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003eb0:	f001 fbf0 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003eb4:	2036      	movs	r0, #54	; 0x36
}
 8003eb6:	b004      	add	sp, #16
 8003eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003ebc:	f001 bc28 	b.w	8005710 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003ec0:	4b0d      	ldr	r3, [pc, #52]	; (8003ef8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8003ec2:	2037      	movs	r0, #55	; 0x37
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2101      	movs	r1, #1
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003ec8:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8003ecc:	f044 0420 	orr.w	r4, r4, #32
 8003ed0:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003ed8:	f003 0320 	and.w	r3, r3, #32
 8003edc:	9303      	str	r3, [sp, #12]
 8003ede:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8003ee0:	f001 fbd8 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003ee4:	2037      	movs	r0, #55	; 0x37
}
 8003ee6:	b004      	add	sp, #16
 8003ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003eec:	f001 bc10 	b.w	8005710 <HAL_NVIC_EnableIRQ>
 8003ef0:	40001000 	.word	0x40001000
 8003ef4:	40001400 	.word	0x40001400
 8003ef8:	58024400 	.word	0x58024400
 8003efc:	00000000 	.word	0x00000000

08003f00 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8003f00:	4a1d      	ldr	r2, [pc, #116]	; (8003f78 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f02:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8003f04:	6801      	ldr	r1, [r0, #0]
{
 8003f06:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 8003f08:	4291      	cmp	r1, r2
{
 8003f0a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f0c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003f10:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003f14:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8003f16:	d002      	beq.n	8003f1e <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003f18:	b009      	add	sp, #36	; 0x24
 8003f1a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003f1e:	4b17      	ldr	r3, [pc, #92]	; (8003f7c <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f20:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f22:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003f24:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003f28:	f042 0204 	orr.w	r2, r2, #4
 8003f2c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003f30:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003f34:	f002 0204 	and.w	r2, r2, #4
 8003f38:	9200      	str	r2, [sp, #0]
 8003f3a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f3c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003f40:	f042 0208 	orr.w	r2, r2, #8
 8003f44:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003f48:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f4e:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f50:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f54:	480a      	ldr	r0, [pc, #40]	; (8003f80 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003f56:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f58:	9301      	str	r3, [sp, #4]
 8003f5a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003f5c:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8003f70 <HAL_TIM_Encoder_MspInit+0x70>
 8003f60:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f64:	f003 f87a 	bl	800705c <HAL_GPIO_Init>
}
 8003f68:	b009      	add	sp, #36	; 0x24
 8003f6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f6e:	bf00      	nop
 8003f70:	00003000 	.word	0x00003000
 8003f74:	00000002 	.word	0x00000002
 8003f78:	40000800 	.word	0x40000800
 8003f7c:	58024400 	.word	0x58024400
 8003f80:	58020c00 	.word	0x58020c00

08003f84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f84:	b5d0      	push	{r4, r6, r7, lr}
 8003f86:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f88:	2100      	movs	r1, #0
{
 8003f8a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f8c:	22bc      	movs	r2, #188	; 0xbc
 8003f8e:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f90:	9108      	str	r1, [sp, #32]
 8003f92:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003f96:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f9a:	f00a fbf5 	bl	800e788 <memset>
  if(huart->Instance==USART3)
 8003f9e:	4b2d      	ldr	r3, [pc, #180]	; (8004054 <HAL_UART_MspInit+0xd0>)
 8003fa0:	6822      	ldr	r2, [r4, #0]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d001      	beq.n	8003faa <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003fa6:	b038      	add	sp, #224	; 0xe0
 8003fa8:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003faa:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fac:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003fae:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fb0:	f004 ff08 	bl	8008dc4 <HAL_RCCEx_PeriphCLKConfig>
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d149      	bne.n	800404c <HAL_UART_MspInit+0xc8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003fb8:	4b27      	ldr	r3, [pc, #156]	; (8004058 <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003fba:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003fbe:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003fc0:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8003fc2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003fc6:	2600      	movs	r6, #0
 8003fc8:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8003fca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003fce:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003fd2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003fd6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003fda:	9201      	str	r2, [sp, #4]
 8003fdc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fde:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003fe2:	f042 0202 	orr.w	r2, r2, #2
 8003fe6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003fea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003fee:	f002 0202 	and.w	r2, r2, #2
 8003ff2:	9202      	str	r2, [sp, #8]
 8003ff4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ff6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003ffa:	f042 0208 	orr.w	r2, r2, #8
 8003ffe:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8004002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004006:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004008:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800400c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004010:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004012:	a904      	add	r1, sp, #16
 8004014:	4811      	ldr	r0, [pc, #68]	; (800405c <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004016:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004018:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800401c:	f003 f81e 	bl	800705c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004020:	2302      	movs	r3, #2
 8004022:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004026:	a904      	add	r1, sp, #16
 8004028:	480d      	ldr	r0, [pc, #52]	; (8004060 <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800402a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800402c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004030:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004034:	f003 f812 	bl	800705c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8004038:	2200      	movs	r2, #0
 800403a:	2101      	movs	r1, #1
 800403c:	2027      	movs	r0, #39	; 0x27
 800403e:	f001 fb29 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004042:	2027      	movs	r0, #39	; 0x27
 8004044:	f001 fb64 	bl	8005710 <HAL_NVIC_EnableIRQ>
}
 8004048:	b038      	add	sp, #224	; 0xe0
 800404a:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 800404c:	f7fe ffb6 	bl	8002fbc <Error_Handler>
 8004050:	e7b2      	b.n	8003fb8 <HAL_UART_MspInit+0x34>
 8004052:	bf00      	nop
 8004054:	40004800 	.word	0x40004800
 8004058:	58024400 	.word	0x58024400
 800405c:	58020400 	.word	0x58020400
 8004060:	58020c00 	.word	0x58020c00

08004064 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop

08004068 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004068:	e7fe      	b.n	8004068 <HardFault_Handler>
 800406a:	bf00      	nop

0800406c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800406c:	e7fe      	b.n	800406c <MemManage_Handler>
 800406e:	bf00      	nop

08004070 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004070:	e7fe      	b.n	8004070 <BusFault_Handler>
 8004072:	bf00      	nop

08004074 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004074:	e7fe      	b.n	8004074 <UsageFault_Handler>
 8004076:	bf00      	nop

08004078 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8004078:	f000 b93c 	b.w	80042f4 <ADC3_IRQHandler>

0800407c <DebugMon_Handler>:
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop

08004080 <PendSV_Handler>:
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop

08004084 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004084:	f000 b98e 	b.w	80043a4 <HAL_IncTick>

08004088 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004088:	4801      	ldr	r0, [pc, #4]	; (8004090 <DMA1_Stream0_IRQHandler+0x8>)
 800408a:	f002 bc97 	b.w	80069bc <HAL_DMA_IRQHandler>
 800408e:	bf00      	nop
 8004090:	2400c33c 	.word	0x2400c33c

08004094 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8004094:	4801      	ldr	r0, [pc, #4]	; (800409c <DMA1_Stream1_IRQHandler+0x8>)
 8004096:	f002 bc91 	b.w	80069bc <HAL_DMA_IRQHandler>
 800409a:	bf00      	nop
 800409c:	2400c3b4 	.word	0x2400c3b4

080040a0 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80040a0:	4804      	ldr	r0, [pc, #16]	; (80040b4 <ADC_IRQHandler+0x14>)
{
 80040a2:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 80040a4:	f000 f9dc 	bl	8004460 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80040a8:	4803      	ldr	r0, [pc, #12]	; (80040b8 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80040aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 80040ae:	f000 b9d7 	b.w	8004460 <HAL_ADC_IRQHandler>
 80040b2:	bf00      	nop
 80040b4:	2400c25c 	.word	0x2400c25c
 80040b8:	2400c2c0 	.word	0x2400c2c0

080040bc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040bc:	4801      	ldr	r0, [pc, #4]	; (80040c4 <TIM2_IRQHandler+0x8>)
 80040be:	f006 badf 	b.w	800a680 <HAL_TIM_IRQHandler>
 80040c2:	bf00      	nop
 80040c4:	2400c468 	.word	0x2400c468

080040c8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80040c8:	4801      	ldr	r0, [pc, #4]	; (80040d0 <USART3_IRQHandler+0x8>)
 80040ca:	f006 bc01 	b.w	800a8d0 <HAL_UART_IRQHandler>
 80040ce:	bf00      	nop
 80040d0:	2400c598 	.word	0x2400c598

080040d4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 80040d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80040d8:	f003 b904 	b.w	80072e4 <HAL_GPIO_EXTI_IRQHandler>

080040dc <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80040dc:	4804      	ldr	r0, [pc, #16]	; (80040f0 <TIM6_DAC_IRQHandler+0x14>)
{
 80040de:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 80040e0:	f001 fc46 	bl	8005970 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80040e4:	4803      	ldr	r0, [pc, #12]	; (80040f4 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80040e6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 80040ea:	f006 bac9 	b.w	800a680 <HAL_TIM_IRQHandler>
 80040ee:	bf00      	nop
 80040f0:	2400c328 	.word	0x2400c328
 80040f4:	2400c500 	.word	0x2400c500

080040f8 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80040f8:	4801      	ldr	r0, [pc, #4]	; (8004100 <TIM7_IRQHandler+0x8>)
 80040fa:	f006 bac1 	b.w	800a680 <HAL_TIM_IRQHandler>
 80040fe:	bf00      	nop
 8004100:	2400c54c 	.word	0x2400c54c

08004104 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004104:	4801      	ldr	r0, [pc, #4]	; (800410c <OTG_FS_IRQHandler+0x8>)
 8004106:	f003 ba25 	b.w	8007554 <HAL_PCD_IRQHandler>
 800410a:	bf00      	nop
 800410c:	2400ecd0 	.word	0x2400ecd0

08004110 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004110:	2001      	movs	r0, #1
 8004112:	4770      	bx	lr

08004114 <_kill>:

int _kill(int pid, int sig)
{
 8004114:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004116:	f00a faff 	bl	800e718 <__errno>
 800411a:	2216      	movs	r2, #22
 800411c:	4603      	mov	r3, r0
	return -1;
}
 800411e:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8004122:	601a      	str	r2, [r3, #0]
}
 8004124:	bd08      	pop	{r3, pc}
 8004126:	bf00      	nop

08004128 <_exit>:

void _exit (int status)
{
 8004128:	b508      	push	{r3, lr}
	errno = EINVAL;
 800412a:	f00a faf5 	bl	800e718 <__errno>
 800412e:	2316      	movs	r3, #22
 8004130:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8004132:	e7fe      	b.n	8004132 <_exit+0xa>

08004134 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004134:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004136:	1e16      	subs	r6, r2, #0
 8004138:	dd07      	ble.n	800414a <_read+0x16>
 800413a:	460c      	mov	r4, r1
 800413c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800413e:	f3af 8000 	nop.w
 8004142:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004146:	42a5      	cmp	r5, r4
 8004148:	d1f9      	bne.n	800413e <_read+0xa>
	}

return len;
}
 800414a:	4630      	mov	r0, r6
 800414c:	bd70      	pop	{r4, r5, r6, pc}
 800414e:	bf00      	nop

08004150 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004150:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004152:	1e16      	subs	r6, r2, #0
 8004154:	dd07      	ble.n	8004166 <_write+0x16>
 8004156:	460c      	mov	r4, r1
 8004158:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800415a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800415e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004162:	42ac      	cmp	r4, r5
 8004164:	d1f9      	bne.n	800415a <_write+0xa>
	}
	return len;
}
 8004166:	4630      	mov	r0, r6
 8004168:	bd70      	pop	{r4, r5, r6, pc}
 800416a:	bf00      	nop

0800416c <_close>:

int _close(int file)
{
	return -1;
}
 800416c:	f04f 30ff 	mov.w	r0, #4294967295
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop

08004174 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004174:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8004178:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800417a:	604b      	str	r3, [r1, #4]
}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop

08004180 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004180:	2001      	movs	r0, #1
 8004182:	4770      	bx	lr

08004184 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004184:	2000      	movs	r0, #0
 8004186:	4770      	bx	lr

08004188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004188:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800418a:	4c0d      	ldr	r4, [pc, #52]	; (80041c0 <_sbrk+0x38>)
{
 800418c:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800418e:	490d      	ldr	r1, [pc, #52]	; (80041c4 <_sbrk+0x3c>)
 8004190:	4d0d      	ldr	r5, [pc, #52]	; (80041c8 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8004192:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004194:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8004196:	b12a      	cbz	r2, 80041a4 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004198:	4413      	add	r3, r2
 800419a:	428b      	cmp	r3, r1
 800419c:	d808      	bhi.n	80041b0 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800419e:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 80041a0:	6023      	str	r3, [r4, #0]
}
 80041a2:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 80041a4:	4809      	ldr	r0, [pc, #36]	; (80041cc <_sbrk+0x44>)
 80041a6:	4602      	mov	r2, r0
 80041a8:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80041aa:	4413      	add	r3, r2
 80041ac:	428b      	cmp	r3, r1
 80041ae:	d9f6      	bls.n	800419e <_sbrk+0x16>
    errno = ENOMEM;
 80041b0:	f00a fab2 	bl	800e718 <__errno>
 80041b4:	230c      	movs	r3, #12
    return (void *)-1;
 80041b6:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 80041ba:	6003      	str	r3, [r0, #0]
}
 80041bc:	4610      	mov	r0, r2
 80041be:	bd38      	pop	{r3, r4, r5, pc}
 80041c0:	2400d7f4 	.word	0x2400d7f4
 80041c4:	24080000 	.word	0x24080000
 80041c8:	00000400 	.word	0x00000400
 80041cc:	2400f308 	.word	0x2400f308

080041d0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80041d0:	4929      	ldr	r1, [pc, #164]	; (8004278 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80041d2:	4a2a      	ldr	r2, [pc, #168]	; (800427c <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80041d4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80041d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 80041dc:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80041de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80041e2:	6813      	ldr	r3, [r2, #0]
 80041e4:	f003 030f 	and.w	r3, r3, #15
 80041e8:	2b06      	cmp	r3, #6
 80041ea:	d805      	bhi.n	80041f8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80041ec:	6813      	ldr	r3, [r2, #0]
 80041ee:	f023 030f 	bic.w	r3, r3, #15
 80041f2:	f043 0307 	orr.w	r3, r3, #7
 80041f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80041f8:	4b21      	ldr	r3, [pc, #132]	; (8004280 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80041fa:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80041fc:	4a21      	ldr	r2, [pc, #132]	; (8004284 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 80041fe:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004200:	481e      	ldr	r0, [pc, #120]	; (800427c <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8004202:	f041 0101 	orr.w	r1, r1, #1
 8004206:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004208:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800420a:	6819      	ldr	r1, [r3, #0]
 800420c:	400a      	ands	r2, r1
 800420e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004210:	6803      	ldr	r3, [r0, #0]
 8004212:	071b      	lsls	r3, r3, #28
 8004214:	d505      	bpl.n	8004222 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004216:	6803      	ldr	r3, [r0, #0]
 8004218:	f023 030f 	bic.w	r3, r3, #15
 800421c:	f043 0307 	orr.w	r3, r3, #7
 8004220:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004222:	4b17      	ldr	r3, [pc, #92]	; (8004280 <SystemInit+0xb0>)
 8004224:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004226:	4918      	ldr	r1, [pc, #96]	; (8004288 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8004228:	4c18      	ldr	r4, [pc, #96]	; (800428c <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 800422a:	4819      	ldr	r0, [pc, #100]	; (8004290 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 800422c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800422e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8004230:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8004232:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8004234:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8004236:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004238:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800423a:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800423c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800423e:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004240:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004242:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004244:	4c13      	ldr	r4, [pc, #76]	; (8004294 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8004246:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800424a:	4913      	ldr	r1, [pc, #76]	; (8004298 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 800424c:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 800424e:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004250:	6823      	ldr	r3, [r4, #0]
 8004252:	4019      	ands	r1, r3
 8004254:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004258:	d203      	bcs.n	8004262 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800425a:	4b10      	ldr	r3, [pc, #64]	; (800429c <SystemInit+0xcc>)
 800425c:	2201      	movs	r2, #1
 800425e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004262:	490f      	ldr	r1, [pc, #60]	; (80042a0 <SystemInit+0xd0>)
 8004264:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004268:	4b03      	ldr	r3, [pc, #12]	; (8004278 <SystemInit+0xa8>)
 800426a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800426e:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004270:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004274:	609a      	str	r2, [r3, #8]
}
 8004276:	4770      	bx	lr
 8004278:	e000ed00 	.word	0xe000ed00
 800427c:	52002000 	.word	0x52002000
 8004280:	58024400 	.word	0x58024400
 8004284:	eaf6ed7f 	.word	0xeaf6ed7f
 8004288:	01010280 	.word	0x01010280
 800428c:	02020200 	.word	0x02020200
 8004290:	01ff0000 	.word	0x01ff0000
 8004294:	5c001000 	.word	0x5c001000
 8004298:	ffff0000 	.word	0xffff0000
 800429c:	51008000 	.word	0x51008000
 80042a0:	52004000 	.word	0x52004000

080042a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80042a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042dc <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80042a8:	f7ff ff92 	bl	80041d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80042ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80042ae:	e003      	b.n	80042b8 <LoopCopyDataInit>

080042b0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80042b0:	4b0b      	ldr	r3, [pc, #44]	; (80042e0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80042b2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80042b4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80042b6:	3104      	adds	r1, #4

080042b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80042b8:	480a      	ldr	r0, [pc, #40]	; (80042e4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80042ba:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80042bc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80042be:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80042c0:	d3f6      	bcc.n	80042b0 <CopyDataInit>
  ldr  r2, =_sbss
 80042c2:	4a0a      	ldr	r2, [pc, #40]	; (80042ec <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80042c4:	e002      	b.n	80042cc <LoopFillZerobss>

080042c6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80042c6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80042c8:	f842 3b04 	str.w	r3, [r2], #4

080042cc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80042cc:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80042ce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80042d0:	d3f9      	bcc.n	80042c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80042d2:	f00a fa27 	bl	800e724 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042d6:	f7fe ff67 	bl	80031a8 <main>
  bx  lr    
 80042da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80042dc:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80042e0:	0801cdd8 	.word	0x0801cdd8
  ldr  r0, =_sdata
 80042e4:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80042e8:	24000548 	.word	0x24000548
  ldr  r2, =_sbss
 80042ec:	24000560 	.word	0x24000560
  ldr  r3, = _ebss
 80042f0:	2400f308 	.word	0x2400f308

080042f4 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042f4:	e7fe      	b.n	80042f4 <ADC3_IRQHandler>
	...

080042f8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80042f8:	4b0f      	ldr	r3, [pc, #60]	; (8004338 <HAL_InitTick+0x40>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	b90b      	cbnz	r3, 8004302 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80042fe:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8004300:	4770      	bx	lr
{
 8004302:	b510      	push	{r4, lr}
 8004304:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004306:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800430a:	4a0c      	ldr	r2, [pc, #48]	; (800433c <HAL_InitTick+0x44>)
 800430c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004310:	6810      	ldr	r0, [r2, #0]
 8004312:	fbb0 f0f3 	udiv	r0, r0, r3
 8004316:	f001 fa09 	bl	800572c <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800431a:	2c0f      	cmp	r4, #15
 800431c:	d800      	bhi.n	8004320 <HAL_InitTick+0x28>
 800431e:	b108      	cbz	r0, 8004324 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8004320:	2001      	movs	r0, #1
}
 8004322:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004324:	2200      	movs	r2, #0
 8004326:	4621      	mov	r1, r4
 8004328:	f04f 30ff 	mov.w	r0, #4294967295
 800432c:	f001 f9b2 	bl	8005694 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <HAL_InitTick+0x48>)
 8004332:	2000      	movs	r0, #0
 8004334:	601c      	str	r4, [r3, #0]
}
 8004336:	bd10      	pop	{r4, pc}
 8004338:	240001f4 	.word	0x240001f4
 800433c:	240001ec 	.word	0x240001ec
 8004340:	240001f8 	.word	0x240001f8

08004344 <HAL_Init>:
{
 8004344:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004346:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004348:	4c12      	ldr	r4, [pc, #72]	; (8004394 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800434a:	f001 f991 	bl	8005670 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800434e:	f004 f9ad 	bl	80086ac <HAL_RCC_GetSysClockFreq>
 8004352:	4b11      	ldr	r3, [pc, #68]	; (8004398 <HAL_Init+0x54>)
 8004354:	4911      	ldr	r1, [pc, #68]	; (800439c <HAL_Init+0x58>)
 8004356:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004358:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800435a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800435e:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004362:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004364:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004366:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 800436a:	490d      	ldr	r1, [pc, #52]	; (80043a0 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800436c:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004370:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004372:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8004376:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004378:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800437a:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800437c:	f7ff ffbc 	bl	80042f8 <HAL_InitTick>
 8004380:	b110      	cbz	r0, 8004388 <HAL_Init+0x44>
    return HAL_ERROR;
 8004382:	2401      	movs	r4, #1
}
 8004384:	4620      	mov	r0, r4
 8004386:	bd10      	pop	{r4, pc}
 8004388:	4604      	mov	r4, r0
  HAL_MspInit();
 800438a:	f7ff fbe5 	bl	8003b58 <HAL_MspInit>
}
 800438e:	4620      	mov	r0, r4
 8004390:	bd10      	pop	{r4, pc}
 8004392:	bf00      	nop
 8004394:	240001f0 	.word	0x240001f0
 8004398:	58024400 	.word	0x58024400
 800439c:	0801882c 	.word	0x0801882c
 80043a0:	240001ec 	.word	0x240001ec

080043a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80043a4:	4a03      	ldr	r2, [pc, #12]	; (80043b4 <HAL_IncTick+0x10>)
 80043a6:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <HAL_IncTick+0x14>)
 80043a8:	6811      	ldr	r1, [r2, #0]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	440b      	add	r3, r1
 80043ae:	6013      	str	r3, [r2, #0]
}
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	2400d7f8 	.word	0x2400d7f8
 80043b8:	240001f4 	.word	0x240001f4

080043bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80043bc:	4b01      	ldr	r3, [pc, #4]	; (80043c4 <HAL_GetTick+0x8>)
 80043be:	6818      	ldr	r0, [r3, #0]
}
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	2400d7f8 	.word	0x2400d7f8

080043c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043c8:	b538      	push	{r3, r4, r5, lr}
 80043ca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80043cc:	f7ff fff6 	bl	80043bc <HAL_GetTick>
 80043d0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043d2:	1c63      	adds	r3, r4, #1
 80043d4:	d002      	beq.n	80043dc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80043d6:	4b04      	ldr	r3, [pc, #16]	; (80043e8 <HAL_Delay+0x20>)
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80043dc:	f7ff ffee 	bl	80043bc <HAL_GetTick>
 80043e0:	1b43      	subs	r3, r0, r5
 80043e2:	42a3      	cmp	r3, r4
 80043e4:	d3fa      	bcc.n	80043dc <HAL_Delay+0x14>
  {
  }
}
 80043e6:	bd38      	pop	{r3, r4, r5, pc}
 80043e8:	240001f4 	.word	0x240001f4

080043ec <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80043ec:	4b01      	ldr	r3, [pc, #4]	; (80043f4 <HAL_GetREVID+0x8>)
 80043ee:	6818      	ldr	r0, [r3, #0]
}
 80043f0:	0c00      	lsrs	r0, r0, #16
 80043f2:	4770      	bx	lr
 80043f4:	5c001000 	.word	0x5c001000

080043f8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80043f8:	4a03      	ldr	r2, [pc, #12]	; (8004408 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 80043fa:	6813      	ldr	r3, [r2, #0]
 80043fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004400:	4318      	orrs	r0, r3
 8004402:	6010      	str	r0, [r2, #0]
}
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	58003c00 	.word	0x58003c00

0800440c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 800440c:	4a03      	ldr	r2, [pc, #12]	; (800441c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 800440e:	6813      	ldr	r3, [r2, #0]
 8004410:	f023 0302 	bic.w	r3, r3, #2
 8004414:	4318      	orrs	r0, r3
 8004416:	6010      	str	r0, [r2, #0]
}
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	58003c00 	.word	0x58003c00

08004420 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8004420:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8004422:	4c0a      	ldr	r4, [pc, #40]	; (800444c <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8004424:	6823      	ldr	r3, [r4, #0]
 8004426:	f043 0301 	orr.w	r3, r3, #1
 800442a:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800442c:	f7ff ffc6 	bl	80043bc <HAL_GetTick>
 8004430:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8004432:	e004      	b.n	800443e <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8004434:	f7ff ffc2 	bl	80043bc <HAL_GetTick>
 8004438:	1b40      	subs	r0, r0, r5
 800443a:	280a      	cmp	r0, #10
 800443c:	d804      	bhi.n	8004448 <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	071b      	lsls	r3, r3, #28
 8004442:	d5f7      	bpl.n	8004434 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8004444:	2000      	movs	r0, #0
}
 8004446:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8004448:	2003      	movs	r0, #3
}
 800444a:	bd38      	pop	{r3, r4, r5, pc}
 800444c:	58003c00 	.word	0x58003c00

08004450 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004450:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004452:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004454:	f7fd fef0 	bl	8002238 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004458:	bd08      	pop	{r3, pc}
 800445a:	bf00      	nop

0800445c <HAL_ADC_ErrorCallback>:
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop

08004460 <HAL_ADC_IRQHandler>:
{
 8004460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004462:	4a90      	ldr	r2, [pc, #576]	; (80046a4 <HAL_ADC_IRQHandler+0x244>)
{
 8004464:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004466:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004468:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 800446a:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800446c:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800446e:	f000 8095 	beq.w	800459c <HAL_ADC_IRQHandler+0x13c>
 8004472:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004476:	4293      	cmp	r3, r2
 8004478:	f000 8090 	beq.w	800459c <HAL_ADC_IRQHandler+0x13c>
 800447c:	4a8a      	ldr	r2, [pc, #552]	; (80046a8 <HAL_ADC_IRQHandler+0x248>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800447e:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004480:	07a9      	lsls	r1, r5, #30
 8004482:	f007 071f 	and.w	r7, r7, #31
 8004486:	d502      	bpl.n	800448e <HAL_ADC_IRQHandler+0x2e>
 8004488:	07b2      	lsls	r2, r6, #30
 800448a:	f100 80aa 	bmi.w	80045e2 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800448e:	0769      	lsls	r1, r5, #29
 8004490:	d579      	bpl.n	8004586 <HAL_ADC_IRQHandler+0x126>
 8004492:	0772      	lsls	r2, r6, #29
 8004494:	d577      	bpl.n	8004586 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004496:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004498:	06d2      	lsls	r2, r2, #27
 800449a:	d403      	bmi.n	80044a4 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800449c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800449e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044a2:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80044aa:	d11c      	bne.n	80044e6 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044ac:	4a7f      	ldr	r2, [pc, #508]	; (80046ac <HAL_ADC_IRQHandler+0x24c>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	f000 80e8 	beq.w	8004684 <HAL_ADC_IRQHandler+0x224>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80044b4:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80044b6:	0490      	lsls	r0, r2, #18
 80044b8:	d415      	bmi.n	80044e6 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	0711      	lsls	r1, r2, #28
 80044be:	d512      	bpl.n	80044e6 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044c0:	689a      	ldr	r2, [r3, #8]
 80044c2:	0752      	lsls	r2, r2, #29
 80044c4:	f100 80f6 	bmi.w	80046b4 <HAL_ADC_IRQHandler+0x254>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	f022 020c 	bic.w	r2, r2, #12
 80044ce:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80044d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80044d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044d6:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80044d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80044da:	04db      	lsls	r3, r3, #19
 80044dc:	d403      	bmi.n	80044e6 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80044e0:	f043 0301 	orr.w	r3, r3, #1
 80044e4:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80044e6:	4620      	mov	r0, r4
 80044e8:	f7fd fe88 	bl	80021fc <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	220c      	movs	r2, #12
 80044f0:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80044f2:	06a8      	lsls	r0, r5, #26
 80044f4:	d54d      	bpl.n	8004592 <HAL_ADC_IRQHandler+0x132>
 80044f6:	06b1      	lsls	r1, r6, #26
 80044f8:	d54b      	bpl.n	8004592 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044fa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80044fc:	06d1      	lsls	r1, r2, #27
 80044fe:	d403      	bmi.n	8004508 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004500:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8004502:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004506:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004508:	4968      	ldr	r1, [pc, #416]	; (80046ac <HAL_ADC_IRQHandler+0x24c>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800450a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800450c:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800450e:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004510:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8004514:	d073      	beq.n	80045fe <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004516:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004518:	b9d2      	cbnz	r2, 8004550 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800451a:	018a      	lsls	r2, r1, #6
 800451c:	f100 80aa 	bmi.w	8004674 <HAL_ADC_IRQHandler+0x214>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	0650      	lsls	r0, r2, #25
 8004524:	d514      	bpl.n	8004550 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004526:	0289      	lsls	r1, r1, #10
 8004528:	d412      	bmi.n	8004550 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	0712      	lsls	r2, r2, #28
 800452e:	f100 80cc 	bmi.w	80046ca <HAL_ADC_IRQHandler+0x26a>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004532:	685a      	ldr	r2, [r3, #4]
 8004534:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004538:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800453a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800453c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004540:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004542:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004544:	05d8      	lsls	r0, r3, #23
 8004546:	d403      	bmi.n	8004550 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004548:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004550:	4620      	mov	r0, r4
 8004552:	f001 f81b 	bl	800558c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	2260      	movs	r2, #96	; 0x60
 800455a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800455c:	0629      	lsls	r1, r5, #24
 800455e:	d501      	bpl.n	8004564 <HAL_ADC_IRQHandler+0x104>
 8004560:	0632      	lsls	r2, r6, #24
 8004562:	d460      	bmi.n	8004626 <HAL_ADC_IRQHandler+0x1c6>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004564:	05e8      	lsls	r0, r5, #23
 8004566:	d501      	bpl.n	800456c <HAL_ADC_IRQHandler+0x10c>
 8004568:	05f1      	lsls	r1, r6, #23
 800456a:	d467      	bmi.n	800463c <HAL_ADC_IRQHandler+0x1dc>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800456c:	05aa      	lsls	r2, r5, #22
 800456e:	d501      	bpl.n	8004574 <HAL_ADC_IRQHandler+0x114>
 8004570:	05b0      	lsls	r0, r6, #22
 8004572:	d44c      	bmi.n	800460e <HAL_ADC_IRQHandler+0x1ae>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004574:	06e9      	lsls	r1, r5, #27
 8004576:	d501      	bpl.n	800457c <HAL_ADC_IRQHandler+0x11c>
 8004578:	06f2      	lsls	r2, r6, #27
 800457a:	d411      	bmi.n	80045a0 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800457c:	0568      	lsls	r0, r5, #21
 800457e:	d501      	bpl.n	8004584 <HAL_ADC_IRQHandler+0x124>
 8004580:	0571      	lsls	r1, r6, #21
 8004582:	d467      	bmi.n	8004654 <HAL_ADC_IRQHandler+0x1f4>
}
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004586:	0728      	lsls	r0, r5, #28
 8004588:	d5b3      	bpl.n	80044f2 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800458a:	0731      	lsls	r1, r6, #28
 800458c:	d483      	bmi.n	8004496 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800458e:	06a8      	lsls	r0, r5, #26
 8004590:	d4b1      	bmi.n	80044f6 <HAL_ADC_IRQHandler+0x96>
 8004592:	066a      	lsls	r2, r5, #25
 8004594:	d5e2      	bpl.n	800455c <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004596:	0670      	lsls	r0, r6, #25
 8004598:	d5e0      	bpl.n	800455c <HAL_ADC_IRQHandler+0xfc>
 800459a:	e7ae      	b.n	80044fa <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800459c:	4a44      	ldr	r2, [pc, #272]	; (80046b0 <HAL_ADC_IRQHandler+0x250>)
 800459e:	e76e      	b.n	800447e <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80045a0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80045a2:	b17a      	cbz	r2, 80045c4 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80045a4:	2f00      	cmp	r7, #0
 80045a6:	d072      	beq.n	800468e <HAL_ADC_IRQHandler+0x22e>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80045a8:	4a3e      	ldr	r2, [pc, #248]	; (80046a4 <HAL_ADC_IRQHandler+0x244>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	f000 808b 	beq.w	80046c6 <HAL_ADC_IRQHandler+0x266>
 80045b0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80045b4:	4293      	cmp	r3, r2
 80045b6:	f000 8086 	beq.w	80046c6 <HAL_ADC_IRQHandler+0x266>
 80045ba:	4a3b      	ldr	r2, [pc, #236]	; (80046a8 <HAL_ADC_IRQHandler+0x248>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80045bc:	6892      	ldr	r2, [r2, #8]
 80045be:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80045c2:	d00b      	beq.n	80045dc <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80045c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 80045c6:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80045c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80045cc:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80045ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80045d0:	f043 0302 	orr.w	r3, r3, #2
 80045d4:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80045d6:	f7ff ff41 	bl	800445c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	2210      	movs	r2, #16
 80045de:	601a      	str	r2, [r3, #0]
 80045e0:	e7cc      	b.n	800457c <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80045e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80045e4:	06d8      	lsls	r0, r3, #27
 80045e6:	d403      	bmi.n	80045f0 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80045e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80045ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80045ee:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80045f0:	4620      	mov	r0, r4
 80045f2:	f000 ffd3 	bl	800559c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80045f6:	6823      	ldr	r3, [r4, #0]
 80045f8:	2202      	movs	r2, #2
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	e747      	b.n	800448e <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80045fe:	1fb9      	subs	r1, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004600:	2901      	cmp	r1, #1
 8004602:	d988      	bls.n	8004516 <HAL_ADC_IRQHandler+0xb6>
 8004604:	2f00      	cmp	r7, #0
 8004606:	d086      	beq.n	8004516 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004608:	4926      	ldr	r1, [pc, #152]	; (80046a4 <HAL_ADC_IRQHandler+0x244>)
 800460a:	68c9      	ldr	r1, [r1, #12]
 800460c:	e784      	b.n	8004518 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800460e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004610:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004612:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004616:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004618:	f000 ffbe 	bl	8005598 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800461c:	6823      	ldr	r3, [r4, #0]
 800461e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004622:	601a      	str	r2, [r3, #0]
 8004624:	e7a6      	b.n	8004574 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004626:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004628:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800462a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004630:	f7fd fe44 	bl	80022bc <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004634:	6823      	ldr	r3, [r4, #0]
 8004636:	2280      	movs	r2, #128	; 0x80
 8004638:	601a      	str	r2, [r3, #0]
 800463a:	e793      	b.n	8004564 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800463c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800463e:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004644:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004646:	f000 ffa5 	bl	8005594 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800464a:	6823      	ldr	r3, [r4, #0]
 800464c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	e78b      	b.n	800456c <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004654:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004656:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800465a:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800465c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004660:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004662:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8004664:	f042 0208 	orr.w	r2, r2, #8
 8004668:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800466a:	6019      	str	r1, [r3, #0]
}
 800466c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004670:	f000 bf8e 	b.w	8005590 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004674:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004678:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800467c:	4302      	orrs	r2, r0
 800467e:	f47f af67 	bne.w	8004550 <HAL_ADC_IRQHandler+0xf0>
 8004682:	e74d      	b.n	8004520 <HAL_ADC_IRQHandler+0xc0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004684:	2f09      	cmp	r7, #9
 8004686:	d906      	bls.n	8004696 <HAL_ADC_IRQHandler+0x236>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004688:	4a06      	ldr	r2, [pc, #24]	; (80046a4 <HAL_ADC_IRQHandler+0x244>)
 800468a:	68d2      	ldr	r2, [r2, #12]
 800468c:	e713      	b.n	80044b6 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 800468e:	68da      	ldr	r2, [r3, #12]
 8004690:	0797      	lsls	r7, r2, #30
 8004692:	d0a3      	beq.n	80045dc <HAL_ADC_IRQHandler+0x17c>
 8004694:	e796      	b.n	80045c4 <HAL_ADC_IRQHandler+0x164>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004696:	f240 2221 	movw	r2, #545	; 0x221
 800469a:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800469c:	07d2      	lsls	r2, r2, #31
 800469e:	f53f af09 	bmi.w	80044b4 <HAL_ADC_IRQHandler+0x54>
 80046a2:	e7f1      	b.n	8004688 <HAL_ADC_IRQHandler+0x228>
 80046a4:	40022000 	.word	0x40022000
 80046a8:	58026300 	.word	0x58026300
 80046ac:	40022100 	.word	0x40022100
 80046b0:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80046b6:	f043 0310 	orr.w	r3, r3, #16
 80046ba:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046be:	f043 0301 	orr.w	r3, r3, #1
 80046c2:	65a3      	str	r3, [r4, #88]	; 0x58
 80046c4:	e70f      	b.n	80044e6 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80046c6:	4a05      	ldr	r2, [pc, #20]	; (80046dc <HAL_ADC_IRQHandler+0x27c>)
 80046c8:	e778      	b.n	80045bc <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ca:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80046cc:	f043 0310 	orr.w	r3, r3, #16
 80046d0:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046d4:	f043 0301 	orr.w	r3, r3, #1
 80046d8:	65a3      	str	r3, [r4, #88]	; 0x58
 80046da:	e739      	b.n	8004550 <HAL_ADC_IRQHandler+0xf0>
 80046dc:	40022300 	.word	0x40022300

080046e0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80046e2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80046e4:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 80046ea:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80046ec:	d11d      	bne.n	800472a <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80046ee:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046f4:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80046f6:	680a      	ldr	r2, [r1, #0]
 80046f8:	f012 0f08 	tst.w	r2, #8
 80046fc:	68ca      	ldr	r2, [r1, #12]
 80046fe:	d01b      	beq.n	8004738 <ADC_DMAConvCplt+0x58>
 8004700:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8004704:	d10d      	bne.n	8004722 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004706:	68ca      	ldr	r2, [r1, #12]
 8004708:	0494      	lsls	r4, r2, #18
 800470a:	d40a      	bmi.n	8004722 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800470c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800470e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004712:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004714:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004716:	04d1      	lsls	r1, r2, #19
 8004718:	d403      	bmi.n	8004722 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800471a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800471c:	f042 0201 	orr.w	r2, r2, #1
 8004720:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8004722:	4618      	mov	r0, r3
 8004724:	f7fd fd6a 	bl	80021fc <HAL_ADC_ConvCpltCallback>
}
 8004728:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800472a:	06d2      	lsls	r2, r2, #27
 800472c:	d40a      	bmi.n	8004744 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800472e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004730:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004736:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004738:	0790      	lsls	r0, r2, #30
 800473a:	d0e7      	beq.n	800470c <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 800473c:	4618      	mov	r0, r3
 800473e:	f7fd fd5d 	bl	80021fc <HAL_ADC_ConvCpltCallback>
 8004742:	e7f1      	b.n	8004728 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8004744:	4618      	mov	r0, r3
 8004746:	f7ff fe89 	bl	800445c <HAL_ADC_ErrorCallback>
}
 800474a:	bd10      	pop	{r4, pc}

0800474c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800474c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800474e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004750:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004756:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004758:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800475a:	f043 0304 	orr.w	r3, r3, #4
 800475e:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004760:	f7ff fe7c 	bl	800445c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004764:	bd08      	pop	{r3, pc}
 8004766:	bf00      	nop

08004768 <HAL_ADC_ConfigChannel>:
{
 8004768:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 800476a:	2200      	movs	r2, #0
{
 800476c:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 800476e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004770:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8004774:	2a01      	cmp	r2, #1
 8004776:	f000 813b 	beq.w	80049f0 <HAL_ADC_ConfigChannel+0x288>
 800477a:	4603      	mov	r3, r0
 800477c:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800477e:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8004780:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004784:	6894      	ldr	r4, [r2, #8]
 8004786:	0764      	lsls	r4, r4, #29
 8004788:	f100 8099 	bmi.w	80048be <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800478c:	680c      	ldr	r4, [r1, #0]
 800478e:	f3c4 0513 	ubfx	r5, r4, #0, #20
 8004792:	2d00      	cmp	r5, #0
 8004794:	f040 809e 	bne.w	80048d4 <HAL_ADC_ConfigChannel+0x16c>
 8004798:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800479c:	40a0      	lsls	r0, r4
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800479e:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(*preg,
 80047a0:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80047a4:	69d6      	ldr	r6, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80047a6:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 80047aa:	4330      	orrs	r0, r6
 80047ac:	f00c 0c0c 	and.w	ip, ip, #12
 80047b0:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 80047b2:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80047b6:	f102 0530 	add.w	r5, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80047ba:	4084      	lsls	r4, r0
 80047bc:	fa0e fe00 	lsl.w	lr, lr, r0
 80047c0:	f85c 0005 	ldr.w	r0, [ip, r5]
 80047c4:	ea20 000e 	bic.w	r0, r0, lr
 80047c8:	4304      	orrs	r4, r0
 80047ca:	f84c 4005 	str.w	r4, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047ce:	6890      	ldr	r0, [r2, #8]
 80047d0:	0740      	lsls	r0, r0, #29
 80047d2:	d47d      	bmi.n	80048d0 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80047d4:	6895      	ldr	r5, [r2, #8]
 80047d6:	f015 0508 	ands.w	r5, r5, #8
 80047da:	d156      	bne.n	800488a <HAL_ADC_ConfigChannel+0x122>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80047dc:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(*preg,
 80047de:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80047e0:	f102 0614 	add.w	r6, r2, #20
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80047e4:	4fb7      	ldr	r7, [pc, #732]	; (8004ac4 <HAL_ADC_ConfigChannel+0x35c>)
 80047e6:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 80047ea:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80047ee:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 80047f2:	fa00 fe04 	lsl.w	lr, r0, r4
 80047f6:	6888      	ldr	r0, [r1, #8]
 80047f8:	fa00 f404 	lsl.w	r4, r0, r4
 80047fc:	f85c 0006 	ldr.w	r0, [ip, r6]
 8004800:	ea20 000e 	bic.w	r0, r0, lr
 8004804:	4320      	orrs	r0, r4
 8004806:	f84c 0006 	str.w	r0, [ip, r6]
 800480a:	6838      	ldr	r0, [r7, #0]
 800480c:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004810:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004814:	f000 8095 	beq.w	8004942 <HAL_ADC_ConfigChannel+0x1da>
 8004818:	68d0      	ldr	r0, [r2, #12]
 800481a:	68d6      	ldr	r6, [r2, #12]
 800481c:	06c7      	lsls	r7, r0, #27
 800481e:	f100 8107 	bmi.w	8004a30 <HAL_ADC_ConfigChannel+0x2c8>
 8004822:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8004826:	6948      	ldr	r0, [r1, #20]
 8004828:	0076      	lsls	r6, r6, #1
 800482a:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800482e:	690f      	ldr	r7, [r1, #16]
 8004830:	2f04      	cmp	r7, #4
 8004832:	f000 80e0 	beq.w	80049f6 <HAL_ADC_ConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004836:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 800483a:	6808      	ldr	r0, [r1, #0]
 800483c:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8004840:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004844:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8004848:	ea40 000c 	orr.w	r0, r0, ip
 800484c:	4330      	orrs	r0, r6
 800484e:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004852:	7e48      	ldrb	r0, [r1, #25]
 8004854:	690e      	ldr	r6, [r1, #16]
 8004856:	2801      	cmp	r0, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004858:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800485c:	bf0c      	ite	eq
 800485e:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8004862:	2700      	movne	r7, #0
 8004864:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004868:	4338      	orrs	r0, r7
 800486a:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800486e:	7e0c      	ldrb	r4, [r1, #24]
 8004870:	6908      	ldr	r0, [r1, #16]
 8004872:	2c01      	cmp	r4, #1
 8004874:	d104      	bne.n	8004880 <HAL_ADC_ConfigChannel+0x118>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004876:	f000 001f 	and.w	r0, r0, #31
 800487a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800487e:	4085      	lsls	r5, r0
 8004880:	6910      	ldr	r0, [r2, #16]
 8004882:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 8004886:	4305      	orrs	r5, r0
 8004888:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800488a:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800488c:	07c4      	lsls	r4, r0, #31
 800488e:	d414      	bmi.n	80048ba <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004890:	68ce      	ldr	r6, [r1, #12]
 8004892:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8004894:	f006 0718 	and.w	r7, r6, #24
 8004898:	488b      	ldr	r0, [pc, #556]	; (8004ac8 <HAL_ADC_ConfigChannel+0x360>)
 800489a:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 800489e:	40f8      	lsrs	r0, r7
 80048a0:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80048a4:	4020      	ands	r0, r4
 80048a6:	ea25 0507 	bic.w	r5, r5, r7
 80048aa:	4328      	orrs	r0, r5
 80048ac:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80048b0:	4886      	ldr	r0, [pc, #536]	; (8004acc <HAL_ADC_ConfigChannel+0x364>)
 80048b2:	4286      	cmp	r6, r0
 80048b4:	d04d      	beq.n	8004952 <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80048b6:	2c00      	cmp	r4, #0
 80048b8:	db15      	blt.n	80048e6 <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048ba:	2000      	movs	r0, #0
 80048bc:	e003      	b.n	80048c6 <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048c0:	f042 0220 	orr.w	r2, r2, #32
 80048c4:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80048cc:	b003      	add	sp, #12
 80048ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048d0:	6890      	ldr	r0, [r2, #8]
 80048d2:	e7da      	b.n	800488a <HAL_ADC_ConfigChannel+0x122>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d4:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80048d8:	b115      	cbz	r5, 80048e0 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80048da:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80048de:	40a8      	lsls	r0, r5
 80048e0:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80048e4:	e75b      	b.n	800479e <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048e6:	497a      	ldr	r1, [pc, #488]	; (8004ad0 <HAL_ADC_ConfigChannel+0x368>)
 80048e8:	428a      	cmp	r2, r1
 80048ea:	f000 80c7 	beq.w	8004a7c <HAL_ADC_ConfigChannel+0x314>
 80048ee:	f501 7180 	add.w	r1, r1, #256	; 0x100
 80048f2:	428a      	cmp	r2, r1
 80048f4:	f000 80c2 	beq.w	8004a7c <HAL_ADC_ConfigChannel+0x314>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80048f8:	4d76      	ldr	r5, [pc, #472]	; (8004ad4 <HAL_ADC_ConfigChannel+0x36c>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80048fa:	4877      	ldr	r0, [pc, #476]	; (8004ad8 <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80048fc:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80048fe:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004900:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004904:	43c0      	mvns	r0, r0
 8004906:	f000 0001 	and.w	r0, r0, #1
 800490a:	2800      	cmp	r0, #0
 800490c:	f000 80c5 	beq.w	8004a9a <HAL_ADC_ConfigChannel+0x332>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004910:	4872      	ldr	r0, [pc, #456]	; (8004adc <HAL_ADC_ConfigChannel+0x374>)
 8004912:	4284      	cmp	r4, r0
 8004914:	f000 810e 	beq.w	8004b34 <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004918:	4871      	ldr	r0, [pc, #452]	; (8004ae0 <HAL_ADC_ConfigChannel+0x378>)
 800491a:	4284      	cmp	r4, r0
 800491c:	f000 812d 	beq.w	8004b7a <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004920:	4870      	ldr	r0, [pc, #448]	; (8004ae4 <HAL_ADC_ConfigChannel+0x37c>)
 8004922:	4284      	cmp	r4, r0
 8004924:	d1c9      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 8004926:	0249      	lsls	r1, r1, #9
 8004928:	d4c7      	bmi.n	80048ba <HAL_ADC_ConfigChannel+0x152>
 800492a:	496b      	ldr	r1, [pc, #428]	; (8004ad8 <HAL_ADC_ConfigChannel+0x370>)
 800492c:	428a      	cmp	r2, r1
 800492e:	d1c4      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004930:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004932:	2000      	movs	r0, #0
 8004934:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004938:	4332      	orrs	r2, r6
 800493a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800493e:	60aa      	str	r2, [r5, #8]
}
 8004940:	e7c1      	b.n	80048c6 <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004942:	68d6      	ldr	r6, [r2, #12]
 8004944:	6948      	ldr	r0, [r1, #20]
 8004946:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800494a:	0076      	lsls	r6, r6, #1
 800494c:	fa00 f606 	lsl.w	r6, r0, r6
 8004950:	e76d      	b.n	800482e <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004952:	2f00      	cmp	r7, #0
 8004954:	d073      	beq.n	8004a3e <HAL_ADC_ConfigChannel+0x2d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004956:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 800495a:	2800      	cmp	r0, #0
 800495c:	f000 80c6 	beq.w	8004aec <HAL_ADC_ConfigChannel+0x384>
  return __builtin_clz(value);
 8004960:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004964:	3001      	adds	r0, #1
 8004966:	f000 001f 	and.w	r0, r0, #31
 800496a:	2809      	cmp	r0, #9
 800496c:	f240 80be 	bls.w	8004aec <HAL_ADC_ConfigChannel+0x384>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004970:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8004974:	2800      	cmp	r0, #0
 8004976:	f000 8114 	beq.w	8004ba2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800497a:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800497e:	3001      	adds	r0, #1
 8004980:	0680      	lsls	r0, r0, #26
 8004982:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004986:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800498a:	2d00      	cmp	r5, #0
 800498c:	f000 8107 	beq.w	8004b9e <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8004990:	fab5 f585 	clz	r5, r5
 8004994:	2601      	movs	r6, #1
 8004996:	3501      	adds	r5, #1
 8004998:	f005 051f 	and.w	r5, r5, #31
 800499c:	fa06 f505 	lsl.w	r5, r6, r5
 80049a0:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a2:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80049a6:	2c00      	cmp	r4, #0
 80049a8:	f000 80f7 	beq.w	8004b9a <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 80049ac:	fab4 f484 	clz	r4, r4
 80049b0:	f06f 061d 	mvn.w	r6, #29
 80049b4:	1c60      	adds	r0, r4, #1
 80049b6:	f000 041f 	and.w	r4, r0, #31
 80049ba:	2003      	movs	r0, #3
 80049bc:	fb10 6004 	smlabb	r0, r0, r4, r6
 80049c0:	0500      	lsls	r0, r0, #20
 80049c2:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049c6:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 80049c8:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80049ca:	f102 0514 	add.w	r5, r2, #20
 80049ce:	0dc6      	lsrs	r6, r0, #23
  MODIFY_REG(*preg,
 80049d0:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80049d4:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80049d8:	fa04 f700 	lsl.w	r7, r4, r0
 80049dc:	5974      	ldr	r4, [r6, r5]
 80049de:	ea24 0407 	bic.w	r4, r4, r7
 80049e2:	688f      	ldr	r7, [r1, #8]
 80049e4:	fa07 f000 	lsl.w	r0, r7, r0
 80049e8:	4320      	orrs	r0, r4
 80049ea:	5170      	str	r0, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80049ec:	680c      	ldr	r4, [r1, #0]
}
 80049ee:	e762      	b.n	80048b6 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 80049f0:	2002      	movs	r0, #2
}
 80049f2:	b003      	add	sp, #12
 80049f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80049f6:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80049f8:	680c      	ldr	r4, [r1, #0]
 80049fa:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80049fe:	06a5      	lsls	r5, r4, #26
 8004a00:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8004a04:	d030      	beq.n	8004a68 <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004a06:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8004a08:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004a0c:	4285      	cmp	r5, r0
 8004a0e:	d026      	beq.n	8004a5e <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004a10:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004a12:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004a16:	4285      	cmp	r5, r0
 8004a18:	d02b      	beq.n	8004a72 <HAL_ADC_ConfigChannel+0x30a>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004a1a:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8004a1c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004a20:	4285      	cmp	r5, r0
 8004a22:	f47f af32 	bne.w	800488a <HAL_ADC_ConfigChannel+0x122>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004a26:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8004a28:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a2c:	66d0      	str	r0, [r2, #108]	; 0x6c
 8004a2e:	e72c      	b.n	800488a <HAL_ADC_ConfigChannel+0x122>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004a30:	0876      	lsrs	r6, r6, #1
 8004a32:	6948      	ldr	r0, [r1, #20]
 8004a34:	f006 0608 	and.w	r6, r6, #8
 8004a38:	fa00 f606 	lsl.w	r6, r0, r6
 8004a3c:	e6f7      	b.n	800482e <HAL_ADC_ConfigChannel+0xc6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a3e:	0ea4      	lsrs	r4, r4, #26
 8004a40:	3401      	adds	r4, #1
 8004a42:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a46:	2e09      	cmp	r6, #9
 8004a48:	d82d      	bhi.n	8004aa6 <HAL_ADC_ConfigChannel+0x33e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a4a:	06a5      	lsls	r5, r4, #26
 8004a4c:	2001      	movs	r0, #1
 8004a4e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004a52:	40b0      	lsls	r0, r6
 8004a54:	4305      	orrs	r5, r0
 8004a56:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004a5a:	0500      	lsls	r0, r0, #20
 8004a5c:	e7b3      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x25e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004a5e:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8004a60:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a64:	6650      	str	r0, [r2, #100]	; 0x64
 8004a66:	e7d3      	b.n	8004a10 <HAL_ADC_ConfigChannel+0x2a8>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004a68:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004a6a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a6e:	6610      	str	r0, [r2, #96]	; 0x60
 8004a70:	e7c9      	b.n	8004a06 <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004a72:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8004a74:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a78:	6690      	str	r0, [r2, #104]	; 0x68
 8004a7a:	e7ce      	b.n	8004a1a <HAL_ADC_ConfigChannel+0x2b2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a7c:	4814      	ldr	r0, [pc, #80]	; (8004ad0 <HAL_ADC_ConfigChannel+0x368>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004a7e:	4d1a      	ldr	r5, [pc, #104]	; (8004ae8 <HAL_ADC_ConfigChannel+0x380>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a80:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004a84:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a86:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 8004a8a:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a8c:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004a8e:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 8004a92:	43c0      	mvns	r0, r0
 8004a94:	f000 0001 	and.w	r0, r0, #1
 8004a98:	e737      	b.n	800490a <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a9a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004a9c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a9e:	f042 0220 	orr.w	r2, r2, #32
 8004aa2:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004aa4:	e70f      	b.n	80048c6 <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004aa6:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004aaa:	06a5      	lsls	r5, r4, #26
 8004aac:	2401      	movs	r4, #1
 8004aae:	381e      	subs	r0, #30
 8004ab0:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004ab4:	fa04 f606 	lsl.w	r6, r4, r6
 8004ab8:	0500      	lsls	r0, r0, #20
 8004aba:	4335      	orrs	r5, r6
 8004abc:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004ac0:	e781      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x25e>
 8004ac2:	bf00      	nop
 8004ac4:	5c001000 	.word	0x5c001000
 8004ac8:	000fffff 	.word	0x000fffff
 8004acc:	47ff0000 	.word	0x47ff0000
 8004ad0:	40022000 	.word	0x40022000
 8004ad4:	58026300 	.word	0x58026300
 8004ad8:	58026000 	.word	0x58026000
 8004adc:	cb840000 	.word	0xcb840000
 8004ae0:	c7520000 	.word	0xc7520000
 8004ae4:	cfb80000 	.word	0xcfb80000
 8004ae8:	40022300 	.word	0x40022300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aec:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d05e      	beq.n	8004bb2 <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8004af4:	fab0 f080 	clz	r0, r0
 8004af8:	3001      	adds	r0, #1
 8004afa:	0680      	lsls	r0, r0, #26
 8004afc:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b00:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004b04:	2d00      	cmp	r5, #0
 8004b06:	d052      	beq.n	8004bae <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8004b08:	fab5 f585 	clz	r5, r5
 8004b0c:	2601      	movs	r6, #1
 8004b0e:	3501      	adds	r5, #1
 8004b10:	f005 051f 	and.w	r5, r5, #31
 8004b14:	fa06 f505 	lsl.w	r5, r6, r5
 8004b18:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b1a:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004b1e:	2c00      	cmp	r4, #0
 8004b20:	d042      	beq.n	8004ba8 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8004b22:	fab4 f484 	clz	r4, r4
 8004b26:	3401      	adds	r4, #1
 8004b28:	f004 041f 	and.w	r4, r4, #31
 8004b2c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004b30:	0520      	lsls	r0, r4, #20
 8004b32:	e748      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x25e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b34:	0208      	lsls	r0, r1, #8
 8004b36:	f53f aec0 	bmi.w	80048ba <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b3a:	491f      	ldr	r1, [pc, #124]	; (8004bb8 <HAL_ADC_ConfigChannel+0x450>)
 8004b3c:	428a      	cmp	r2, r1
 8004b3e:	f47f aebc 	bne.w	80048ba <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b42:	4a1e      	ldr	r2, [pc, #120]	; (8004bbc <HAL_ADC_ConfigChannel+0x454>)
 8004b44:	481e      	ldr	r0, [pc, #120]	; (8004bc0 <HAL_ADC_ConfigChannel+0x458>)
 8004b46:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004b48:	68a9      	ldr	r1, [r5, #8]
 8004b4a:	0992      	lsrs	r2, r2, #6
 8004b4c:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8004b50:	fba0 0202 	umull	r0, r2, r0, r2
 8004b54:	4331      	orrs	r1, r6
 8004b56:	0992      	lsrs	r2, r2, #6
 8004b58:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8004b5c:	3201      	adds	r2, #1
 8004b5e:	60a9      	str	r1, [r5, #8]
 8004b60:	0052      	lsls	r2, r2, #1
 8004b62:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8004b64:	9a01      	ldr	r2, [sp, #4]
 8004b66:	2a00      	cmp	r2, #0
 8004b68:	f43f aea7 	beq.w	80048ba <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 8004b6c:	9a01      	ldr	r2, [sp, #4]
 8004b6e:	3a01      	subs	r2, #1
 8004b70:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8004b72:	9a01      	ldr	r2, [sp, #4]
 8004b74:	2a00      	cmp	r2, #0
 8004b76:	d1f9      	bne.n	8004b6c <HAL_ADC_ConfigChannel+0x404>
 8004b78:	e69f      	b.n	80048ba <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b7a:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 8004b7e:	f47f ae9c 	bne.w	80048ba <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b82:	490d      	ldr	r1, [pc, #52]	; (8004bb8 <HAL_ADC_ConfigChannel+0x450>)
 8004b84:	428a      	cmp	r2, r1
 8004b86:	f47f ae98 	bne.w	80048ba <HAL_ADC_ConfigChannel+0x152>
 8004b8a:	68aa      	ldr	r2, [r5, #8]
 8004b8c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8004b90:	4332      	orrs	r2, r6
 8004b92:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004b96:	60aa      	str	r2, [r5, #8]
}
 8004b98:	e695      	b.n	80048c6 <HAL_ADC_ConfigChannel+0x15e>
 8004b9a:	480a      	ldr	r0, [pc, #40]	; (8004bc4 <HAL_ADC_ConfigChannel+0x45c>)
 8004b9c:	e713      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x25e>
 8004b9e:	2502      	movs	r5, #2
 8004ba0:	e6fe      	b.n	80049a0 <HAL_ADC_ConfigChannel+0x238>
 8004ba2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8004ba6:	e6ee      	b.n	8004986 <HAL_ADC_ConfigChannel+0x21e>
 8004ba8:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004bac:	e70b      	b.n	80049c6 <HAL_ADC_ConfigChannel+0x25e>
 8004bae:	2502      	movs	r5, #2
 8004bb0:	e7b2      	b.n	8004b18 <HAL_ADC_ConfigChannel+0x3b0>
 8004bb2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8004bb6:	e7a3      	b.n	8004b00 <HAL_ADC_ConfigChannel+0x398>
 8004bb8:	58026000 	.word	0x58026000
 8004bbc:	240001ec 	.word	0x240001ec
 8004bc0:	053e2d63 	.word	0x053e2d63
 8004bc4:	fe500000 	.word	0xfe500000

08004bc8 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8004bc8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8004bcc:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8004bce:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8004bd0:	2a01      	cmp	r2, #1
 8004bd2:	f000 80f3 	beq.w	8004dbc <HAL_ADC_AnalogWDGConfig+0x1f4>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004bd6:	681a      	ldr	r2, [r3, #0]
{
 8004bd8:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 8004bda:	2401      	movs	r4, #1
 8004bdc:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004be0:	6894      	ldr	r4, [r2, #8]
 8004be2:	0765      	lsls	r5, r4, #29
 8004be4:	d428      	bmi.n	8004c38 <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004be6:	6894      	ldr	r4, [r2, #8]
 8004be8:	0724      	lsls	r4, r4, #28
 8004bea:	d426      	bmi.n	8004c3a <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004bec:	680c      	ldr	r4, [r1, #0]
 8004bee:	4db8      	ldr	r5, [pc, #736]	; (8004ed0 <HAL_ADC_AnalogWDGConfig+0x308>)
 8004bf0:	42ac      	cmp	r4, r5
 8004bf2:	f000 80a0 	beq.w	8004d36 <HAL_ADC_AnalogWDGConfig+0x16e>
      switch (AnalogWDGConfig->WatchdogMode)
 8004bf6:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8004bfa:	d02e      	beq.n	8004c5a <HAL_ADC_AnalogWDGConfig+0x92>
 8004bfc:	d827      	bhi.n	8004c4e <HAL_ADC_AnalogWDGConfig+0x86>
 8004bfe:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8004c02:	d02a      	beq.n	8004c5a <HAL_ADC_AnalogWDGConfig+0x92>
 8004c04:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004c08:	d027      	beq.n	8004c5a <HAL_ADC_AnalogWDGConfig+0x92>
 8004c0a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8004c0e:	d024      	beq.n	8004c5a <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8004c10:	f004 0001 	and.w	r0, r4, #1
 8004c14:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 8004c18:	4eae      	ldr	r6, [pc, #696]	; (8004ed4 <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8004c1a:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 8004c1e:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8004c20:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8004c24:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 8004c28:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8004c2c:	ea24 0406 	bic.w	r4, r4, r6
 8004c30:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004c34:	680c      	ldr	r4, [r1, #0]
}
 8004c36:	e023      	b.n	8004c80 <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c38:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c3a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004c3c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c3e:	f042 0220 	orr.w	r2, r2, #32
 8004c42:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004c4a:	bc70      	pop	{r4, r5, r6}
 8004c4c:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8004c4e:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004c52:	d002      	beq.n	8004c5a <HAL_ADC_AnalogWDGConfig+0x92>
 8004c54:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8004c58:	d1da      	bne.n	8004c10 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004c5a:	489f      	ldr	r0, [pc, #636]	; (8004ed8 <HAL_ADC_AnalogWDGConfig+0x310>)
 8004c5c:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004c5e:	6888      	ldr	r0, [r1, #8]
 8004c60:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004c64:	f000 80cb 	beq.w	8004dfe <HAL_ADC_AnalogWDGConfig+0x236>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004c68:	2d00      	cmp	r5, #0
 8004c6a:	f040 80df 	bne.w	8004e2c <HAL_ADC_AnalogWDGConfig+0x264>
 8004c6e:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004c72:	2501      	movs	r5, #1
 8004c74:	4085      	lsls	r5, r0
 8004c76:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8004c7a:	4328      	orrs	r0, r5
 8004c7c:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004c80:	4896      	ldr	r0, [pc, #600]	; (8004edc <HAL_ADC_AnalogWDGConfig+0x314>)
 8004c82:	6800      	ldr	r0, [r0, #0]
 8004c84:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004c88:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004c8c:	68d0      	ldr	r0, [r2, #12]
 8004c8e:	d04b      	beq.n	8004d28 <HAL_ADC_AnalogWDGConfig+0x160>
 8004c90:	f010 0f10 	tst.w	r0, #16
 8004c94:	68d0      	ldr	r0, [r2, #12]
 8004c96:	d047      	beq.n	8004d28 <HAL_ADC_AnalogWDGConfig+0x160>
 8004c98:	0840      	lsrs	r0, r0, #1
 8004c9a:	690d      	ldr	r5, [r1, #16]
 8004c9c:	f000 0008 	and.w	r0, r0, #8
 8004ca0:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004ca4:	4d8d      	ldr	r5, [pc, #564]	; (8004edc <HAL_ADC_AnalogWDGConfig+0x314>)
 8004ca6:	682d      	ldr	r5, [r5, #0]
 8004ca8:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 8004cac:	68d5      	ldr	r5, [r2, #12]
 8004cae:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 8004cb2:	d031      	beq.n	8004d18 <HAL_ADC_AnalogWDGConfig+0x150>
 8004cb4:	f015 0f10 	tst.w	r5, #16
 8004cb8:	68d5      	ldr	r5, [r2, #12]
 8004cba:	d02d      	beq.n	8004d18 <HAL_ADC_AnalogWDGConfig+0x150>
 8004cbc:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8004cc0:	694d      	ldr	r5, [r1, #20]
 8004cc2:	f00c 0c08 	and.w	ip, ip, #8
 8004cc6:	fa05 fc0c 	lsl.w	ip, r5, ip
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8004cca:	4d83      	ldr	r5, [pc, #524]	; (8004ed8 <HAL_ADC_AnalogWDGConfig+0x310>)
 8004ccc:	42ac      	cmp	r4, r5
 8004cce:	d077      	beq.n	8004dc0 <HAL_ADC_AnalogWDGConfig+0x1f8>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004cd0:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 8004cd4:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004cd8:	ea44 040c 	orr.w	r4, r4, ip
 8004cdc:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004ce0:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8004ce4:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004ce8:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004cea:	f44f 7400 	mov.w	r4, #512	; 0x200
 8004cee:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004cf2:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004cf4:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8004cf8:	6558      	str	r0, [r3, #84]	; 0x54
 8004cfa:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8004cfc:	7b09      	ldrb	r1, [r1, #12]
 8004cfe:	2901      	cmp	r1, #1
 8004d00:	f000 808e 	beq.w	8004e20 <HAL_ADC_AnalogWDGConfig+0x258>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004d04:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d06:	2000      	movs	r0, #0
 8004d08:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8004d0c:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004d14:	bc70      	pop	{r4, r5, r6}
 8004d16:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004d18:	f3c5 0c82 	ubfx	ip, r5, #2, #3
 8004d1c:	694d      	ldr	r5, [r1, #20]
 8004d1e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8004d22:	fa05 fc0c 	lsl.w	ip, r5, ip
 8004d26:	e7d0      	b.n	8004cca <HAL_ADC_AnalogWDGConfig+0x102>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004d28:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004d2c:	690d      	ldr	r5, [r1, #16]
 8004d2e:	0040      	lsls	r0, r0, #1
 8004d30:	fa05 f000 	lsl.w	r0, r5, r0
 8004d34:	e7b6      	b.n	8004ca4 <HAL_ADC_AnalogWDGConfig+0xdc>
      switch (AnalogWDGConfig->WatchdogMode)
 8004d36:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8004d3a:	f000 80f0 	beq.w	8004f1e <HAL_ADC_AnalogWDGConfig+0x356>
 8004d3e:	d82a      	bhi.n	8004d96 <HAL_ADC_AnalogWDGConfig+0x1ce>
 8004d40:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8004d44:	f000 80e0 	beq.w	8004f08 <HAL_ADC_AnalogWDGConfig+0x340>
 8004d48:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004d4c:	d118      	bne.n	8004d80 <HAL_ADC_AnalogWDGConfig+0x1b8>
  MODIFY_REG(*preg,
 8004d4e:	68d4      	ldr	r4, [r2, #12]
 8004d50:	4863      	ldr	r0, [pc, #396]	; (8004ee0 <HAL_ADC_AnalogWDGConfig+0x318>)
 8004d52:	4020      	ands	r0, r4
 8004d54:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8004d58:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004d5a:	4860      	ldr	r0, [pc, #384]	; (8004edc <HAL_ADC_AnalogWDGConfig+0x314>)
 8004d5c:	6800      	ldr	r0, [r0, #0]
 8004d5e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004d62:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004d66:	68d0      	ldr	r0, [r2, #12]
 8004d68:	d069      	beq.n	8004e3e <HAL_ADC_AnalogWDGConfig+0x276>
 8004d6a:	f010 0f10 	tst.w	r0, #16
 8004d6e:	690d      	ldr	r5, [r1, #16]
 8004d70:	68d0      	ldr	r0, [r2, #12]
 8004d72:	f040 8099 	bne.w	8004ea8 <HAL_ADC_AnalogWDGConfig+0x2e0>
 8004d76:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004d7a:	0040      	lsls	r0, r0, #1
 8004d7c:	4085      	lsls	r5, r0
 8004d7e:	e063      	b.n	8004e48 <HAL_ADC_AnalogWDGConfig+0x280>
      switch (AnalogWDGConfig->WatchdogMode)
 8004d80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8004d84:	f040 80b4 	bne.w	8004ef0 <HAL_ADC_AnalogWDGConfig+0x328>
 8004d88:	68d4      	ldr	r4, [r2, #12]
 8004d8a:	4855      	ldr	r0, [pc, #340]	; (8004ee0 <HAL_ADC_AnalogWDGConfig+0x318>)
 8004d8c:	4020      	ands	r0, r4
 8004d8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004d92:	60d0      	str	r0, [r2, #12]
}
 8004d94:	e7e1      	b.n	8004d5a <HAL_ADC_AnalogWDGConfig+0x192>
 8004d96:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004d9a:	f000 80ae 	beq.w	8004efa <HAL_ADC_AnalogWDGConfig+0x332>
 8004d9e:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8004da2:	f040 80a5 	bne.w	8004ef0 <HAL_ADC_AnalogWDGConfig+0x328>
  MODIFY_REG(*preg,
 8004da6:	68d5      	ldr	r5, [r2, #12]
 8004da8:	6888      	ldr	r0, [r1, #8]
 8004daa:	4c4d      	ldr	r4, [pc, #308]	; (8004ee0 <HAL_ADC_AnalogWDGConfig+0x318>)
 8004dac:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004db0:	402c      	ands	r4, r5
 8004db2:	4320      	orrs	r0, r4
 8004db4:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 8004db8:	60d0      	str	r0, [r2, #12]
}
 8004dba:	e7ce      	b.n	8004d5a <HAL_ADC_AnalogWDGConfig+0x192>
  __HAL_LOCK(hadc);
 8004dbc:	2002      	movs	r0, #2
}
 8004dbe:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004dc0:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8004dc4:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004dc8:	ea44 040c 	orr.w	r4, r4, ip
 8004dcc:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004dd0:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8004dd4:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004dd8:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004dda:	f44f 7480 	mov.w	r4, #256	; 0x100
 8004dde:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004de2:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004de4:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8004de8:	6558      	str	r0, [r3, #84]	; 0x54
 8004dea:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8004dec:	7b09      	ldrb	r1, [r1, #12]
 8004dee:	2901      	cmp	r1, #1
 8004df0:	d078      	beq.n	8004ee4 <HAL_ADC_AnalogWDGConfig+0x31c>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004df2:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004df4:	2000      	movs	r0, #0
 8004df6:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004dfa:	6051      	str	r1, [r2, #4]
}
 8004dfc:	e722      	b.n	8004c44 <HAL_ADC_AnalogWDGConfig+0x7c>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004dfe:	2d00      	cmp	r5, #0
 8004e00:	d05e      	beq.n	8004ec0 <HAL_ADC_AnalogWDGConfig+0x2f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e02:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004e06:	2800      	cmp	r0, #0
 8004e08:	f000 8094 	beq.w	8004f34 <HAL_ADC_AnalogWDGConfig+0x36c>
  return __builtin_clz(value);
 8004e0c:	fab0 f080 	clz	r0, r0
 8004e10:	2501      	movs	r5, #1
 8004e12:	4085      	lsls	r5, r0
 8004e14:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 8004e18:	4328      	orrs	r0, r5
 8004e1a:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8004e1e:	e72f      	b.n	8004c80 <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004e20:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e22:	2000      	movs	r0, #0
 8004e24:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004e28:	6051      	str	r1, [r2, #4]
}
 8004e2a:	e70b      	b.n	8004c44 <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004e30:	2800      	cmp	r0, #0
 8004e32:	d04a      	beq.n	8004eca <HAL_ADC_AnalogWDGConfig+0x302>
  return __builtin_clz(value);
 8004e34:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004e38:	2501      	movs	r5, #1
 8004e3a:	4085      	lsls	r5, r0
 8004e3c:	e71b      	b.n	8004c76 <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004e3e:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004e42:	690d      	ldr	r5, [r1, #16]
 8004e44:	0040      	lsls	r0, r0, #1
 8004e46:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004e48:	4824      	ldr	r0, [pc, #144]	; (8004edc <HAL_ADC_AnalogWDGConfig+0x314>)
 8004e4a:	6800      	ldr	r0, [r0, #0]
 8004e4c:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004e50:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004e54:	68d0      	ldr	r0, [r2, #12]
 8004e56:	d003      	beq.n	8004e60 <HAL_ADC_AnalogWDGConfig+0x298>
 8004e58:	f010 0f10 	tst.w	r0, #16
 8004e5c:	68d0      	ldr	r0, [r2, #12]
 8004e5e:	d128      	bne.n	8004eb2 <HAL_ADC_AnalogWDGConfig+0x2ea>
 8004e60:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004e64:	694c      	ldr	r4, [r1, #20]
 8004e66:	0040      	lsls	r0, r0, #1
 8004e68:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004e6c:	6a14      	ldr	r4, [r2, #32]
 8004e6e:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004e72:	4304      	orrs	r4, r0
 8004e74:	6214      	str	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004e76:	2480      	movs	r4, #128	; 0x80
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004e78:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004e7a:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8004e7e:	4328      	orrs	r0, r5
 8004e80:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004e82:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004e84:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8004e88:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e8a:	2000      	movs	r0, #0
 8004e8c:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8004e8e:	7b09      	ldrb	r1, [r1, #12]
 8004e90:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004e92:	6851      	ldr	r1, [r2, #4]
 8004e94:	bf0c      	ite	eq
 8004e96:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004e98:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 8004e9c:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004ea4:	bc70      	pop	{r4, r5, r6}
 8004ea6:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004ea8:	0840      	lsrs	r0, r0, #1
 8004eaa:	f000 0008 	and.w	r0, r0, #8
 8004eae:	4085      	lsls	r5, r0
 8004eb0:	e7ca      	b.n	8004e48 <HAL_ADC_AnalogWDGConfig+0x280>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004eb2:	0840      	lsrs	r0, r0, #1
 8004eb4:	694c      	ldr	r4, [r1, #20]
 8004eb6:	f000 0008 	and.w	r0, r0, #8
 8004eba:	fa04 f000 	lsl.w	r0, r4, r0
 8004ebe:	e7d5      	b.n	8004e6c <HAL_ADC_AnalogWDGConfig+0x2a4>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004ec0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004ec4:	2501      	movs	r5, #1
 8004ec6:	4085      	lsls	r5, r0
 8004ec8:	e7a4      	b.n	8004e14 <HAL_ADC_AnalogWDGConfig+0x24c>
 8004eca:	2501      	movs	r5, #1
 8004ecc:	e6d3      	b.n	8004c76 <HAL_ADC_AnalogWDGConfig+0xae>
 8004ece:	bf00      	nop
 8004ed0:	7dc00000 	.word	0x7dc00000
 8004ed4:	7dcfffff 	.word	0x7dcfffff
 8004ed8:	001fffff 	.word	0x001fffff
 8004edc:	5c001000 	.word	0x5c001000
 8004ee0:	823fffff 	.word	0x823fffff
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004ee4:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ee6:	2000      	movs	r0, #0
 8004ee8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004eec:	6051      	str	r1, [r2, #4]
}
 8004eee:	e6a9      	b.n	8004c44 <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8004ef0:	68d4      	ldr	r4, [r2, #12]
 8004ef2:	4811      	ldr	r0, [pc, #68]	; (8004f38 <HAL_ADC_AnalogWDGConfig+0x370>)
 8004ef4:	4020      	ands	r0, r4
 8004ef6:	60d0      	str	r0, [r2, #12]
}
 8004ef8:	e72f      	b.n	8004d5a <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8004efa:	68d4      	ldr	r4, [r2, #12]
 8004efc:	480e      	ldr	r0, [pc, #56]	; (8004f38 <HAL_ADC_AnalogWDGConfig+0x370>)
 8004efe:	4020      	ands	r0, r4
 8004f00:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8004f04:	60d0      	str	r0, [r2, #12]
}
 8004f06:	e728      	b.n	8004d5a <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8004f08:	68d5      	ldr	r5, [r2, #12]
 8004f0a:	6888      	ldr	r0, [r1, #8]
 8004f0c:	4c0a      	ldr	r4, [pc, #40]	; (8004f38 <HAL_ADC_AnalogWDGConfig+0x370>)
 8004f0e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004f12:	402c      	ands	r4, r5
 8004f14:	4320      	orrs	r0, r4
 8004f16:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8004f1a:	60d0      	str	r0, [r2, #12]
}
 8004f1c:	e71d      	b.n	8004d5a <HAL_ADC_AnalogWDGConfig+0x192>
  MODIFY_REG(*preg,
 8004f1e:	68d5      	ldr	r5, [r2, #12]
 8004f20:	6888      	ldr	r0, [r1, #8]
 8004f22:	4c05      	ldr	r4, [pc, #20]	; (8004f38 <HAL_ADC_AnalogWDGConfig+0x370>)
 8004f24:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004f28:	402c      	ands	r4, r5
 8004f2a:	4320      	orrs	r0, r4
 8004f2c:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8004f30:	60d0      	str	r0, [r2, #12]
}
 8004f32:	e712      	b.n	8004d5a <HAL_ADC_AnalogWDGConfig+0x192>
 8004f34:	2501      	movs	r5, #1
 8004f36:	e76d      	b.n	8004e14 <HAL_ADC_AnalogWDGConfig+0x24c>
 8004f38:	823fffff 	.word	0x823fffff

08004f3c <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f3c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f3e:	689a      	ldr	r2, [r3, #8]
 8004f40:	07d1      	lsls	r1, r2, #31
 8004f42:	d501      	bpl.n	8004f48 <ADC_Enable+0xc>
  return HAL_OK;
 8004f44:	2000      	movs	r0, #0
}
 8004f46:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004f48:	6899      	ldr	r1, [r3, #8]
 8004f4a:	4a21      	ldr	r2, [pc, #132]	; (8004fd0 <ADC_Enable+0x94>)
 8004f4c:	4211      	tst	r1, r2
{
 8004f4e:	b570      	push	{r4, r5, r6, lr}
 8004f50:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004f52:	d12c      	bne.n	8004fae <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8004f54:	6899      	ldr	r1, [r3, #8]
 8004f56:	4a1f      	ldr	r2, [pc, #124]	; (8004fd4 <ADC_Enable+0x98>)
 8004f58:	400a      	ands	r2, r1
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8004f60:	f7ff fa2c 	bl	80043bc <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	4a1c      	ldr	r2, [pc, #112]	; (8004fd8 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8004f68:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d028      	beq.n	8004fc0 <ADC_Enable+0x84>
 8004f6e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d024      	beq.n	8004fc0 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004f76:	4a19      	ldr	r2, [pc, #100]	; (8004fdc <ADC_Enable+0xa0>)
 8004f78:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	07d6      	lsls	r6, r2, #31
 8004f7e:	d414      	bmi.n	8004faa <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8004f80:	4e14      	ldr	r6, [pc, #80]	; (8004fd4 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f82:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f84:	07d0      	lsls	r0, r2, #31
 8004f86:	d404      	bmi.n	8004f92 <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	4032      	ands	r2, r6
 8004f8c:	f042 0201 	orr.w	r2, r2, #1
 8004f90:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004f92:	f7ff fa13 	bl	80043bc <HAL_GetTick>
 8004f96:	1b43      	subs	r3, r0, r5
 8004f98:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f9a:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004f9c:	d902      	bls.n	8004fa4 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	07d1      	lsls	r1, r2, #31
 8004fa2:	d504      	bpl.n	8004fae <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	07d2      	lsls	r2, r2, #31
 8004fa8:	d5eb      	bpl.n	8004f82 <ADC_Enable+0x46>
  return HAL_OK;
 8004faa:	2000      	movs	r0, #0
}
 8004fac:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fae:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8004fb0:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fb2:	f043 0310 	orr.w	r3, r3, #16
 8004fb6:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fba:	4303      	orrs	r3, r0
 8004fbc:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8004fbe:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004fc0:	4a07      	ldr	r2, [pc, #28]	; (8004fe0 <ADC_Enable+0xa4>)
 8004fc2:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004fc4:	06d2      	lsls	r2, r2, #27
 8004fc6:	d0d8      	beq.n	8004f7a <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004fc8:	4a06      	ldr	r2, [pc, #24]	; (8004fe4 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d1d5      	bne.n	8004f7a <ADC_Enable+0x3e>
 8004fce:	e7ec      	b.n	8004faa <ADC_Enable+0x6e>
 8004fd0:	8000003f 	.word	0x8000003f
 8004fd4:	7fffffc0 	.word	0x7fffffc0
 8004fd8:	40022000 	.word	0x40022000
 8004fdc:	58026300 	.word	0x58026300
 8004fe0:	40022300 	.word	0x40022300
 8004fe4:	40022100 	.word	0x40022100

08004fe8 <ADC_Disable>:
{
 8004fe8:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004fea:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	0795      	lsls	r5, r2, #30
 8004ff0:	d502      	bpl.n	8004ff8 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ff2:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8004ff4:	2000      	movs	r0, #0
}
 8004ff6:	bd38      	pop	{r3, r4, r5, pc}
 8004ff8:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004ffa:	07d4      	lsls	r4, r2, #31
 8004ffc:	d529      	bpl.n	8005052 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	4604      	mov	r4, r0
 8005002:	f002 020d 	and.w	r2, r2, #13
 8005006:	2a01      	cmp	r2, #1
 8005008:	d008      	beq.n	800501c <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800500a:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800500c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800500e:	f043 0310 	orr.w	r3, r3, #16
 8005012:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005014:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005016:	4303      	orrs	r3, r0
 8005018:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800501a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 800501c:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800501e:	2103      	movs	r1, #3
 8005020:	4a0d      	ldr	r2, [pc, #52]	; (8005058 <ADC_Disable+0x70>)
 8005022:	4002      	ands	r2, r0
 8005024:	f042 0202 	orr.w	r2, r2, #2
 8005028:	609a      	str	r2, [r3, #8]
 800502a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800502c:	f7ff f9c6 	bl	80043bc <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005030:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8005032:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	07d9      	lsls	r1, r3, #31
 8005038:	d50b      	bpl.n	8005052 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800503a:	f7ff f9bf 	bl	80043bc <HAL_GetTick>
 800503e:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005040:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005042:	2802      	cmp	r0, #2
 8005044:	d902      	bls.n	800504c <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	07d2      	lsls	r2, r2, #31
 800504a:	d4de      	bmi.n	800500a <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	07db      	lsls	r3, r3, #31
 8005050:	d4f3      	bmi.n	800503a <ADC_Disable+0x52>
  return HAL_OK;
 8005052:	2000      	movs	r0, #0
}
 8005054:	bd38      	pop	{r3, r4, r5, pc}
 8005056:	bf00      	nop
 8005058:	7fffffc0 	.word	0x7fffffc0

0800505c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800505c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800505e:	4a56      	ldr	r2, [pc, #344]	; (80051b8 <ADC_ConfigureBoostMode+0x15c>)
{
 8005060:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005062:	6803      	ldr	r3, [r0, #0]
 8005064:	4293      	cmp	r3, r2
 8005066:	d025      	beq.n	80050b4 <ADC_ConfigureBoostMode+0x58>
 8005068:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800506c:	4293      	cmp	r3, r2
 800506e:	d021      	beq.n	80050b4 <ADC_ConfigureBoostMode+0x58>
 8005070:	4b52      	ldr	r3, [pc, #328]	; (80051bc <ADC_ConfigureBoostMode+0x160>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8005078:	d021      	beq.n	80050be <ADC_ConfigureBoostMode+0x62>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800507a:	f003 fcdf 	bl	8008a3c <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800507e:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8005080:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8005082:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005086:	f000 8086 	beq.w	8005196 <ADC_ConfigureBoostMode+0x13a>
 800508a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800508e:	d06a      	beq.n	8005166 <ADC_ConfigureBoostMode+0x10a>
 8005090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005094:	d07f      	beq.n	8005196 <ADC_ConfigureBoostMode+0x13a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005096:	f7ff f9a9 	bl	80043ec <HAL_GetREVID>
 800509a:	f241 0303 	movw	r3, #4099	; 0x1003
 800509e:	4298      	cmp	r0, r3
 80050a0:	d84a      	bhi.n	8005138 <ADC_ConfigureBoostMode+0xdc>
  {
    if (freq > 20000000UL)
 80050a2:	4b47      	ldr	r3, [pc, #284]	; (80051c0 <ADC_ConfigureBoostMode+0x164>)
 80050a4:	429d      	cmp	r5, r3
 80050a6:	d929      	bls.n	80050fc <ADC_ConfigureBoostMode+0xa0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80050a8:	6822      	ldr	r2, [r4, #0]
 80050aa:	6893      	ldr	r3, [r2, #8]
 80050ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050b0:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80050b2:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80050b4:	4b43      	ldr	r3, [pc, #268]	; (80051c4 <ADC_ConfigureBoostMode+0x168>)
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80050bc:	d1dd      	bne.n	800507a <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80050be:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80050c2:	f004 fddd 	bl	8009c80 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80050c6:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80050c8:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80050ca:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80050ce:	d06c      	beq.n	80051aa <ADC_ConfigureBoostMode+0x14e>
 80050d0:	d808      	bhi.n	80050e4 <ADC_ConfigureBoostMode+0x88>
 80050d2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80050d6:	d050      	beq.n	800517a <ADC_ConfigureBoostMode+0x11e>
 80050d8:	d916      	bls.n	8005108 <ADC_ConfigureBoostMode+0xac>
 80050da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050de:	d1da      	bne.n	8005096 <ADC_ConfigureBoostMode+0x3a>
        freq /= 32UL;
 80050e0:	0945      	lsrs	r5, r0, #5
        break;
 80050e2:	e7d8      	b.n	8005096 <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 80050e4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80050e8:	d045      	beq.n	8005176 <ADC_ConfigureBoostMode+0x11a>
 80050ea:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80050ee:	d1d2      	bne.n	8005096 <ADC_ConfigureBoostMode+0x3a>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80050f0:	f7ff f97c 	bl	80043ec <HAL_GetREVID>
 80050f4:	f241 0303 	movw	r3, #4099	; 0x1003
 80050f8:	4298      	cmp	r0, r3
 80050fa:	d840      	bhi.n	800517e <ADC_ConfigureBoostMode+0x122>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80050fc:	6822      	ldr	r2, [r4, #0]
 80050fe:	6893      	ldr	r3, [r2, #8]
 8005100:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005104:	6093      	str	r3, [r2, #8]
}
 8005106:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8005108:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800510c:	d006      	beq.n	800511c <ADC_ConfigureBoostMode+0xc0>
 800510e:	d90a      	bls.n	8005126 <ADC_ConfigureBoostMode+0xca>
 8005110:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005114:	d002      	beq.n	800511c <ADC_ConfigureBoostMode+0xc0>
 8005116:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800511a:	d1bc      	bne.n	8005096 <ADC_ConfigureBoostMode+0x3a>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800511c:	0c9b      	lsrs	r3, r3, #18
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8005124:	e7b7      	b.n	8005096 <ADC_ConfigureBoostMode+0x3a>
    switch (hadc->Init.ClockPrescaler)
 8005126:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800512a:	d0f7      	beq.n	800511c <ADC_ConfigureBoostMode+0xc0>
 800512c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005130:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8005134:	d0f2      	beq.n	800511c <ADC_ConfigureBoostMode+0xc0>
 8005136:	e7ae      	b.n	8005096 <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 8005138:	4b23      	ldr	r3, [pc, #140]	; (80051c8 <ADC_ConfigureBoostMode+0x16c>)
 800513a:	429d      	cmp	r5, r3
 800513c:	d805      	bhi.n	800514a <ADC_ConfigureBoostMode+0xee>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	6893      	ldr	r3, [r2, #8]
 8005142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005146:	6093      	str	r3, [r2, #8]
}
 8005148:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 800514a:	4b20      	ldr	r3, [pc, #128]	; (80051cc <ADC_ConfigureBoostMode+0x170>)
 800514c:	429d      	cmp	r5, r3
 800514e:	d91a      	bls.n	8005186 <ADC_ConfigureBoostMode+0x12a>
    else if (freq <= 25000000UL)
 8005150:	4b1f      	ldr	r3, [pc, #124]	; (80051d0 <ADC_ConfigureBoostMode+0x174>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005152:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8005154:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005156:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8005158:	d829      	bhi.n	80051ae <ADC_ConfigureBoostMode+0x152>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800515a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800515e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005162:	6093      	str	r3, [r2, #8]
}
 8005164:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8005166:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005168:	f7ff f940 	bl	80043ec <HAL_GetREVID>
 800516c:	f241 0303 	movw	r3, #4099	; 0x1003
 8005170:	4298      	cmp	r0, r3
 8005172:	d8e1      	bhi.n	8005138 <ADC_ConfigureBoostMode+0xdc>
 8005174:	e795      	b.n	80050a2 <ADC_ConfigureBoostMode+0x46>
        freq /= 128UL;
 8005176:	09c5      	lsrs	r5, r0, #7
        break;
 8005178:	e78d      	b.n	8005096 <ADC_ConfigureBoostMode+0x3a>
        freq /= 16UL;
 800517a:	0905      	lsrs	r5, r0, #4
        break;
 800517c:	e78b      	b.n	8005096 <ADC_ConfigureBoostMode+0x3a>
    if (freq <= 6250000UL)
 800517e:	4b12      	ldr	r3, [pc, #72]	; (80051c8 <ADC_ConfigureBoostMode+0x16c>)
 8005180:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8005184:	d2db      	bcs.n	800513e <ADC_ConfigureBoostMode+0xe2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005186:	6822      	ldr	r2, [r4, #0]
 8005188:	6893      	ldr	r3, [r2, #8]
 800518a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800518e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005192:	6093      	str	r3, [r2, #8]
}
 8005194:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005196:	0c1b      	lsrs	r3, r3, #16
 8005198:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800519c:	f7ff f926 	bl	80043ec <HAL_GetREVID>
 80051a0:	f241 0303 	movw	r3, #4099	; 0x1003
 80051a4:	4298      	cmp	r0, r3
 80051a6:	d8c7      	bhi.n	8005138 <ADC_ConfigureBoostMode+0xdc>
 80051a8:	e77b      	b.n	80050a2 <ADC_ConfigureBoostMode+0x46>
        freq /= 64UL;
 80051aa:	0985      	lsrs	r5, r0, #6
        break;
 80051ac:	e773      	b.n	8005096 <ADC_ConfigureBoostMode+0x3a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80051ae:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80051b2:	6093      	str	r3, [r2, #8]
}
 80051b4:	bd38      	pop	{r3, r4, r5, pc}
 80051b6:	bf00      	nop
 80051b8:	40022000 	.word	0x40022000
 80051bc:	58026300 	.word	0x58026300
 80051c0:	01312d00 	.word	0x01312d00
 80051c4:	40022300 	.word	0x40022300
 80051c8:	00bebc21 	.word	0x00bebc21
 80051cc:	017d7841 	.word	0x017d7841
 80051d0:	02faf081 	.word	0x02faf081

080051d4 <HAL_ADC_Init>:
{
 80051d4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80051d6:	2300      	movs	r3, #0
{
 80051d8:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80051da:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80051dc:	2800      	cmp	r0, #0
 80051de:	f000 80d1 	beq.w	8005384 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80051e2:	6d45      	ldr	r5, [r0, #84]	; 0x54
 80051e4:	4604      	mov	r4, r0
 80051e6:	2d00      	cmp	r5, #0
 80051e8:	f000 80bb 	beq.w	8005362 <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80051ec:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80051ee:	6893      	ldr	r3, [r2, #8]
 80051f0:	009d      	lsls	r5, r3, #2
 80051f2:	d503      	bpl.n	80051fc <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80051f4:	6891      	ldr	r1, [r2, #8]
 80051f6:	4b72      	ldr	r3, [pc, #456]	; (80053c0 <HAL_ADC_Init+0x1ec>)
 80051f8:	400b      	ands	r3, r1
 80051fa:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80051fc:	6893      	ldr	r3, [r2, #8]
 80051fe:	00d8      	lsls	r0, r3, #3
 8005200:	d416      	bmi.n	8005230 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005202:	4b70      	ldr	r3, [pc, #448]	; (80053c4 <HAL_ADC_Init+0x1f0>)
 8005204:	4970      	ldr	r1, [pc, #448]	; (80053c8 <HAL_ADC_Init+0x1f4>)
 8005206:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8005208:	6890      	ldr	r0, [r2, #8]
 800520a:	099b      	lsrs	r3, r3, #6
 800520c:	fba1 1303 	umull	r1, r3, r1, r3
 8005210:	496e      	ldr	r1, [pc, #440]	; (80053cc <HAL_ADC_Init+0x1f8>)
 8005212:	099b      	lsrs	r3, r3, #6
 8005214:	4001      	ands	r1, r0
 8005216:	3301      	adds	r3, #1
 8005218:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800521c:	6091      	str	r1, [r2, #8]
 800521e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005220:	9b01      	ldr	r3, [sp, #4]
 8005222:	b12b      	cbz	r3, 8005230 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8005224:	9b01      	ldr	r3, [sp, #4]
 8005226:	3b01      	subs	r3, #1
 8005228:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800522a:	9b01      	ldr	r3, [sp, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f9      	bne.n	8005224 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005230:	6893      	ldr	r3, [r2, #8]
 8005232:	00d9      	lsls	r1, r3, #3
 8005234:	d424      	bmi.n	8005280 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005236:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8005238:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800523a:	f043 0310 	orr.w	r3, r3, #16
 800523e:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005240:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005242:	432b      	orrs	r3, r5
 8005244:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005246:	6893      	ldr	r3, [r2, #8]
 8005248:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800524c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800524e:	d11d      	bne.n	800528c <HAL_ADC_Init+0xb8>
 8005250:	06db      	lsls	r3, r3, #27
 8005252:	d41b      	bmi.n	800528c <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8005254:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005256:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800525a:	f043 0302 	orr.w	r3, r3, #2
 800525e:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005260:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005262:	07de      	lsls	r6, r3, #31
 8005264:	d428      	bmi.n	80052b8 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005266:	4b5a      	ldr	r3, [pc, #360]	; (80053d0 <HAL_ADC_Init+0x1fc>)
 8005268:	429a      	cmp	r2, r3
 800526a:	d017      	beq.n	800529c <HAL_ADC_Init+0xc8>
 800526c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8005270:	429a      	cmp	r2, r3
 8005272:	d013      	beq.n	800529c <HAL_ADC_Init+0xc8>
 8005274:	4b57      	ldr	r3, [pc, #348]	; (80053d4 <HAL_ADC_Init+0x200>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	07d9      	lsls	r1, r3, #31
 800527a:	d41d      	bmi.n	80052b8 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800527c:	4a56      	ldr	r2, [pc, #344]	; (80053d8 <HAL_ADC_Init+0x204>)
 800527e:	e015      	b.n	80052ac <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005280:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005282:	2500      	movs	r5, #0
 8005284:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005288:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800528a:	d0e1      	beq.n	8005250 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800528c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800528e:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005290:	f043 0310 	orr.w	r3, r3, #16
}
 8005294:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005296:	6563      	str	r3, [r4, #84]	; 0x54
}
 8005298:	b002      	add	sp, #8
 800529a:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800529c:	4a4c      	ldr	r2, [pc, #304]	; (80053d0 <HAL_ADC_Init+0x1fc>)
 800529e:	4b4f      	ldr	r3, [pc, #316]	; (80053dc <HAL_ADC_Init+0x208>)
 80052a0:	6892      	ldr	r2, [r2, #8]
 80052a2:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	07d8      	lsls	r0, r3, #31
 80052a8:	d406      	bmi.n	80052b8 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80052aa:	4a4d      	ldr	r2, [pc, #308]	; (80053e0 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80052ac:	6893      	ldr	r3, [r2, #8]
 80052ae:	6861      	ldr	r1, [r4, #4]
 80052b0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80052b4:	430b      	orrs	r3, r1
 80052b6:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80052b8:	f7ff f898 	bl	80043ec <HAL_GetREVID>
 80052bc:	f241 0303 	movw	r3, #4099	; 0x1003
 80052c0:	68a1      	ldr	r1, [r4, #8]
 80052c2:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80052c4:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80052c6:	d852      	bhi.n	800536e <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80052c8:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80052cc:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80052ce:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80052d0:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 80052d4:	4302      	orrs	r2, r0
 80052d6:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d103      	bne.n	80052e4 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80052dc:	6a23      	ldr	r3, [r4, #32]
 80052de:	3b01      	subs	r3, #1
 80052e0:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052e6:	b123      	cbz	r3, 80052f2 <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80052e8:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80052ec:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80052ee:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80052f0:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80052f2:	6823      	ldr	r3, [r4, #0]
 80052f4:	493b      	ldr	r1, [pc, #236]	; (80053e4 <HAL_ADC_Init+0x210>)
 80052f6:	68d8      	ldr	r0, [r3, #12]
 80052f8:	4001      	ands	r1, r0
 80052fa:	430a      	orrs	r2, r1
 80052fc:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80052fe:	689a      	ldr	r2, [r3, #8]
 8005300:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005304:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005306:	d11c      	bne.n	8005342 <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005308:	0712      	lsls	r2, r2, #28
 800530a:	d41a      	bmi.n	8005342 <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800530c:	68d8      	ldr	r0, [r3, #12]
 800530e:	4a36      	ldr	r2, [pc, #216]	; (80053e8 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005310:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005312:	4002      	ands	r2, r0
 8005314:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8005318:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800531a:	430a      	orrs	r2, r1
 800531c:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800531e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8005322:	2a01      	cmp	r2, #1
 8005324:	d03a      	beq.n	800539c <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005326:	691a      	ldr	r2, [r3, #16]
 8005328:	f022 0201 	bic.w	r2, r2, #1
 800532c:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800532e:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8005330:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005332:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005334:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005338:	430a      	orrs	r2, r1
 800533a:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800533c:	f7ff fe8e 	bl	800505c <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005340:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005342:	68e2      	ldr	r2, [r4, #12]
 8005344:	2a01      	cmp	r2, #1
 8005346:	d021      	beq.n	800538c <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800534a:	f022 020f 	bic.w	r2, r2, #15
 800534e:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005350:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8005352:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005354:	f023 0303 	bic.w	r3, r3, #3
 8005358:	f043 0301 	orr.w	r3, r3, #1
 800535c:	6563      	str	r3, [r4, #84]	; 0x54
}
 800535e:	b002      	add	sp, #8
 8005360:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8005362:	f7fe fc25 	bl	8003bb0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005366:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8005368:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800536c:	e73e      	b.n	80051ec <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800536e:	2910      	cmp	r1, #16
 8005370:	d1aa      	bne.n	80052c8 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005372:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005374:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005376:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800537a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800537c:	430a      	orrs	r2, r1
 800537e:	f042 021c 	orr.w	r2, r2, #28
 8005382:	e7a9      	b.n	80052d8 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8005384:	2501      	movs	r5, #1
}
 8005386:	4628      	mov	r0, r5
 8005388:	b002      	add	sp, #8
 800538a:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800538c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800538e:	69a2      	ldr	r2, [r4, #24]
 8005390:	f021 010f 	bic.w	r1, r1, #15
 8005394:	3a01      	subs	r2, #1
 8005396:	430a      	orrs	r2, r1
 8005398:	631a      	str	r2, [r3, #48]	; 0x30
 800539a:	e7d9      	b.n	8005350 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800539c:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 80053a0:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80053a2:	3901      	subs	r1, #1
 80053a4:	6918      	ldr	r0, [r3, #16]
 80053a6:	4332      	orrs	r2, r6
 80053a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80053ac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80053ae:	430a      	orrs	r2, r1
 80053b0:	490e      	ldr	r1, [pc, #56]	; (80053ec <HAL_ADC_Init+0x218>)
 80053b2:	4001      	ands	r1, r0
 80053b4:	430a      	orrs	r2, r1
 80053b6:	f042 0201 	orr.w	r2, r2, #1
 80053ba:	611a      	str	r2, [r3, #16]
 80053bc:	e7b7      	b.n	800532e <HAL_ADC_Init+0x15a>
 80053be:	bf00      	nop
 80053c0:	5fffffc0 	.word	0x5fffffc0
 80053c4:	240001ec 	.word	0x240001ec
 80053c8:	053e2d63 	.word	0x053e2d63
 80053cc:	6fffffc0 	.word	0x6fffffc0
 80053d0:	40022000 	.word	0x40022000
 80053d4:	58026000 	.word	0x58026000
 80053d8:	58026300 	.word	0x58026300
 80053dc:	40022100 	.word	0x40022100
 80053e0:	40022300 	.word	0x40022300
 80053e4:	fff0c003 	.word	0xfff0c003
 80053e8:	ffffbffc 	.word	0xffffbffc
 80053ec:	fc00f81e 	.word	0xfc00f81e

080053f0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80053f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80053f2:	2300      	movs	r3, #0
{
 80053f4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80053f6:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053f8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d040      	beq.n	8005482 <HAL_ADCEx_Calibration_Start+0x92>
 8005400:	2301      	movs	r3, #1
 8005402:	4604      	mov	r4, r0
 8005404:	460e      	mov	r6, r1
 8005406:	4615      	mov	r5, r2
 8005408:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800540c:	f7ff fdec 	bl	8004fe8 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005410:	b9e8      	cbnz	r0, 800544e <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005412:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8005414:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 8005418:	4b1b      	ldr	r3, [pc, #108]	; (8005488 <HAL_ADCEx_Calibration_Start+0x98>)
 800541a:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
 800541e:	4d1b      	ldr	r5, [pc, #108]	; (800548c <HAL_ADCEx_Calibration_Start+0x9c>)
 8005420:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005422:	4f1b      	ldr	r7, [pc, #108]	; (8005490 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8005424:	f043 0302 	orr.w	r3, r3, #2
 8005428:	6563      	str	r3, [r4, #84]	; 0x54
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800542a:	6823      	ldr	r3, [r4, #0]
 800542c:	689e      	ldr	r6, [r3, #8]
 800542e:	4035      	ands	r5, r6
 8005430:	4315      	orrs	r5, r2
 8005432:	430d      	orrs	r5, r1
 8005434:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8005438:	609d      	str	r5, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	2a00      	cmp	r2, #0
 800543e:	db0f      	blt.n	8005460 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005440:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005442:	f023 0303 	bic.w	r3, r3, #3
 8005446:	f043 0301 	orr.w	r3, r3, #1
 800544a:	6563      	str	r3, [r4, #84]	; 0x54
 800544c:	e003      	b.n	8005456 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800544e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005450:	f043 0310 	orr.w	r3, r3, #16
 8005454:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005456:	2300      	movs	r3, #0
 8005458:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800545c:	b003      	add	sp, #12
 800545e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8005460:	9a01      	ldr	r2, [sp, #4]
 8005462:	3201      	adds	r2, #1
 8005464:	9201      	str	r2, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005466:	9a01      	ldr	r2, [sp, #4]
 8005468:	42ba      	cmp	r2, r7
 800546a:	d3e6      	bcc.n	800543a <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 800546c:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 800546e:	2200      	movs	r2, #0
        return HAL_ERROR;
 8005470:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8005472:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8005476:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 800547a:	f043 0310 	orr.w	r3, r3, #16
 800547e:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8005480:	e7ec      	b.n	800545c <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 8005482:	2002      	movs	r0, #2
}
 8005484:	b003      	add	sp, #12
 8005486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005488:	ffffeefd 	.word	0xffffeefd
 800548c:	3ffeffc0 	.word	0x3ffeffc0
 8005490:	25c3f800 	.word	0x25c3f800

08005494 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005498:	f8d0 8000 	ldr.w	r8, [r0]
{
 800549c:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800549e:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80054a2:	f015 0504 	ands.w	r5, r5, #4
 80054a6:	d117      	bne.n	80054d8 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80054a8:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80054ac:	4604      	mov	r4, r0
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d012      	beq.n	80054d8 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80054b2:	4b2d      	ldr	r3, [pc, #180]	; (8005568 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 80054b4:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80054b8:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80054ba:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80054bc:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 80054be:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80054c2:	d00d      	beq.n	80054e0 <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054c4:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 80054c6:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 80054c8:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80054cc:	f043 0320 	orr.w	r3, r3, #32
 80054d0:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 80054d2:	b01a      	add	sp, #104	; 0x68
 80054d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80054d8:	2002      	movs	r0, #2
}
 80054da:	b01a      	add	sp, #104	; 0x68
 80054dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054e0:	4d22      	ldr	r5, [pc, #136]	; (800556c <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 80054e2:	460e      	mov	r6, r1
 80054e4:	4617      	mov	r7, r2
 80054e6:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 80054e8:	f7ff fd28 	bl	8004f3c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80054ec:	b128      	cbz	r0, 80054fa <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 80054ee:	2300      	movs	r3, #0
 80054f0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80054f4:	b01a      	add	sp, #104	; 0x68
 80054f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 80054fa:	a801      	add	r0, sp, #4
 80054fc:	f7ff fd1e 	bl	8004f3c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005500:	2800      	cmp	r0, #0
 8005502:	d1f4      	bne.n	80054ee <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8005504:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8005506:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005508:	4b1a      	ldr	r3, [pc, #104]	; (8005574 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 800550a:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800550c:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 8005510:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005514:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 8005516:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8005518:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800551a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800551c:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800551e:	4b16      	ldr	r3, [pc, #88]	; (8005578 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 8005520:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8005522:	4b16      	ldr	r3, [pc, #88]	; (800557c <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8005524:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005526:	d01d      	beq.n	8005564 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8005528:	45ac      	cmp	ip, r5
 800552a:	d01b      	beq.n	8005564 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 800552c:	4914      	ldr	r1, [pc, #80]	; (8005580 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800552e:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8005530:	463b      	mov	r3, r7
 8005532:	4632      	mov	r2, r6
 8005534:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005536:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 800553a:	2500      	movs	r5, #0
 800553c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005540:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8005544:	f045 0510 	orr.w	r5, r5, #16
 8005548:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 800554c:	f000 fe5c 	bl	8006208 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005550:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005552:	4b0c      	ldr	r3, [pc, #48]	; (8005584 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8005554:	6891      	ldr	r1, [r2, #8]
 8005556:	400b      	ands	r3, r1
 8005558:	f043 0304 	orr.w	r3, r3, #4
 800555c:	6093      	str	r3, [r2, #8]
}
 800555e:	b01a      	add	sp, #104	; 0x68
 8005560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005564:	4908      	ldr	r1, [pc, #32]	; (8005588 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8005566:	e7e2      	b.n	800552e <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 8005568:	40022000 	.word	0x40022000
 800556c:	40022100 	.word	0x40022100
 8005570:	fffff0fe 	.word	0xfffff0fe
 8005574:	080046e1 	.word	0x080046e1
 8005578:	08004451 	.word	0x08004451
 800557c:	0800474d 	.word	0x0800474d
 8005580:	58026300 	.word	0x58026300
 8005584:	7fffffc0 	.word	0x7fffffc0
 8005588:	40022300 	.word	0x40022300

0800558c <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop

08005590 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop

08005594 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop

08005598 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop

0800559c <HAL_ADCEx_EndOfSamplingCallback>:
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop

080055a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80055a0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80055a2:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80055a6:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80055a8:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80055aa:	2a01      	cmp	r2, #1
 80055ac:	d04d      	beq.n	800564a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80055ae:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80055b0:	4c2b      	ldr	r4, [pc, #172]	; (8005660 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80055b2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80055b4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80055b6:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80055b8:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80055ba:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 80055bc:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80055c0:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80055c2:	d008      	beq.n	80055d6 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055c4:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80055c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055ca:	f041 0120 	orr.w	r1, r1, #32
 80055ce:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80055d0:	b01a      	add	sp, #104	; 0x68
 80055d2:	bcf0      	pop	{r4, r5, r6, r7}
 80055d4:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055d6:	4c23      	ldr	r4, [pc, #140]	; (8005664 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80055d8:	68a2      	ldr	r2, [r4, #8]
 80055da:	0752      	lsls	r2, r2, #29
 80055dc:	d50b      	bpl.n	80055f6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80055de:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80055e2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055e4:	f042 0220 	orr.w	r2, r2, #32
 80055e8:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80055f0:	b01a      	add	sp, #104	; 0x68
 80055f2:	bcf0      	pop	{r4, r5, r6, r7}
 80055f4:	4770      	bx	lr
 80055f6:	68a8      	ldr	r0, [r5, #8]
 80055f8:	f010 0004 	ands.w	r0, r0, #4
 80055fc:	d1f0      	bne.n	80055e0 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80055fe:	b1c6      	cbz	r6, 8005632 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005600:	f8df c068 	ldr.w	ip, [pc, #104]	; 800566c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8005604:	684f      	ldr	r7, [r1, #4]
 8005606:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800560a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800560e:	433a      	orrs	r2, r7
 8005610:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005614:	68ad      	ldr	r5, [r5, #8]
 8005616:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005618:	432a      	orrs	r2, r5
 800561a:	07d4      	lsls	r4, r2, #31
 800561c:	d413      	bmi.n	8005646 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 800561e:	688a      	ldr	r2, [r1, #8]
 8005620:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8005624:	4316      	orrs	r6, r2
 8005626:	4a10      	ldr	r2, [pc, #64]	; (8005668 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005628:	400a      	ands	r2, r1
 800562a:	4316      	orrs	r6, r2
 800562c:	f8cc 6008 	str.w	r6, [ip, #8]
 8005630:	e7db      	b.n	80055ea <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005632:	490e      	ldr	r1, [pc, #56]	; (800566c <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8005634:	688a      	ldr	r2, [r1, #8]
 8005636:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800563a:	608a      	str	r2, [r1, #8]
 800563c:	68a8      	ldr	r0, [r5, #8]
 800563e:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005640:	4302      	orrs	r2, r0
 8005642:	07d0      	lsls	r0, r2, #31
 8005644:	d505      	bpl.n	8005652 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005646:	2000      	movs	r0, #0
 8005648:	e7cf      	b.n	80055ea <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 800564a:	2002      	movs	r0, #2
}
 800564c:	b01a      	add	sp, #104	; 0x68
 800564e:	bcf0      	pop	{r4, r5, r6, r7}
 8005650:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005652:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005654:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005656:	4a04      	ldr	r2, [pc, #16]	; (8005668 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8005658:	4022      	ands	r2, r4
 800565a:	608a      	str	r2, [r1, #8]
 800565c:	e7c5      	b.n	80055ea <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800565e:	bf00      	nop
 8005660:	40022000 	.word	0x40022000
 8005664:	40022100 	.word	0x40022100
 8005668:	fffff0e0 	.word	0xfffff0e0
 800566c:	40022300 	.word	0x40022300

08005670 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005670:	4906      	ldr	r1, [pc, #24]	; (800568c <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005672:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005676:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8005678:	4b05      	ldr	r3, [pc, #20]	; (8005690 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800567a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800567c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005680:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005684:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8005686:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8005688:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800568a:	4770      	bx	lr
 800568c:	e000ed00 	.word	0xe000ed00
 8005690:	05fa0000 	.word	0x05fa0000

08005694 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005694:	4b1b      	ldr	r3, [pc, #108]	; (8005704 <HAL_NVIC_SetPriority+0x70>)
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800569c:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800569e:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056a2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056a6:	f1be 0f04 	cmp.w	lr, #4
 80056aa:	bf28      	it	cs
 80056ac:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056b0:	f1bc 0f06 	cmp.w	ip, #6
 80056b4:	d91a      	bls.n	80056ec <HAL_NVIC_SetPriority+0x58>
 80056b6:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056b8:	f04f 3cff 	mov.w	ip, #4294967295
 80056bc:	fa0c fc03 	lsl.w	ip, ip, r3
 80056c0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056c4:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 80056c8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056ca:	fa0c fc0e 	lsl.w	ip, ip, lr
 80056ce:	ea21 010c 	bic.w	r1, r1, ip
 80056d2:	fa01 f103 	lsl.w	r1, r1, r3
 80056d6:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80056da:	db0a      	blt.n	80056f2 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056dc:	0109      	lsls	r1, r1, #4
 80056de:	4b0a      	ldr	r3, [pc, #40]	; (8005708 <HAL_NVIC_SetPriority+0x74>)
 80056e0:	b2c9      	uxtb	r1, r1
 80056e2:	4403      	add	r3, r0
 80056e4:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80056e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80056ec:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056ee:	4613      	mov	r3, r2
 80056f0:	e7e8      	b.n	80056c4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056f2:	f000 000f 	and.w	r0, r0, #15
 80056f6:	0109      	lsls	r1, r1, #4
 80056f8:	4b04      	ldr	r3, [pc, #16]	; (800570c <HAL_NVIC_SetPriority+0x78>)
 80056fa:	b2c9      	uxtb	r1, r1
 80056fc:	4403      	add	r3, r0
 80056fe:	7619      	strb	r1, [r3, #24]
 8005700:	f85d fb04 	ldr.w	pc, [sp], #4
 8005704:	e000ed00 	.word	0xe000ed00
 8005708:	e000e100 	.word	0xe000e100
 800570c:	e000ecfc 	.word	0xe000ecfc

08005710 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005710:	2800      	cmp	r0, #0
 8005712:	db07      	blt.n	8005724 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005714:	2301      	movs	r3, #1
 8005716:	f000 011f 	and.w	r1, r0, #31
 800571a:	4a03      	ldr	r2, [pc, #12]	; (8005728 <HAL_NVIC_EnableIRQ+0x18>)
 800571c:	0940      	lsrs	r0, r0, #5
 800571e:	408b      	lsls	r3, r1
 8005720:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	e000e100 	.word	0xe000e100

0800572c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800572c:	1e43      	subs	r3, r0, #1
 800572e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005732:	d20c      	bcs.n	800574e <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005734:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005738:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800573a:	4906      	ldr	r1, [pc, #24]	; (8005754 <HAL_SYSTICK_Config+0x28>)
 800573c:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005740:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005742:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005744:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005748:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800574a:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800574c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800574e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	e000ed00 	.word	0xe000ed00

08005758 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8005758:	b188      	cbz	r0, 800577e <HAL_DAC_Init+0x26>
{
 800575a:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800575c:	7903      	ldrb	r3, [r0, #4]
 800575e:	4604      	mov	r4, r0
 8005760:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005764:	b13b      	cbz	r3, 8005776 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005766:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8005768:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800576a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800576c:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800576e:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005770:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005772:	7122      	strb	r2, [r4, #4]
}
 8005774:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8005776:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8005778:	f7fe fac2 	bl	8003d00 <HAL_DAC_MspInit>
 800577c:	e7f3      	b.n	8005766 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800577e:	2001      	movs	r0, #1
}
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop

08005784 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005784:	7942      	ldrb	r2, [r0, #5]
 8005786:	2a01      	cmp	r2, #1
 8005788:	d02e      	beq.n	80057e8 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800578a:	4603      	mov	r3, r0
 800578c:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005790:	6800      	ldr	r0, [r0, #0]
 8005792:	2201      	movs	r2, #1
{
 8005794:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 8005796:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 800579a:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800579e:	6804      	ldr	r4, [r0, #0]
 80057a0:	fa02 f20e 	lsl.w	r2, r2, lr
 80057a4:	4322      	orrs	r2, r4
 80057a6:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80057a8:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 80057aa:	b969      	cbnz	r1, 80057c8 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80057ac:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 80057b0:	4562      	cmp	r2, ip
 80057b2:	d103      	bne.n	80057bc <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80057b4:	6842      	ldr	r2, [r0, #4]
 80057b6:	f042 0201 	orr.w	r2, r2, #1
 80057ba:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80057bc:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80057be:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 80057c0:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 80057c2:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 80057c4:	715a      	strb	r2, [r3, #5]
}
 80057c6:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80057c8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80057cc:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 80057d0:	4562      	cmp	r2, ip
 80057d2:	d1f3      	bne.n	80057bc <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80057d4:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 80057d6:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80057d8:	f042 0202 	orr.w	r2, r2, #2
 80057dc:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 80057de:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80057e0:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 80057e2:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 80057e4:	715a      	strb	r2, [r3, #5]
}
 80057e6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 80057e8:	2002      	movs	r0, #2
}
 80057ea:	4770      	bx	lr

080057ec <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80057ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ee:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80057f0:	7940      	ldrb	r0, [r0, #5]
{
 80057f2:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 80057f4:	2801      	cmp	r0, #1
 80057f6:	d053      	beq.n	80058a0 <HAL_DAC_Start_DMA+0xb4>
 80057f8:	460d      	mov	r5, r1
 80057fa:	4611      	mov	r1, r2
 80057fc:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80057fe:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 8005800:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005802:	2202      	movs	r2, #2
 8005804:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8005806:	bb3d      	cbnz	r5, 8005858 <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005808:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 800580a:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800580c:	4a37      	ldr	r2, [pc, #220]	; (80058ec <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800580e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80058f4 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005812:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005814:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005816:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800581a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800581e:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 80058f8 <HAL_DAC_Start_DMA+0x10c>
 8005822:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005826:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8005828:	d042      	beq.n	80058b0 <HAL_DAC_Start_DMA+0xc4>
 800582a:	2f08      	cmp	r7, #8
 800582c:	d03d      	beq.n	80058aa <HAL_DAC_Start_DMA+0xbe>
 800582e:	2f00      	cmp	r7, #0
 8005830:	d038      	beq.n	80058a4 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005832:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005834:	6837      	ldr	r7, [r6, #0]
 8005836:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 800583a:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800583c:	f000 fce4 	bl	8006208 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005840:	2300      	movs	r3, #0
 8005842:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8005844:	bb38      	cbnz	r0, 8005896 <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	f005 0110 	and.w	r1, r5, #16
 800584c:	2501      	movs	r5, #1
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	408d      	lsls	r5, r1
 8005852:	4315      	orrs	r5, r2
 8005854:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8005856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005858:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 800585a:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800585c:	4a24      	ldr	r2, [pc, #144]	; (80058f0 <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800585e:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80058fc <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005862:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005864:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005866:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800586a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800586e:	f8df c090 	ldr.w	ip, [pc, #144]	; 8005900 <HAL_DAC_Start_DMA+0x114>
 8005872:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005876:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8005878:	d02f      	beq.n	80058da <HAL_DAC_Start_DMA+0xee>
 800587a:	2f08      	cmp	r7, #8
 800587c:	d024      	beq.n	80058c8 <HAL_DAC_Start_DMA+0xdc>
 800587e:	b1d7      	cbz	r7, 80058b6 <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005880:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005882:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005884:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8005888:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800588a:	f000 fcbd 	bl	8006208 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 800588e:	2300      	movs	r3, #0
 8005890:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8005892:	2800      	cmp	r0, #0
 8005894:	d0d7      	beq.n	8005846 <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005896:	6923      	ldr	r3, [r4, #16]
 8005898:	f043 0304 	orr.w	r3, r3, #4
 800589c:	6123      	str	r3, [r4, #16]
}
 800589e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 80058a0:	2002      	movs	r0, #2
}
 80058a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80058a4:	f106 0208 	add.w	r2, r6, #8
        break;
 80058a8:	e7c4      	b.n	8005834 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80058aa:	f106 0210 	add.w	r2, r6, #16
        break;
 80058ae:	e7c1      	b.n	8005834 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80058b0:	f106 020c 	add.w	r2, r6, #12
        break;
 80058b4:	e7be      	b.n	8005834 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80058b6:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80058b8:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80058bc:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80058c0:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80058c2:	f000 fca1 	bl	8006208 <HAL_DMA_Start_IT>
 80058c6:	e7e2      	b.n	800588e <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80058c8:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80058ca:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80058ce:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80058d2:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80058d4:	f000 fc98 	bl	8006208 <HAL_DMA_Start_IT>
 80058d8:	e7d9      	b.n	800588e <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80058da:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80058dc:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80058e0:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 80058e4:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80058e6:	f000 fc8f 	bl	8006208 <HAL_DMA_Start_IT>
 80058ea:	e7d0      	b.n	800588e <HAL_DAC_Start_DMA+0xa2>
 80058ec:	08005935 	.word	0x08005935
 80058f0:	08005b21 	.word	0x08005b21
 80058f4:	08005945 	.word	0x08005945
 80058f8:	08005955 	.word	0x08005955
 80058fc:	08005b35 	.word	0x08005b35
 8005900:	08005b45 	.word	0x08005b45

08005904 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005904:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005906:	6800      	ldr	r0, [r0, #0]
{
 8005908:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 800590a:	2400      	movs	r4, #0
 800590c:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 800590e:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8005910:	b951      	cbnz	r1, 8005928 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005912:	9901      	ldr	r1, [sp, #4]
 8005914:	3108      	adds	r1, #8
 8005916:	440a      	add	r2, r1
 8005918:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800591a:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 800591c:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 800591e:	6013      	str	r3, [r2, #0]
}
 8005920:	b003      	add	sp, #12
 8005922:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005926:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005928:	9901      	ldr	r1, [sp, #4]
 800592a:	3114      	adds	r1, #20
 800592c:	440a      	add	r2, r1
 800592e:	9201      	str	r2, [sp, #4]
 8005930:	e7f3      	b.n	800591a <HAL_DAC_SetValue+0x16>
 8005932:	bf00      	nop

08005934 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005934:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005936:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005938:	4620      	mov	r0, r4
 800593a:	f7fc fc9b 	bl	8002274 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800593e:	2301      	movs	r3, #1
 8005940:	7123      	strb	r3, [r4, #4]
}
 8005942:	bd10      	pop	{r4, pc}

08005944 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005944:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005946:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005948:	f7fc fca6 	bl	8002298 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800594c:	bd08      	pop	{r3, pc}
 800594e:	bf00      	nop

08005950 <HAL_DAC_ErrorCallbackCh1>:
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop

08005954 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005954:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005956:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005958:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800595a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800595c:	f043 0304 	orr.w	r3, r3, #4
 8005960:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005962:	f7ff fff5 	bl	8005950 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005966:	2301      	movs	r3, #1
 8005968:	7123      	strb	r3, [r4, #4]
}
 800596a:	bd10      	pop	{r4, pc}

0800596c <HAL_DAC_DMAUnderrunCallbackCh1>:
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop

08005970 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005970:	6803      	ldr	r3, [r0, #0]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	0491      	lsls	r1, r2, #18
{
 8005976:	b510      	push	{r4, lr}
 8005978:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800597a:	d502      	bpl.n	8005982 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800597c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800597e:	0492      	lsls	r2, r2, #18
 8005980:	d418      	bmi.n	80059b4 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	0091      	lsls	r1, r2, #2
 8005986:	d502      	bpl.n	800598e <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005988:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800598a:	0092      	lsls	r2, r2, #2
 800598c:	d400      	bmi.n	8005990 <HAL_DAC_IRQHandler+0x20>
}
 800598e:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8005990:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005992:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005996:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8005998:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800599a:	6922      	ldr	r2, [r4, #16]
 800599c:	f042 0202 	orr.w	r2, r2, #2
 80059a0:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80059a2:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 80059aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80059ae:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80059b0:	f000 b8d4 	b.w	8005b5c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 80059b4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80059b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 80059ba:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80059bc:	6902      	ldr	r2, [r0, #16]
 80059be:	f042 0201 	orr.w	r2, r2, #1
 80059c2:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80059c4:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059cc:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80059ce:	f7ff ffcd 	bl	800596c <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	e7d5      	b.n	8005982 <HAL_DAC_IRQHandler+0x12>
 80059d6:	bf00      	nop

080059d8 <HAL_DAC_ConfigChannel>:
{
 80059d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 80059dc:	7943      	ldrb	r3, [r0, #5]
{
 80059de:	460d      	mov	r5, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80059e0:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	f000 808d 	beq.w	8005b02 <HAL_DAC_ConfigChannel+0x12a>
 80059e8:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80059ea:	2904      	cmp	r1, #4
 80059ec:	4604      	mov	r4, r0
 80059ee:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 80059f0:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80059f2:	f04f 0302 	mov.w	r3, #2
 80059f6:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80059f8:	d045      	beq.n	8005a86 <HAL_DAC_ConfigChannel+0xae>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80059fa:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 80059fe:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005a00:	692b      	ldr	r3, [r5, #16]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d108      	bne.n	8005a18 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005a06:	261f      	movs	r6, #31
    tmpreg1 = hdac->Instance->CCR;
 8005a08:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005a0a:	4096      	lsls	r6, r2
 8005a0c:	ea23 0606 	bic.w	r6, r3, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a10:	696b      	ldr	r3, [r5, #20]
 8005a12:	4093      	lsls	r3, r2
 8005a14:	4333      	orrs	r3, r6
    hdac->Instance->CCR = tmpreg1;
 8005a16:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005a18:	2607      	movs	r6, #7
 8005a1a:	fa06 f302 	lsl.w	r3, r6, r2
  tmpreg1 = hdac->Instance->MCR;
 8005a1e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005a20:	ea26 0603 	bic.w	r6, r6, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005a24:	e9d5 7302 	ldrd	r7, r3, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d028      	beq.n	8005a7e <HAL_DAC_ConfigChannel+0xa6>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d028      	beq.n	8005a82 <HAL_DAC_ConfigChannel+0xaa>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005a30:	fab7 f387 	clz	r3, r7
 8005a34:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005a36:	433b      	orrs	r3, r7
 8005a38:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a3a:	6869      	ldr	r1, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a3c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a40:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a42:	4091      	lsls	r1, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a44:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a46:	4333      	orrs	r3, r6
  hdac->Instance->MCR = tmpreg1;
 8005a48:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a4a:	6803      	ldr	r3, [r0, #0]
 8005a4c:	ea23 0305 	bic.w	r3, r3, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005a50:	f640 75fe 	movw	r5, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a54:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005a56:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8005a58:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005a5a:	ea23 0305 	bic.w	r3, r3, r5
  hdac->State = HAL_DAC_STATE_READY;
 8005a5e:	2501      	movs	r5, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a60:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a62:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 8005a64:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a66:	fa01 f302 	lsl.w	r3, r1, r2
 8005a6a:	6802      	ldr	r2, [r0, #0]
  __HAL_UNLOCK(hdac);
 8005a6c:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005a6e:	ea22 0203 	bic.w	r2, r2, r3
 8005a72:	6002      	str	r2, [r0, #0]
  return HAL_OK;
 8005a74:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 8005a76:	7125      	strb	r5, [r4, #4]
  __HAL_UNLOCK(hdac);
 8005a78:	7161      	strb	r1, [r4, #5]
}
 8005a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	e7d9      	b.n	8005a36 <HAL_DAC_ConfigChannel+0x5e>
    connectOnChip = DAC_MCR_MODE1_0;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e7d7      	b.n	8005a36 <HAL_DAC_ConfigChannel+0x5e>
    tickstart = HAL_GetTick();
 8005a86:	f7fe fc99 	bl	80043bc <HAL_GetTick>
 8005a8a:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8005a8c:	b9c6      	cbnz	r6, 8005ac0 <HAL_DAC_ConfigChannel+0xe8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a8e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8005b18 <HAL_DAC_ConfigChannel+0x140>
 8005a92:	e004      	b.n	8005a9e <HAL_DAC_ConfigChannel+0xc6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005a94:	f7fe fc92 	bl	80043bc <HAL_GetTick>
 8005a98:	1bc3      	subs	r3, r0, r7
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d834      	bhi.n	8005b08 <HAL_DAC_ConfigChannel+0x130>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	ea13 0f08 	tst.w	r3, r8
 8005aa6:	d1f5      	bne.n	8005a94 <HAL_DAC_ConfigChannel+0xbc>
      HAL_Delay(1);
 8005aa8:	2001      	movs	r0, #1
 8005aaa:	f7fe fc8d 	bl	80043c8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005aae:	6820      	ldr	r0, [r4, #0]
 8005ab0:	69ab      	ldr	r3, [r5, #24]
 8005ab2:	6403      	str	r3, [r0, #64]	; 0x40
 8005ab4:	e00e      	b.n	8005ad4 <HAL_DAC_ConfigChannel+0xfc>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005ab6:	f7fe fc81 	bl	80043bc <HAL_GetTick>
 8005aba:	1bc3      	subs	r3, r0, r7
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d823      	bhi.n	8005b08 <HAL_DAC_ConfigChannel+0x130>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005ac0:	6823      	ldr	r3, [r4, #0]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	dbf6      	blt.n	8005ab6 <HAL_DAC_ConfigChannel+0xde>
      HAL_Delay(1U);
 8005ac8:	2001      	movs	r0, #1
 8005aca:	f7fe fc7d 	bl	80043c8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005ace:	6820      	ldr	r0, [r4, #0]
 8005ad0:	69ab      	ldr	r3, [r5, #24]
 8005ad2:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005ad4:	f006 0210 	and.w	r2, r6, #16
 8005ad8:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005adc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005ade:	4091      	lsls	r1, r2
 8005ae0:	ea23 0301 	bic.w	r3, r3, r1
 8005ae4:	69e9      	ldr	r1, [r5, #28]
 8005ae6:	4091      	lsls	r1, r2
 8005ae8:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005aea:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005aec:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005aee:	4091      	lsls	r1, r2
 8005af0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005af2:	ea23 0301 	bic.w	r3, r3, r1
 8005af6:	6a29      	ldr	r1, [r5, #32]
 8005af8:	4091      	lsls	r1, r2
 8005afa:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005afc:	6829      	ldr	r1, [r5, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005afe:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005b00:	e77e      	b.n	8005a00 <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8005b02:	2002      	movs	r0, #2
}
 8005b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b08:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b0a:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b0c:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 8005b10:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b12:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b14:	7122      	strb	r2, [r4, #4]
          return HAL_TIMEOUT;
 8005b16:	e7b0      	b.n	8005a7a <HAL_DAC_ConfigChannel+0xa2>
 8005b18:	20008000 	.word	0x20008000

08005b1c <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop

08005b20 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005b20:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b22:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005b24:	4620      	mov	r0, r4
 8005b26:	f7ff fff9 	bl	8005b1c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	7123      	strb	r3, [r4, #4]
}
 8005b2e:	bd10      	pop	{r4, pc}

08005b30 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop

08005b34 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005b34:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005b36:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005b38:	f7ff fffa 	bl	8005b30 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005b3c:	bd08      	pop	{r3, pc}
 8005b3e:	bf00      	nop

08005b40 <HAL_DACEx_ErrorCallbackCh2>:
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop

08005b44 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005b44:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b46:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005b48:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005b4a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005b4c:	f043 0304 	orr.w	r3, r3, #4
 8005b50:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005b52:	f7ff fff5 	bl	8005b40 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005b56:	2301      	movs	r3, #1
 8005b58:	7123      	strb	r3, [r4, #4]
}
 8005b5a:	bd10      	pop	{r4, pc}

08005b5c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop

08005b60 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b60:	6802      	ldr	r2, [r0, #0]
 8005b62:	4b34      	ldr	r3, [pc, #208]	; (8005c34 <DMA_CalcBaseAndBitshift+0xd4>)
 8005b64:	4934      	ldr	r1, [pc, #208]	; (8005c38 <DMA_CalcBaseAndBitshift+0xd8>)
{
 8005b66:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b68:	4d34      	ldr	r5, [pc, #208]	; (8005c3c <DMA_CalcBaseAndBitshift+0xdc>)
 8005b6a:	4c35      	ldr	r4, [pc, #212]	; (8005c40 <DMA_CalcBaseAndBitshift+0xe0>)
 8005b6c:	42aa      	cmp	r2, r5
 8005b6e:	bf18      	it	ne
 8005b70:	429a      	cmpne	r2, r3
 8005b72:	bf0c      	ite	eq
 8005b74:	2301      	moveq	r3, #1
 8005b76:	2300      	movne	r3, #0
 8005b78:	428a      	cmp	r2, r1
 8005b7a:	bf08      	it	eq
 8005b7c:	f043 0301 	orreq.w	r3, r3, #1
 8005b80:	3130      	adds	r1, #48	; 0x30
 8005b82:	42a2      	cmp	r2, r4
 8005b84:	bf08      	it	eq
 8005b86:	f043 0301 	orreq.w	r3, r3, #1
 8005b8a:	3430      	adds	r4, #48	; 0x30
 8005b8c:	428a      	cmp	r2, r1
 8005b8e:	bf08      	it	eq
 8005b90:	f043 0301 	orreq.w	r3, r3, #1
 8005b94:	3130      	adds	r1, #48	; 0x30
 8005b96:	42a2      	cmp	r2, r4
 8005b98:	bf08      	it	eq
 8005b9a:	f043 0301 	orreq.w	r3, r3, #1
 8005b9e:	3430      	adds	r4, #48	; 0x30
 8005ba0:	428a      	cmp	r2, r1
 8005ba2:	bf08      	it	eq
 8005ba4:	f043 0301 	orreq.w	r3, r3, #1
 8005ba8:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8005bac:	42a2      	cmp	r2, r4
 8005bae:	bf08      	it	eq
 8005bb0:	f043 0301 	orreq.w	r3, r3, #1
 8005bb4:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8005bb8:	428a      	cmp	r2, r1
 8005bba:	bf08      	it	eq
 8005bbc:	f043 0301 	orreq.w	r3, r3, #1
 8005bc0:	3130      	adds	r1, #48	; 0x30
 8005bc2:	42a2      	cmp	r2, r4
 8005bc4:	bf08      	it	eq
 8005bc6:	f043 0301 	orreq.w	r3, r3, #1
 8005bca:	3430      	adds	r4, #48	; 0x30
 8005bcc:	428a      	cmp	r2, r1
 8005bce:	bf08      	it	eq
 8005bd0:	f043 0301 	orreq.w	r3, r3, #1
 8005bd4:	3130      	adds	r1, #48	; 0x30
 8005bd6:	42a2      	cmp	r2, r4
 8005bd8:	bf08      	it	eq
 8005bda:	f043 0301 	orreq.w	r3, r3, #1
 8005bde:	3430      	adds	r4, #48	; 0x30
 8005be0:	428a      	cmp	r2, r1
 8005be2:	bf08      	it	eq
 8005be4:	f043 0301 	orreq.w	r3, r3, #1
 8005be8:	3130      	adds	r1, #48	; 0x30
 8005bea:	42a2      	cmp	r2, r4
 8005bec:	bf08      	it	eq
 8005bee:	f043 0301 	orreq.w	r3, r3, #1
 8005bf2:	428a      	cmp	r2, r1
 8005bf4:	bf08      	it	eq
 8005bf6:	f043 0301 	orreq.w	r3, r3, #1
 8005bfa:	b913      	cbnz	r3, 8005c02 <DMA_CalcBaseAndBitshift+0xa2>
 8005bfc:	4b11      	ldr	r3, [pc, #68]	; (8005c44 <DMA_CalcBaseAndBitshift+0xe4>)
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d113      	bne.n	8005c2a <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005c02:	b2d3      	uxtb	r3, r2
 8005c04:	4910      	ldr	r1, [pc, #64]	; (8005c48 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005c06:	4c11      	ldr	r4, [pc, #68]	; (8005c4c <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005c08:	3b10      	subs	r3, #16
 8005c0a:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8005c0e:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005c10:	4b0f      	ldr	r3, [pc, #60]	; (8005c50 <DMA_CalcBaseAndBitshift+0xf0>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005c12:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005c16:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005c1a:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005c1c:	bf88      	it	hi
 8005c1e:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005c20:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005c22:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	bc30      	pop	{r4, r5}
 8005c28:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005c2a:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8005c2e:	6583      	str	r3, [r0, #88]	; 0x58
 8005c30:	e7f8      	b.n	8005c24 <DMA_CalcBaseAndBitshift+0xc4>
 8005c32:	bf00      	nop
 8005c34:	40020010 	.word	0x40020010
 8005c38:	40020040 	.word	0x40020040
 8005c3c:	40020028 	.word	0x40020028
 8005c40:	40020058 	.word	0x40020058
 8005c44:	400204b8 	.word	0x400204b8
 8005c48:	aaaaaaab 	.word	0xaaaaaaab
 8005c4c:	0801883c 	.word	0x0801883c
 8005c50:	fffffc00 	.word	0xfffffc00

08005c54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005c54:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c56:	4a29      	ldr	r2, [pc, #164]	; (8005cfc <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8005c58:	4929      	ldr	r1, [pc, #164]	; (8005d00 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 8005c5a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c5c:	4d29      	ldr	r5, [pc, #164]	; (8005d04 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8005c5e:	4c2a      	ldr	r4, [pc, #168]	; (8005d08 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8005c60:	42ab      	cmp	r3, r5
 8005c62:	bf18      	it	ne
 8005c64:	4293      	cmpne	r3, r2
 8005c66:	bf0c      	ite	eq
 8005c68:	2201      	moveq	r2, #1
 8005c6a:	2200      	movne	r2, #0
 8005c6c:	428b      	cmp	r3, r1
 8005c6e:	bf08      	it	eq
 8005c70:	f042 0201 	orreq.w	r2, r2, #1
 8005c74:	3128      	adds	r1, #40	; 0x28
 8005c76:	42a3      	cmp	r3, r4
 8005c78:	bf08      	it	eq
 8005c7a:	f042 0201 	orreq.w	r2, r2, #1
 8005c7e:	3428      	adds	r4, #40	; 0x28
 8005c80:	428b      	cmp	r3, r1
 8005c82:	bf08      	it	eq
 8005c84:	f042 0201 	orreq.w	r2, r2, #1
 8005c88:	3128      	adds	r1, #40	; 0x28
 8005c8a:	42a3      	cmp	r3, r4
 8005c8c:	bf08      	it	eq
 8005c8e:	f042 0201 	orreq.w	r2, r2, #1
 8005c92:	428b      	cmp	r3, r1
 8005c94:	bf08      	it	eq
 8005c96:	f042 0201 	orreq.w	r2, r2, #1
 8005c9a:	b912      	cbnz	r2, 8005ca2 <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8005c9c:	4a1b      	ldr	r2, [pc, #108]	; (8005d0c <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d113      	bne.n	8005cca <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	4c1a      	ldr	r4, [pc, #104]	; (8005d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005ca6:	4a1b      	ldr	r2, [pc, #108]	; (8005d14 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ca8:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005caa:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005cac:	4d1a      	ldr	r5, [pc, #104]	; (8005d18 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005cae:	fba4 4303 	umull	r4, r3, r4, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005cb2:	6645      	str	r5, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005cb4:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cb8:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005cbc:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cbe:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005cc2:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cc4:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005cc6:	bc30      	pop	{r4, r5}
 8005cc8:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cca:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005ccc:	4913      	ldr	r1, [pc, #76]	; (8005d1c <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cce:	4c14      	ldr	r4, [pc, #80]	; (8005d20 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005cd0:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cd2:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005cd4:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005cd6:	fba4 2302 	umull	r2, r3, r4, r2
 8005cda:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005cde:	d800      	bhi.n	8005ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8005ce0:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005ce2:	4a10      	ldr	r2, [pc, #64]	; (8005d24 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ce4:	f003 051f 	and.w	r5, r3, #31
 8005ce8:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005cea:	4c0f      	ldr	r4, [pc, #60]	; (8005d28 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005cec:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cee:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005cf0:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005cf2:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005cf4:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005cf6:	6602      	str	r2, [r0, #96]	; 0x60
}
 8005cf8:	e7e5      	b.n	8005cc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x72>
 8005cfa:	bf00      	nop
 8005cfc:	58025408 	.word	0x58025408
 8005d00:	58025430 	.word	0x58025430
 8005d04:	5802541c 	.word	0x5802541c
 8005d08:	58025444 	.word	0x58025444
 8005d0c:	58025494 	.word	0x58025494
 8005d10:	cccccccd 	.word	0xcccccccd
 8005d14:	16009600 	.word	0x16009600
 8005d18:	58025880 	.word	0x58025880
 8005d1c:	bffdfbf0 	.word	0xbffdfbf0
 8005d20:	aaaaaaab 	.word	0xaaaaaaab
 8005d24:	10008200 	.word	0x10008200
 8005d28:	40020880 	.word	0x40020880

08005d2c <HAL_DMA_Init>:
{
 8005d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005d30:	f7fe fb44 	bl	80043bc <HAL_GetTick>
  if(hdma == NULL)
 8005d34:	2c00      	cmp	r4, #0
 8005d36:	f000 8177 	beq.w	8006028 <HAL_DMA_Init+0x2fc>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	4605      	mov	r5, r0
 8005d3e:	4a92      	ldr	r2, [pc, #584]	; (8005f88 <HAL_DMA_Init+0x25c>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d048      	beq.n	8005dd6 <HAL_DMA_Init+0xaa>
 8005d44:	3218      	adds	r2, #24
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d045      	beq.n	8005dd6 <HAL_DMA_Init+0xaa>
 8005d4a:	3230      	adds	r2, #48	; 0x30
 8005d4c:	498f      	ldr	r1, [pc, #572]	; (8005f8c <HAL_DMA_Init+0x260>)
 8005d4e:	428b      	cmp	r3, r1
 8005d50:	bf18      	it	ne
 8005d52:	4293      	cmpne	r3, r2
 8005d54:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8005d58:	bf0c      	ite	eq
 8005d5a:	2201      	moveq	r2, #1
 8005d5c:	2200      	movne	r2, #0
 8005d5e:	428b      	cmp	r3, r1
 8005d60:	bf08      	it	eq
 8005d62:	f042 0201 	orreq.w	r2, r2, #1
 8005d66:	3118      	adds	r1, #24
 8005d68:	428b      	cmp	r3, r1
 8005d6a:	bf08      	it	eq
 8005d6c:	f042 0201 	orreq.w	r2, r2, #1
 8005d70:	3118      	adds	r1, #24
 8005d72:	428b      	cmp	r3, r1
 8005d74:	bf08      	it	eq
 8005d76:	f042 0201 	orreq.w	r2, r2, #1
 8005d7a:	3118      	adds	r1, #24
 8005d7c:	428b      	cmp	r3, r1
 8005d7e:	bf08      	it	eq
 8005d80:	f042 0201 	orreq.w	r2, r2, #1
 8005d84:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8005d88:	428b      	cmp	r3, r1
 8005d8a:	bf08      	it	eq
 8005d8c:	f042 0201 	orreq.w	r2, r2, #1
 8005d90:	3118      	adds	r1, #24
 8005d92:	428b      	cmp	r3, r1
 8005d94:	bf08      	it	eq
 8005d96:	f042 0201 	orreq.w	r2, r2, #1
 8005d9a:	3118      	adds	r1, #24
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	bf08      	it	eq
 8005da0:	f042 0201 	orreq.w	r2, r2, #1
 8005da4:	3118      	adds	r1, #24
 8005da6:	428b      	cmp	r3, r1
 8005da8:	bf08      	it	eq
 8005daa:	f042 0201 	orreq.w	r2, r2, #1
 8005dae:	3118      	adds	r1, #24
 8005db0:	428b      	cmp	r3, r1
 8005db2:	bf08      	it	eq
 8005db4:	f042 0201 	orreq.w	r2, r2, #1
 8005db8:	3118      	adds	r1, #24
 8005dba:	428b      	cmp	r3, r1
 8005dbc:	bf08      	it	eq
 8005dbe:	f042 0201 	orreq.w	r2, r2, #1
 8005dc2:	3118      	adds	r1, #24
 8005dc4:	428b      	cmp	r3, r1
 8005dc6:	bf08      	it	eq
 8005dc8:	f042 0201 	orreq.w	r2, r2, #1
 8005dcc:	b91a      	cbnz	r2, 8005dd6 <HAL_DMA_Init+0xaa>
 8005dce:	4a70      	ldr	r2, [pc, #448]	; (8005f90 <HAL_DMA_Init+0x264>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	f040 8198 	bne.w	8006106 <HAL_DMA_Init+0x3da>
    __HAL_UNLOCK(hdma);
 8005dd6:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8005dd8:	2102      	movs	r1, #2
    __HAL_UNLOCK(hdma);
 8005dda:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8005dde:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	f022 0201 	bic.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	e006      	b.n	8005dfa <HAL_DMA_Init+0xce>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005dec:	f7fe fae6 	bl	80043bc <HAL_GetTick>
 8005df0:	1b43      	subs	r3, r0, r5
 8005df2:	2b05      	cmp	r3, #5
 8005df4:	f200 80ff 	bhi.w	8005ff6 <HAL_DMA_Init+0x2ca>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	07d6      	lsls	r6, r2, #31
 8005dfe:	d4f5      	bmi.n	8005dec <HAL_DMA_Init+0xc0>
    registerValue |=  hdma->Init.Direction           |
 8005e00:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e04:	6920      	ldr	r0, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8005e06:	432a      	orrs	r2, r5
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e08:	69a1      	ldr	r1, [r4, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005e0a:	681d      	ldr	r5, [r3, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e0c:	4302      	orrs	r2, r0
 8005e0e:	6960      	ldr	r0, [r4, #20]
 8005e10:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e12:	69e0      	ldr	r0, [r4, #28]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005e18:	485e      	ldr	r0, [pc, #376]	; (8005f94 <HAL_DMA_Init+0x268>)
 8005e1a:	4028      	ands	r0, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e1c:	6a25      	ldr	r5, [r4, #32]
 8005e1e:	432a      	orrs	r2, r5
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e20:	4d5d      	ldr	r5, [pc, #372]	; (8005f98 <HAL_DMA_Init+0x26c>)
    registerValue |=  hdma->Init.Direction           |
 8005e22:	4302      	orrs	r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e24:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005e26:	2804      	cmp	r0, #4
 8005e28:	f000 8100 	beq.w	800602c <HAL_DMA_Init+0x300>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005e2c:	682e      	ldr	r6, [r5, #0]
 8005e2e:	4d5b      	ldr	r5, [pc, #364]	; (8005f9c <HAL_DMA_Init+0x270>)
 8005e30:	4035      	ands	r5, r6
 8005e32:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 8005e36:	f080 80bb 	bcs.w	8005fb0 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005e3a:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005e3c:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e3e:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8005e42:	4302      	orrs	r2, r0
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005e44:	615a      	str	r2, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005e46:	4620      	mov	r0, r4
 8005e48:	f7ff fe8a 	bl	8005b60 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005e4c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005e4e:	233f      	movs	r3, #63	; 0x3f
 8005e50:	f002 021f 	and.w	r2, r2, #31
 8005e54:	4093      	lsls	r3, r2
 8005e56:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e58:	6822      	ldr	r2, [r4, #0]
 8005e5a:	4b4b      	ldr	r3, [pc, #300]	; (8005f88 <HAL_DMA_Init+0x25c>)
 8005e5c:	4850      	ldr	r0, [pc, #320]	; (8005fa0 <HAL_DMA_Init+0x274>)
 8005e5e:	494b      	ldr	r1, [pc, #300]	; (8005f8c <HAL_DMA_Init+0x260>)
 8005e60:	4282      	cmp	r2, r0
 8005e62:	bf18      	it	ne
 8005e64:	429a      	cmpne	r2, r3
 8005e66:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8005e6a:	bf0c      	ite	eq
 8005e6c:	2301      	moveq	r3, #1
 8005e6e:	2300      	movne	r3, #0
 8005e70:	428a      	cmp	r2, r1
 8005e72:	bf08      	it	eq
 8005e74:	f043 0301 	orreq.w	r3, r3, #1
 8005e78:	3130      	adds	r1, #48	; 0x30
 8005e7a:	4282      	cmp	r2, r0
 8005e7c:	bf08      	it	eq
 8005e7e:	f043 0301 	orreq.w	r3, r3, #1
 8005e82:	3030      	adds	r0, #48	; 0x30
 8005e84:	428a      	cmp	r2, r1
 8005e86:	bf08      	it	eq
 8005e88:	f043 0301 	orreq.w	r3, r3, #1
 8005e8c:	3130      	adds	r1, #48	; 0x30
 8005e8e:	4282      	cmp	r2, r0
 8005e90:	bf08      	it	eq
 8005e92:	f043 0301 	orreq.w	r3, r3, #1
 8005e96:	3030      	adds	r0, #48	; 0x30
 8005e98:	428a      	cmp	r2, r1
 8005e9a:	bf08      	it	eq
 8005e9c:	f043 0301 	orreq.w	r3, r3, #1
 8005ea0:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8005ea4:	4282      	cmp	r2, r0
 8005ea6:	bf08      	it	eq
 8005ea8:	f043 0301 	orreq.w	r3, r3, #1
 8005eac:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005eb0:	428a      	cmp	r2, r1
 8005eb2:	bf08      	it	eq
 8005eb4:	f043 0301 	orreq.w	r3, r3, #1
 8005eb8:	3130      	adds	r1, #48	; 0x30
 8005eba:	4282      	cmp	r2, r0
 8005ebc:	bf08      	it	eq
 8005ebe:	f043 0301 	orreq.w	r3, r3, #1
 8005ec2:	3030      	adds	r0, #48	; 0x30
 8005ec4:	428a      	cmp	r2, r1
 8005ec6:	bf08      	it	eq
 8005ec8:	f043 0301 	orreq.w	r3, r3, #1
 8005ecc:	3130      	adds	r1, #48	; 0x30
 8005ece:	4282      	cmp	r2, r0
 8005ed0:	bf08      	it	eq
 8005ed2:	f043 0301 	orreq.w	r3, r3, #1
 8005ed6:	3030      	adds	r0, #48	; 0x30
 8005ed8:	428a      	cmp	r2, r1
 8005eda:	bf08      	it	eq
 8005edc:	f043 0301 	orreq.w	r3, r3, #1
 8005ee0:	3130      	adds	r1, #48	; 0x30
 8005ee2:	4282      	cmp	r2, r0
 8005ee4:	bf08      	it	eq
 8005ee6:	f043 0301 	orreq.w	r3, r3, #1
 8005eea:	3030      	adds	r0, #48	; 0x30
 8005eec:	428a      	cmp	r2, r1
 8005eee:	bf08      	it	eq
 8005ef0:	f043 0301 	orreq.w	r3, r3, #1
 8005ef4:	492b      	ldr	r1, [pc, #172]	; (8005fa4 <HAL_DMA_Init+0x278>)
 8005ef6:	4282      	cmp	r2, r0
 8005ef8:	bf08      	it	eq
 8005efa:	f043 0301 	orreq.w	r3, r3, #1
 8005efe:	482a      	ldr	r0, [pc, #168]	; (8005fa8 <HAL_DMA_Init+0x27c>)
 8005f00:	428a      	cmp	r2, r1
 8005f02:	bf08      	it	eq
 8005f04:	f043 0301 	orreq.w	r3, r3, #1
 8005f08:	3128      	adds	r1, #40	; 0x28
 8005f0a:	4282      	cmp	r2, r0
 8005f0c:	bf08      	it	eq
 8005f0e:	f043 0301 	orreq.w	r3, r3, #1
 8005f12:	3028      	adds	r0, #40	; 0x28
 8005f14:	428a      	cmp	r2, r1
 8005f16:	bf08      	it	eq
 8005f18:	f043 0301 	orreq.w	r3, r3, #1
 8005f1c:	3128      	adds	r1, #40	; 0x28
 8005f1e:	4282      	cmp	r2, r0
 8005f20:	bf08      	it	eq
 8005f22:	f043 0301 	orreq.w	r3, r3, #1
 8005f26:	3028      	adds	r0, #40	; 0x28
 8005f28:	428a      	cmp	r2, r1
 8005f2a:	bf08      	it	eq
 8005f2c:	f043 0301 	orreq.w	r3, r3, #1
 8005f30:	3128      	adds	r1, #40	; 0x28
 8005f32:	4282      	cmp	r2, r0
 8005f34:	bf08      	it	eq
 8005f36:	f043 0301 	orreq.w	r3, r3, #1
 8005f3a:	428a      	cmp	r2, r1
 8005f3c:	bf08      	it	eq
 8005f3e:	f043 0301 	orreq.w	r3, r3, #1
 8005f42:	b913      	cbnz	r3, 8005f4a <HAL_DMA_Init+0x21e>
 8005f44:	4b19      	ldr	r3, [pc, #100]	; (8005fac <HAL_DMA_Init+0x280>)
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d118      	bne.n	8005f7c <HAL_DMA_Init+0x250>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f7ff fe82 	bl	8005c54 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005f50:	68a3      	ldr	r3, [r4, #8]
 8005f52:	2b80      	cmp	r3, #128	; 0x80
 8005f54:	d05c      	beq.n	8006010 <HAL_DMA_Init+0x2e4>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005f56:	6863      	ldr	r3, [r4, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f58:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005f5a:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005f5c:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f5e:	e9d4 5118 	ldrd	r5, r1, [r4, #96]	; 0x60
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005f62:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005f64:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f66:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005f68:	d859      	bhi.n	800601e <HAL_DMA_Init+0x2f2>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005f6a:	1e50      	subs	r0, r2, #1
 8005f6c:	2807      	cmp	r0, #7
 8005f6e:	d96e      	bls.n	800604e <HAL_DMA_Init+0x322>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f70:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005f72:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005f76:	2000      	movs	r0, #0
 8005f78:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f7a:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f7c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8005f7e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f80:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8005f82:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f88:	40020010 	.word	0x40020010
 8005f8c:	40020040 	.word	0x40020040
 8005f90:	400204b8 	.word	0x400204b8
 8005f94:	fe10803f 	.word	0xfe10803f
 8005f98:	5c001000 	.word	0x5c001000
 8005f9c:	ffff0000 	.word	0xffff0000
 8005fa0:	40020028 	.word	0x40020028
 8005fa4:	58025408 	.word	0x58025408
 8005fa8:	5802541c 	.word	0x5802541c
 8005fac:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005fb0:	6865      	ldr	r5, [r4, #4]
 8005fb2:	f1a5 0629 	sub.w	r6, r5, #41	; 0x29
 8005fb6:	2e1f      	cmp	r6, #31
 8005fb8:	d924      	bls.n	8006004 <HAL_DMA_Init+0x2d8>
 8005fba:	3d4f      	subs	r5, #79	; 0x4f
 8005fbc:	2d03      	cmp	r5, #3
 8005fbe:	d801      	bhi.n	8005fc4 <HAL_DMA_Init+0x298>
        registerValue |= DMA_SxCR_TRBUFF;
 8005fc0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005fc4:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fc6:	2804      	cmp	r0, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005fc8:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005fca:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8005fce:	ea42 0200 	orr.w	r2, r2, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fd2:	f47f af37 	bne.w	8005e44 <HAL_DMA_Init+0x118>
 8005fd6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8005fd8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005fda:	4302      	orrs	r2, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005fdc:	2d00      	cmp	r5, #0
 8005fde:	f43f af31 	beq.w	8005e44 <HAL_DMA_Init+0x118>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005fe2:	2900      	cmp	r1, #0
 8005fe4:	d169      	bne.n	80060ba <HAL_DMA_Init+0x38e>
    switch (hdma->Init.FIFOThreshold)
 8005fe6:	2801      	cmp	r0, #1
 8005fe8:	f000 8088 	beq.w	80060fc <HAL_DMA_Init+0x3d0>
 8005fec:	f030 0102 	bics.w	r1, r0, #2
 8005ff0:	f47f af28 	bne.w	8005e44 <HAL_DMA_Init+0x118>
 8005ff4:	e069      	b.n	80060ca <HAL_DMA_Init+0x39e>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ff6:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8005ff8:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005ffa:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ffc:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005ffe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8006002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006004:	4d73      	ldr	r5, [pc, #460]	; (80061d4 <HAL_DMA_Init+0x4a8>)
 8006006:	fa25 f606 	lsr.w	r6, r5, r6
 800600a:	07f5      	lsls	r5, r6, #31
 800600c:	d5da      	bpl.n	8005fc4 <HAL_DMA_Init+0x298>
 800600e:	e7d7      	b.n	8005fc0 <HAL_DMA_Init+0x294>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006010:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006012:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8006014:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006018:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800601a:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800601c:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 800601e:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8006020:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006024:	6763      	str	r3, [r4, #116]	; 0x74
 8006026:	e7a9      	b.n	8005f7c <HAL_DMA_Init+0x250>
    return HAL_ERROR;
 8006028:	2001      	movs	r0, #1
}
 800602a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800602c:	682f      	ldr	r7, [r5, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800602e:	e9d4 560b 	ldrd	r5, r6, [r4, #44]	; 0x2c
 8006032:	432e      	orrs	r6, r5
 8006034:	4332      	orrs	r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006036:	4e68      	ldr	r6, [pc, #416]	; (80061d8 <HAL_DMA_Init+0x4ac>)
 8006038:	403e      	ands	r6, r7
 800603a:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 800603e:	d2b7      	bcs.n	8005fb0 <HAL_DMA_Init+0x284>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006040:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006042:	695a      	ldr	r2, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006044:	f022 0207 	bic.w	r2, r2, #7
    registerValue |= hdma->Init.FIFOMode;
 8006048:	f042 0204 	orr.w	r2, r2, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800604c:	e7c4      	b.n	8005fd8 <HAL_DMA_Init+0x2ac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800604e:	6821      	ldr	r1, [r4, #0]
 8006050:	4b62      	ldr	r3, [pc, #392]	; (80061dc <HAL_DMA_Init+0x4b0>)
 8006052:	4d63      	ldr	r5, [pc, #396]	; (80061e0 <HAL_DMA_Init+0x4b4>)
 8006054:	42a9      	cmp	r1, r5
 8006056:	bf18      	it	ne
 8006058:	4299      	cmpne	r1, r3
 800605a:	f105 0514 	add.w	r5, r5, #20
 800605e:	bf0c      	ite	eq
 8006060:	2301      	moveq	r3, #1
 8006062:	2300      	movne	r3, #0
 8006064:	42a9      	cmp	r1, r5
 8006066:	bf08      	it	eq
 8006068:	f043 0301 	orreq.w	r3, r3, #1
 800606c:	3514      	adds	r5, #20
 800606e:	42a9      	cmp	r1, r5
 8006070:	bf08      	it	eq
 8006072:	f043 0301 	orreq.w	r3, r3, #1
 8006076:	3514      	adds	r5, #20
 8006078:	42a9      	cmp	r1, r5
 800607a:	bf08      	it	eq
 800607c:	f043 0301 	orreq.w	r3, r3, #1
 8006080:	3514      	adds	r5, #20
 8006082:	42a9      	cmp	r1, r5
 8006084:	bf08      	it	eq
 8006086:	f043 0301 	orreq.w	r3, r3, #1
 800608a:	3514      	adds	r5, #20
 800608c:	42a9      	cmp	r1, r5
 800608e:	bf08      	it	eq
 8006090:	f043 0301 	orreq.w	r3, r3, #1
 8006094:	b93b      	cbnz	r3, 80060a6 <HAL_DMA_Init+0x37a>
 8006096:	4b53      	ldr	r3, [pc, #332]	; (80061e4 <HAL_DMA_Init+0x4b8>)
 8006098:	4299      	cmp	r1, r3
 800609a:	d004      	beq.n	80060a6 <HAL_DMA_Init+0x37a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800609c:	4b52      	ldr	r3, [pc, #328]	; (80061e8 <HAL_DMA_Init+0x4bc>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800609e:	4953      	ldr	r1, [pc, #332]	; (80061ec <HAL_DMA_Init+0x4c0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80060a0:	4413      	add	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80060a4:	e003      	b.n	80060ae <HAL_DMA_Init+0x382>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80060a6:	4b52      	ldr	r3, [pc, #328]	; (80061f0 <HAL_DMA_Init+0x4c4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80060a8:	4952      	ldr	r1, [pc, #328]	; (80061f4 <HAL_DMA_Init+0x4c8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80060aa:	4413      	add	r3, r2
 80060ac:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80060ae:	2201      	movs	r2, #1
 80060b0:	4082      	lsls	r2, r0
 80060b2:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 80060b6:	6762      	str	r2, [r4, #116]	; 0x74
 80060b8:	e75d      	b.n	8005f76 <HAL_DMA_Init+0x24a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060ba:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80060be:	d00e      	beq.n	80060de <HAL_DMA_Init+0x3b2>
    switch (hdma->Init.FIFOThreshold)
 80060c0:	2802      	cmp	r0, #2
 80060c2:	d905      	bls.n	80060d0 <HAL_DMA_Init+0x3a4>
 80060c4:	2803      	cmp	r0, #3
 80060c6:	f47f aebd 	bne.w	8005e44 <HAL_DMA_Init+0x118>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060ca:	01e9      	lsls	r1, r5, #7
 80060cc:	f57f aeba 	bpl.w	8005e44 <HAL_DMA_Init+0x118>
          hdma->State = HAL_DMA_STATE_READY;
 80060d0:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80060d2:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80060d4:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80060d6:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80060d8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80060dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (hdma->Init.FIFOThreshold)
 80060de:	2803      	cmp	r0, #3
 80060e0:	f63f aeb0 	bhi.w	8005e44 <HAL_DMA_Init+0x118>
 80060e4:	a101      	add	r1, pc, #4	; (adr r1, 80060ec <HAL_DMA_Init+0x3c0>)
 80060e6:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 80060ea:	bf00      	nop
 80060ec:	080060d1 	.word	0x080060d1
 80060f0:	080060cb 	.word	0x080060cb
 80060f4:	080060d1 	.word	0x080060d1
 80060f8:	080060fd 	.word	0x080060fd
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060fc:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8006100:	f47f aea0 	bne.w	8005e44 <HAL_DMA_Init+0x118>
 8006104:	e7e4      	b.n	80060d0 <HAL_DMA_Init+0x3a4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006106:	4a35      	ldr	r2, [pc, #212]	; (80061dc <HAL_DMA_Init+0x4b0>)
 8006108:	4835      	ldr	r0, [pc, #212]	; (80061e0 <HAL_DMA_Init+0x4b4>)
 800610a:	493b      	ldr	r1, [pc, #236]	; (80061f8 <HAL_DMA_Init+0x4cc>)
 800610c:	4283      	cmp	r3, r0
 800610e:	bf18      	it	ne
 8006110:	4293      	cmpne	r3, r2
 8006112:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8006116:	bf0c      	ite	eq
 8006118:	2201      	moveq	r2, #1
 800611a:	2200      	movne	r2, #0
 800611c:	428b      	cmp	r3, r1
 800611e:	bf08      	it	eq
 8006120:	f042 0201 	orreq.w	r2, r2, #1
 8006124:	3128      	adds	r1, #40	; 0x28
 8006126:	4283      	cmp	r3, r0
 8006128:	bf08      	it	eq
 800612a:	f042 0201 	orreq.w	r2, r2, #1
 800612e:	3028      	adds	r0, #40	; 0x28
 8006130:	428b      	cmp	r3, r1
 8006132:	bf08      	it	eq
 8006134:	f042 0201 	orreq.w	r2, r2, #1
 8006138:	3128      	adds	r1, #40	; 0x28
 800613a:	4283      	cmp	r3, r0
 800613c:	bf08      	it	eq
 800613e:	f042 0201 	orreq.w	r2, r2, #1
 8006142:	428b      	cmp	r3, r1
 8006144:	bf08      	it	eq
 8006146:	f042 0201 	orreq.w	r2, r2, #1
 800614a:	b912      	cbnz	r2, 8006152 <HAL_DMA_Init+0x426>
 800614c:	4a25      	ldr	r2, [pc, #148]	; (80061e4 <HAL_DMA_Init+0x4b8>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d138      	bne.n	80061c4 <HAL_DMA_Init+0x498>
    __HAL_UNLOCK(hdma);
 8006152:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8006154:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006156:	4d29      	ldr	r5, [pc, #164]	; (80061fc <HAL_DMA_Init+0x4d0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8006158:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800615c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006160:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006162:	4015      	ands	r5, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006164:	68a2      	ldr	r2, [r4, #8]
 8006166:	2a40      	cmp	r2, #64	; 0x40
 8006168:	d02a      	beq.n	80061c0 <HAL_DMA_Init+0x494>
 800616a:	2a80      	cmp	r2, #128	; 0x80
 800616c:	bf0c      	ite	eq
 800616e:	f44f 4080 	moveq.w	r0, #16384	; 0x4000
 8006172:	2000      	movne	r0, #0
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006174:	6a26      	ldr	r6, [r4, #32]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006176:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800617a:	08d2      	lsrs	r2, r2, #3
 800617c:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006180:	6961      	ldr	r1, [r4, #20]
 8006182:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006186:	69a1      	ldr	r1, [r4, #24]
 8006188:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800618c:	69e1      	ldr	r1, [r4, #28]
 800618e:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006192:	491b      	ldr	r1, [pc, #108]	; (8006200 <HAL_DMA_Init+0x4d4>)
 8006194:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8006198:	4419      	add	r1, r3
 800619a:	432a      	orrs	r2, r5
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800619c:	4302      	orrs	r2, r0
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800619e:	4819      	ldr	r0, [pc, #100]	; (8006204 <HAL_DMA_Init+0x4d8>)
 80061a0:	fba0 0101 	umull	r0, r1, r0, r1
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80061a4:	4620      	mov	r0, r4
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80061a6:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80061a8:	090b      	lsrs	r3, r1, #4
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80061ae:	f7ff fcd7 	bl	8005b60 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80061b2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80061b4:	2301      	movs	r3, #1
 80061b6:	f002 021f 	and.w	r2, r2, #31
 80061ba:	4093      	lsls	r3, r2
 80061bc:	6043      	str	r3, [r0, #4]
 80061be:	e64b      	b.n	8005e58 <HAL_DMA_Init+0x12c>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80061c0:	2010      	movs	r0, #16
 80061c2:	e7d7      	b.n	8006174 <HAL_DMA_Init+0x448>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80061c4:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80061c6:	2303      	movs	r3, #3
    return HAL_ERROR;
 80061c8:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80061ca:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80061cc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80061d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061d2:	bf00      	nop
 80061d4:	c3c0003f 	.word	0xc3c0003f
 80061d8:	ffff0000 	.word	0xffff0000
 80061dc:	58025408 	.word	0x58025408
 80061e0:	5802541c 	.word	0x5802541c
 80061e4:	58025494 	.word	0x58025494
 80061e8:	1000823f 	.word	0x1000823f
 80061ec:	40020940 	.word	0x40020940
 80061f0:	1600963f 	.word	0x1600963f
 80061f4:	58025940 	.word	0x58025940
 80061f8:	58025430 	.word	0x58025430
 80061fc:	fffe000f 	.word	0xfffe000f
 8006200:	a7fdabf8 	.word	0xa7fdabf8
 8006204:	cccccccd 	.word	0xcccccccd

08006208 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8006208:	2800      	cmp	r0, #0
 800620a:	f000 8177 	beq.w	80064fc <HAL_DMA_Start_IT+0x2f4>
 800620e:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8006210:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8006214:	2801      	cmp	r0, #1
 8006216:	f000 8173 	beq.w	8006500 <HAL_DMA_Start_IT+0x2f8>
 800621a:	2001      	movs	r0, #1
{
 800621c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8006220:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 8006224:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8006228:	4284      	cmp	r4, r0
 800622a:	d008      	beq.n	800623e <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800622c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8006230:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006232:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8006236:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 800623a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800623e:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8006240:	f8dc 4000 	ldr.w	r4, [ip]
 8006244:	4d53      	ldr	r5, [pc, #332]	; (8006394 <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8006246:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800624a:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 800624c:	4e52      	ldr	r6, [pc, #328]	; (8006398 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800624e:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8006252:	4852      	ldr	r0, [pc, #328]	; (800639c <HAL_DMA_Start_IT+0x194>)
 8006254:	42ac      	cmp	r4, r5
 8006256:	bf18      	it	ne
 8006258:	4284      	cmpne	r4, r0
 800625a:	f105 0518 	add.w	r5, r5, #24
 800625e:	bf0c      	ite	eq
 8006260:	2001      	moveq	r0, #1
 8006262:	2000      	movne	r0, #0
 8006264:	42ac      	cmp	r4, r5
 8006266:	bf08      	it	eq
 8006268:	f040 0001 	orreq.w	r0, r0, #1
 800626c:	3518      	adds	r5, #24
 800626e:	42ac      	cmp	r4, r5
 8006270:	bf08      	it	eq
 8006272:	f040 0001 	orreq.w	r0, r0, #1
 8006276:	3518      	adds	r5, #24
 8006278:	42ac      	cmp	r4, r5
 800627a:	bf08      	it	eq
 800627c:	f040 0001 	orreq.w	r0, r0, #1
 8006280:	3518      	adds	r5, #24
 8006282:	42ac      	cmp	r4, r5
 8006284:	bf08      	it	eq
 8006286:	f040 0001 	orreq.w	r0, r0, #1
 800628a:	f505 7556 	add.w	r5, r5, #856	; 0x358
 800628e:	42ac      	cmp	r4, r5
 8006290:	bf08      	it	eq
 8006292:	f040 0001 	orreq.w	r0, r0, #1
 8006296:	3518      	adds	r5, #24
 8006298:	42ac      	cmp	r4, r5
 800629a:	bf08      	it	eq
 800629c:	f040 0001 	orreq.w	r0, r0, #1
 80062a0:	3518      	adds	r5, #24
 80062a2:	42ac      	cmp	r4, r5
 80062a4:	bf08      	it	eq
 80062a6:	f040 0001 	orreq.w	r0, r0, #1
 80062aa:	3518      	adds	r5, #24
 80062ac:	42ac      	cmp	r4, r5
 80062ae:	bf08      	it	eq
 80062b0:	f040 0001 	orreq.w	r0, r0, #1
 80062b4:	3518      	adds	r5, #24
 80062b6:	42ac      	cmp	r4, r5
 80062b8:	bf08      	it	eq
 80062ba:	f040 0001 	orreq.w	r0, r0, #1
 80062be:	3518      	adds	r5, #24
 80062c0:	42ac      	cmp	r4, r5
 80062c2:	bf08      	it	eq
 80062c4:	f040 0001 	orreq.w	r0, r0, #1
 80062c8:	3518      	adds	r5, #24
 80062ca:	42ac      	cmp	r4, r5
 80062cc:	bf08      	it	eq
 80062ce:	f040 0001 	orreq.w	r0, r0, #1
 80062d2:	3518      	adds	r5, #24
 80062d4:	42ac      	cmp	r4, r5
 80062d6:	bf14      	ite	ne
 80062d8:	4681      	movne	r9, r0
 80062da:	f040 0901 	orreq.w	r9, r0, #1
 80062de:	f5a5 6592 	sub.w	r5, r5, #1168	; 0x490
 80062e2:	42ac      	cmp	r4, r5
 80062e4:	bf18      	it	ne
 80062e6:	42b4      	cmpne	r4, r6
 80062e8:	bf0c      	ite	eq
 80062ea:	2501      	moveq	r5, #1
 80062ec:	2500      	movne	r5, #0
 80062ee:	d002      	beq.n	80062f6 <HAL_DMA_Start_IT+0xee>
 80062f0:	f1b9 0f00 	cmp.w	r9, #0
 80062f4:	d054      	beq.n	80063a0 <HAL_DMA_Start_IT+0x198>
 80062f6:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062f8:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 80062fc:	f026 0601 	bic.w	r6, r6, #1
 8006300:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006302:	2d00      	cmp	r5, #0
 8006304:	d078      	beq.n	80063f8 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006306:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 800630a:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800630c:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8006310:	b117      	cbz	r7, 8006318 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006312:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 8006316:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006318:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 800631c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8006320:	f006 081f 	and.w	r8, r6, #31
 8006324:	fa0e fe08 	lsl.w	lr, lr, r8
 8006328:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800632c:	6826      	ldr	r6, [r4, #0]
 800632e:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 8006332:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006334:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006336:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800633a:	2b40      	cmp	r3, #64	; 0x40
 800633c:	f000 80e2 	beq.w	8006504 <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006340:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006342:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006344:	b91d      	cbnz	r5, 800634e <HAL_DMA_Start_IT+0x146>
 8006346:	f1b9 0f00 	cmp.w	r9, #0
 800634a:	f000 80e1 	beq.w	8006510 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800634e:	6823      	ldr	r3, [r4, #0]
 8006350:	f023 031e 	bic.w	r3, r3, #30
 8006354:	f043 0316 	orr.w	r3, r3, #22
 8006358:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800635a:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800635e:	b11b      	cbz	r3, 8006368 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	f043 0308 	orr.w	r3, r3, #8
 8006366:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006368:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	03d2      	lsls	r2, r2, #15
 8006370:	d503      	bpl.n	800637a <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006378:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 800637a:	b11f      	cbz	r7, 8006384 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006382:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 8006384:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006386:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8006388:	f043 0301 	orr.w	r3, r3, #1
 800638c:	6023      	str	r3, [r4, #0]
}
 800638e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006392:	bf00      	nop
 8006394:	40020058 	.word	0x40020058
 8006398:	40020010 	.word	0x40020010
 800639c:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063a0:	4f61      	ldr	r7, [pc, #388]	; (8006528 <HAL_DMA_Start_IT+0x320>)
 80063a2:	4e62      	ldr	r6, [pc, #392]	; (800652c <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063a4:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063a8:	42b4      	cmp	r4, r6
 80063aa:	bf18      	it	ne
 80063ac:	42bc      	cmpne	r4, r7
 80063ae:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80063b2:	bf0c      	ite	eq
 80063b4:	2701      	moveq	r7, #1
 80063b6:	2700      	movne	r7, #0
 80063b8:	42b4      	cmp	r4, r6
 80063ba:	bf08      	it	eq
 80063bc:	f047 0701 	orreq.w	r7, r7, #1
 80063c0:	3614      	adds	r6, #20
 80063c2:	42b4      	cmp	r4, r6
 80063c4:	bf08      	it	eq
 80063c6:	f047 0701 	orreq.w	r7, r7, #1
 80063ca:	3614      	adds	r6, #20
 80063cc:	42b4      	cmp	r4, r6
 80063ce:	bf08      	it	eq
 80063d0:	f047 0701 	orreq.w	r7, r7, #1
 80063d4:	3614      	adds	r6, #20
 80063d6:	42b4      	cmp	r4, r6
 80063d8:	bf08      	it	eq
 80063da:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 80063de:	6826      	ldr	r6, [r4, #0]
 80063e0:	f026 0601 	bic.w	r6, r6, #1
 80063e4:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063e6:	4e52      	ldr	r6, [pc, #328]	; (8006530 <HAL_DMA_Start_IT+0x328>)
 80063e8:	42b4      	cmp	r4, r6
 80063ea:	bf08      	it	eq
 80063ec:	f047 0701 	orreq.w	r7, r7, #1
 80063f0:	b917      	cbnz	r7, 80063f8 <HAL_DMA_Start_IT+0x1f0>
 80063f2:	4f50      	ldr	r7, [pc, #320]	; (8006534 <HAL_DMA_Start_IT+0x32c>)
 80063f4:	42bc      	cmp	r4, r7
 80063f6:	d10b      	bne.n	8006410 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063f8:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 80063fc:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80063fe:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8006402:	b117      	cbz	r7, 800640a <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006404:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8006408:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800640a:	f1b9 0f00 	cmp.w	r9, #0
 800640e:	d183      	bne.n	8006318 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006410:	4f46      	ldr	r7, [pc, #280]	; (800652c <HAL_DMA_Start_IT+0x324>)
 8006412:	f8df e114 	ldr.w	lr, [pc, #276]	; 8006528 <HAL_DMA_Start_IT+0x320>
 8006416:	4574      	cmp	r4, lr
 8006418:	bf18      	it	ne
 800641a:	42bc      	cmpne	r4, r7
 800641c:	f10e 0e14 	add.w	lr, lr, #20
 8006420:	bf0c      	ite	eq
 8006422:	2701      	moveq	r7, #1
 8006424:	2700      	movne	r7, #0
 8006426:	4574      	cmp	r4, lr
 8006428:	bf08      	it	eq
 800642a:	f047 0701 	orreq.w	r7, r7, #1
 800642e:	f10e 0e14 	add.w	lr, lr, #20
 8006432:	4574      	cmp	r4, lr
 8006434:	bf08      	it	eq
 8006436:	f047 0701 	orreq.w	r7, r7, #1
 800643a:	f10e 0e14 	add.w	lr, lr, #20
 800643e:	4574      	cmp	r4, lr
 8006440:	bf08      	it	eq
 8006442:	f047 0701 	orreq.w	r7, r7, #1
 8006446:	f10e 0e14 	add.w	lr, lr, #20
 800644a:	4574      	cmp	r4, lr
 800644c:	bf08      	it	eq
 800644e:	f047 0701 	orreq.w	r7, r7, #1
 8006452:	f10e 0e14 	add.w	lr, lr, #20
 8006456:	4574      	cmp	r4, lr
 8006458:	bf08      	it	eq
 800645a:	f047 0701 	orreq.w	r7, r7, #1
 800645e:	b917      	cbnz	r7, 8006466 <HAL_DMA_Start_IT+0x25e>
 8006460:	4f34      	ldr	r7, [pc, #208]	; (8006534 <HAL_DMA_Start_IT+0x32c>)
 8006462:	42bc      	cmp	r4, r7
 8006464:	d154      	bne.n	8006510 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006466:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 800646a:	2701      	movs	r7, #1
 800646c:	f000 0e1f 	and.w	lr, r0, #31
 8006470:	fa07 f70e 	lsl.w	r7, r7, lr
 8006474:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006478:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800647a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800647e:	2b40      	cmp	r3, #64	; 0x40
 8006480:	d043      	beq.n	800650a <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006482:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006484:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	f023 030e 	bic.w	r3, r3, #14
 800648c:	f043 030a 	orr.w	r3, r3, #10
 8006490:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8006492:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8006496:	2b00      	cmp	r3, #0
 8006498:	d02d      	beq.n	80064f6 <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	f043 0304 	orr.w	r3, r3, #4
 80064a0:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80064a2:	4b21      	ldr	r3, [pc, #132]	; (8006528 <HAL_DMA_Start_IT+0x320>)
 80064a4:	4a21      	ldr	r2, [pc, #132]	; (800652c <HAL_DMA_Start_IT+0x324>)
 80064a6:	4294      	cmp	r4, r2
 80064a8:	bf18      	it	ne
 80064aa:	429c      	cmpne	r4, r3
 80064ac:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80064b0:	bf0c      	ite	eq
 80064b2:	2301      	moveq	r3, #1
 80064b4:	2300      	movne	r3, #0
 80064b6:	4294      	cmp	r4, r2
 80064b8:	bf08      	it	eq
 80064ba:	f043 0301 	orreq.w	r3, r3, #1
 80064be:	3214      	adds	r2, #20
 80064c0:	4294      	cmp	r4, r2
 80064c2:	bf08      	it	eq
 80064c4:	f043 0301 	orreq.w	r3, r3, #1
 80064c8:	3214      	adds	r2, #20
 80064ca:	4294      	cmp	r4, r2
 80064cc:	bf08      	it	eq
 80064ce:	f043 0301 	orreq.w	r3, r3, #1
 80064d2:	3214      	adds	r2, #20
 80064d4:	4294      	cmp	r4, r2
 80064d6:	bf08      	it	eq
 80064d8:	f043 0301 	orreq.w	r3, r3, #1
 80064dc:	3214      	adds	r2, #20
 80064de:	4294      	cmp	r4, r2
 80064e0:	bf08      	it	eq
 80064e2:	f043 0301 	orreq.w	r3, r3, #1
 80064e6:	3214      	adds	r2, #20
 80064e8:	4294      	cmp	r4, r2
 80064ea:	bf08      	it	eq
 80064ec:	f043 0301 	orreq.w	r3, r3, #1
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f43f af47 	beq.w	8006384 <HAL_DMA_Start_IT+0x17c>
 80064f6:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80064fa:	e735      	b.n	8006368 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 80064fc:	2001      	movs	r0, #1
 80064fe:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8006500:	2002      	movs	r0, #2
}
 8006502:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006504:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006506:	60e1      	str	r1, [r4, #12]
 8006508:	e71c      	b.n	8006344 <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800650a:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800650c:	60e1      	str	r1, [r4, #12]
 800650e:	e7ba      	b.n	8006486 <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	f023 030e 	bic.w	r3, r3, #14
 8006516:	f043 030a 	orr.w	r3, r3, #10
 800651a:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800651c:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8006520:	2b00      	cmp	r3, #0
 8006522:	d1ba      	bne.n	800649a <HAL_DMA_Start_IT+0x292>
 8006524:	e7bd      	b.n	80064a2 <HAL_DMA_Start_IT+0x29a>
 8006526:	bf00      	nop
 8006528:	5802541c 	.word	0x5802541c
 800652c:	58025408 	.word	0x58025408
 8006530:	58025480 	.word	0x58025480
 8006534:	58025494 	.word	0x58025494

08006538 <HAL_DMA_Abort>:
{
 8006538:	b570      	push	{r4, r5, r6, lr}
 800653a:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 800653c:	f7fd ff3e 	bl	80043bc <HAL_GetTick>
  if(hdma == NULL)
 8006540:	2d00      	cmp	r5, #0
 8006542:	f000 8124 	beq.w	800678e <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006546:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 800654a:	2b02      	cmp	r3, #2
 800654c:	f040 80dd 	bne.w	800670a <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006550:	682c      	ldr	r4, [r5, #0]
 8006552:	4606      	mov	r6, r0
 8006554:	4b8f      	ldr	r3, [pc, #572]	; (8006794 <HAL_DMA_Abort+0x25c>)
 8006556:	4890      	ldr	r0, [pc, #576]	; (8006798 <HAL_DMA_Abort+0x260>)
 8006558:	4a90      	ldr	r2, [pc, #576]	; (800679c <HAL_DMA_Abort+0x264>)
 800655a:	4284      	cmp	r4, r0
 800655c:	bf18      	it	ne
 800655e:	429c      	cmpne	r4, r3
 8006560:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8006564:	498e      	ldr	r1, [pc, #568]	; (80067a0 <HAL_DMA_Abort+0x268>)
 8006566:	bf0c      	ite	eq
 8006568:	2301      	moveq	r3, #1
 800656a:	2300      	movne	r3, #0
 800656c:	4284      	cmp	r4, r0
 800656e:	bf08      	it	eq
 8006570:	f043 0301 	orreq.w	r3, r3, #1
 8006574:	3018      	adds	r0, #24
 8006576:	4284      	cmp	r4, r0
 8006578:	bf08      	it	eq
 800657a:	f043 0301 	orreq.w	r3, r3, #1
 800657e:	3018      	adds	r0, #24
 8006580:	4284      	cmp	r4, r0
 8006582:	bf08      	it	eq
 8006584:	f043 0301 	orreq.w	r3, r3, #1
 8006588:	3018      	adds	r0, #24
 800658a:	4284      	cmp	r4, r0
 800658c:	bf08      	it	eq
 800658e:	f043 0301 	orreq.w	r3, r3, #1
 8006592:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8006596:	4284      	cmp	r4, r0
 8006598:	bf08      	it	eq
 800659a:	f043 0301 	orreq.w	r3, r3, #1
 800659e:	3018      	adds	r0, #24
 80065a0:	4284      	cmp	r4, r0
 80065a2:	bf08      	it	eq
 80065a4:	f043 0301 	orreq.w	r3, r3, #1
 80065a8:	3018      	adds	r0, #24
 80065aa:	4284      	cmp	r4, r0
 80065ac:	bf08      	it	eq
 80065ae:	f043 0301 	orreq.w	r3, r3, #1
 80065b2:	3018      	adds	r0, #24
 80065b4:	4284      	cmp	r4, r0
 80065b6:	bf08      	it	eq
 80065b8:	f043 0301 	orreq.w	r3, r3, #1
 80065bc:	3018      	adds	r0, #24
 80065be:	4284      	cmp	r4, r0
 80065c0:	bf08      	it	eq
 80065c2:	f043 0301 	orreq.w	r3, r3, #1
 80065c6:	3018      	adds	r0, #24
 80065c8:	4284      	cmp	r4, r0
 80065ca:	bf08      	it	eq
 80065cc:	f043 0301 	orreq.w	r3, r3, #1
 80065d0:	3018      	adds	r0, #24
 80065d2:	4284      	cmp	r4, r0
 80065d4:	bf08      	it	eq
 80065d6:	f043 0301 	orreq.w	r3, r3, #1
 80065da:	3018      	adds	r0, #24
 80065dc:	4284      	cmp	r4, r0
 80065de:	bf08      	it	eq
 80065e0:	f043 0301 	orreq.w	r3, r3, #1
 80065e4:	428c      	cmp	r4, r1
 80065e6:	bf18      	it	ne
 80065e8:	4294      	cmpne	r4, r2
 80065ea:	bf0c      	ite	eq
 80065ec:	2201      	moveq	r2, #1
 80065ee:	2200      	movne	r2, #0
 80065f0:	d002      	beq.n	80065f8 <HAL_DMA_Abort+0xc0>
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 8090 	beq.w	8006718 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80065f8:	6821      	ldr	r1, [r4, #0]
 80065fa:	f021 011e 	bic.w	r1, r1, #30
 80065fe:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006600:	6961      	ldr	r1, [r4, #20]
 8006602:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006606:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006608:	2a00      	cmp	r2, #0
 800660a:	f000 80b0 	beq.w	800676e <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800660e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006610:	6813      	ldr	r3, [r2, #0]
 8006612:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006616:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8006618:	6823      	ldr	r3, [r4, #0]
 800661a:	f023 0301 	bic.w	r3, r3, #1
 800661e:	6023      	str	r3, [r4, #0]
 8006620:	e005      	b.n	800662e <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006622:	f7fd fecb 	bl	80043bc <HAL_GetTick>
 8006626:	1b83      	subs	r3, r0, r6
 8006628:	2b05      	cmp	r3, #5
 800662a:	f200 80a6 	bhi.w	800677a <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800662e:	6823      	ldr	r3, [r4, #0]
 8006630:	07db      	lsls	r3, r3, #31
 8006632:	d4f6      	bmi.n	8006622 <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006634:	682a      	ldr	r2, [r5, #0]
 8006636:	4b57      	ldr	r3, [pc, #348]	; (8006794 <HAL_DMA_Abort+0x25c>)
 8006638:	4857      	ldr	r0, [pc, #348]	; (8006798 <HAL_DMA_Abort+0x260>)
 800663a:	495a      	ldr	r1, [pc, #360]	; (80067a4 <HAL_DMA_Abort+0x26c>)
 800663c:	4282      	cmp	r2, r0
 800663e:	bf18      	it	ne
 8006640:	429a      	cmpne	r2, r3
 8006642:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006646:	bf0c      	ite	eq
 8006648:	2301      	moveq	r3, #1
 800664a:	2300      	movne	r3, #0
 800664c:	428a      	cmp	r2, r1
 800664e:	bf08      	it	eq
 8006650:	f043 0301 	orreq.w	r3, r3, #1
 8006654:	3130      	adds	r1, #48	; 0x30
 8006656:	4282      	cmp	r2, r0
 8006658:	bf08      	it	eq
 800665a:	f043 0301 	orreq.w	r3, r3, #1
 800665e:	3030      	adds	r0, #48	; 0x30
 8006660:	428a      	cmp	r2, r1
 8006662:	bf08      	it	eq
 8006664:	f043 0301 	orreq.w	r3, r3, #1
 8006668:	f501 715c 	add.w	r1, r1, #880	; 0x370
 800666c:	4282      	cmp	r2, r0
 800666e:	bf08      	it	eq
 8006670:	f043 0301 	orreq.w	r3, r3, #1
 8006674:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006678:	428a      	cmp	r2, r1
 800667a:	bf08      	it	eq
 800667c:	f043 0301 	orreq.w	r3, r3, #1
 8006680:	3130      	adds	r1, #48	; 0x30
 8006682:	4282      	cmp	r2, r0
 8006684:	bf08      	it	eq
 8006686:	f043 0301 	orreq.w	r3, r3, #1
 800668a:	3030      	adds	r0, #48	; 0x30
 800668c:	428a      	cmp	r2, r1
 800668e:	bf08      	it	eq
 8006690:	f043 0301 	orreq.w	r3, r3, #1
 8006694:	3130      	adds	r1, #48	; 0x30
 8006696:	4282      	cmp	r2, r0
 8006698:	bf08      	it	eq
 800669a:	f043 0301 	orreq.w	r3, r3, #1
 800669e:	3030      	adds	r0, #48	; 0x30
 80066a0:	428a      	cmp	r2, r1
 80066a2:	bf08      	it	eq
 80066a4:	f043 0301 	orreq.w	r3, r3, #1
 80066a8:	3130      	adds	r1, #48	; 0x30
 80066aa:	4282      	cmp	r2, r0
 80066ac:	bf08      	it	eq
 80066ae:	f043 0301 	orreq.w	r3, r3, #1
 80066b2:	428a      	cmp	r2, r1
 80066b4:	bf08      	it	eq
 80066b6:	f043 0301 	orreq.w	r3, r3, #1
 80066ba:	3118      	adds	r1, #24
 80066bc:	428a      	cmp	r2, r1
 80066be:	bf08      	it	eq
 80066c0:	f043 0301 	orreq.w	r3, r3, #1
 80066c4:	b933      	cbnz	r3, 80066d4 <HAL_DMA_Abort+0x19c>
 80066c6:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 80066ca:	4b35      	ldr	r3, [pc, #212]	; (80067a0 <HAL_DMA_Abort+0x268>)
 80066cc:	429a      	cmp	r2, r3
 80066ce:	bf18      	it	ne
 80066d0:	428a      	cmpne	r2, r1
 80066d2:	d16f      	bne.n	80067b4 <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066d4:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80066d6:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066d8:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066da:	f002 021f 	and.w	r2, r2, #31
 80066de:	4093      	lsls	r3, r2
 80066e0:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80066e2:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066e4:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 80066e8:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80066ea:	b133      	cbz	r3, 80066fa <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80066ec:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80066ee:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80066f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066f6:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80066f8:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 80066fa:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 80066fc:	2201      	movs	r2, #1
  return HAL_OK;
 80066fe:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8006700:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8006704:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8006708:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800670a:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 800670c:	2300      	movs	r3, #0
    return HAL_ERROR;
 800670e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006710:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8006712:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8006716:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006718:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800671a:	4923      	ldr	r1, [pc, #140]	; (80067a8 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800671c:	f022 020e 	bic.w	r2, r2, #14
 8006720:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006722:	4a22      	ldr	r2, [pc, #136]	; (80067ac <HAL_DMA_Abort+0x274>)
 8006724:	428c      	cmp	r4, r1
 8006726:	bf18      	it	ne
 8006728:	4294      	cmpne	r4, r2
 800672a:	f101 0128 	add.w	r1, r1, #40	; 0x28
 800672e:	bf0c      	ite	eq
 8006730:	2201      	moveq	r2, #1
 8006732:	2200      	movne	r2, #0
 8006734:	428c      	cmp	r4, r1
 8006736:	bf08      	it	eq
 8006738:	f042 0201 	orreq.w	r2, r2, #1
 800673c:	3114      	adds	r1, #20
 800673e:	428c      	cmp	r4, r1
 8006740:	bf08      	it	eq
 8006742:	f042 0201 	orreq.w	r2, r2, #1
 8006746:	3114      	adds	r1, #20
 8006748:	428c      	cmp	r4, r1
 800674a:	bf08      	it	eq
 800674c:	f042 0201 	orreq.w	r2, r2, #1
 8006750:	3114      	adds	r1, #20
 8006752:	428c      	cmp	r4, r1
 8006754:	bf08      	it	eq
 8006756:	f042 0201 	orreq.w	r2, r2, #1
 800675a:	3114      	adds	r1, #20
 800675c:	428c      	cmp	r4, r1
 800675e:	bf08      	it	eq
 8006760:	f042 0201 	orreq.w	r2, r2, #1
 8006764:	b91a      	cbnz	r2, 800676e <HAL_DMA_Abort+0x236>
 8006766:	4a12      	ldr	r2, [pc, #72]	; (80067b0 <HAL_DMA_Abort+0x278>)
 8006768:	4294      	cmp	r4, r2
 800676a:	f47f af55 	bne.w	8006618 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800676e:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8006770:	680a      	ldr	r2, [r1, #0]
 8006772:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006776:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8006778:	e74e      	b.n	8006618 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800677a:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800677c:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 800677e:	2300      	movs	r3, #0
        return HAL_ERROR;
 8006780:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006782:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8006784:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8006788:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 800678c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800678e:	2001      	movs	r0, #1
}
 8006790:	bd70      	pop	{r4, r5, r6, pc}
 8006792:	bf00      	nop
 8006794:	40020058 	.word	0x40020058
 8006798:	40020040 	.word	0x40020040
 800679c:	40020010 	.word	0x40020010
 80067a0:	40020028 	.word	0x40020028
 80067a4:	40020070 	.word	0x40020070
 80067a8:	58025408 	.word	0x58025408
 80067ac:	5802541c 	.word	0x5802541c
 80067b0:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067b4:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 80067b6:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067b8:	4b16      	ldr	r3, [pc, #88]	; (8006814 <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067ba:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067be:	4c16      	ldr	r4, [pc, #88]	; (8006818 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067c0:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067c2:	42a2      	cmp	r2, r4
 80067c4:	bf18      	it	ne
 80067c6:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80067c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067ca:	bf0c      	ite	eq
 80067cc:	2301      	moveq	r3, #1
 80067ce:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80067d0:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067d2:	4812      	ldr	r0, [pc, #72]	; (800681c <HAL_DMA_Abort+0x2e4>)
 80067d4:	4912      	ldr	r1, [pc, #72]	; (8006820 <HAL_DMA_Abort+0x2e8>)
 80067d6:	4282      	cmp	r2, r0
 80067d8:	bf08      	it	eq
 80067da:	f043 0301 	orreq.w	r3, r3, #1
 80067de:	3028      	adds	r0, #40	; 0x28
 80067e0:	428a      	cmp	r2, r1
 80067e2:	bf08      	it	eq
 80067e4:	f043 0301 	orreq.w	r3, r3, #1
 80067e8:	3128      	adds	r1, #40	; 0x28
 80067ea:	4282      	cmp	r2, r0
 80067ec:	bf08      	it	eq
 80067ee:	f043 0301 	orreq.w	r3, r3, #1
 80067f2:	428a      	cmp	r2, r1
 80067f4:	bf08      	it	eq
 80067f6:	f043 0301 	orreq.w	r3, r3, #1
 80067fa:	3114      	adds	r1, #20
 80067fc:	428a      	cmp	r2, r1
 80067fe:	bf08      	it	eq
 8006800:	f043 0301 	orreq.w	r3, r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	f47f af6c 	bne.w	80066e2 <HAL_DMA_Abort+0x1aa>
 800680a:	4b06      	ldr	r3, [pc, #24]	; (8006824 <HAL_DMA_Abort+0x2ec>)
 800680c:	429a      	cmp	r2, r3
 800680e:	f43f af68 	beq.w	80066e2 <HAL_DMA_Abort+0x1aa>
 8006812:	e772      	b.n	80066fa <HAL_DMA_Abort+0x1c2>
 8006814:	5802541c 	.word	0x5802541c
 8006818:	58025408 	.word	0x58025408
 800681c:	58025430 	.word	0x58025430
 8006820:	58025444 	.word	0x58025444
 8006824:	58025494 	.word	0x58025494

08006828 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8006828:	2800      	cmp	r0, #0
 800682a:	d05f      	beq.n	80068ec <HAL_DMA_Abort_IT+0xc4>
{
 800682c:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800682e:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8006832:	4603      	mov	r3, r0
 8006834:	2a02      	cmp	r2, #2
 8006836:	d155      	bne.n	80068e4 <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006838:	6801      	ldr	r1, [r0, #0]
 800683a:	4a57      	ldr	r2, [pc, #348]	; (8006998 <HAL_DMA_Abort_IT+0x170>)
 800683c:	4291      	cmp	r1, r2
 800683e:	d048      	beq.n	80068d2 <HAL_DMA_Abort_IT+0xaa>
 8006840:	3218      	adds	r2, #24
 8006842:	4291      	cmp	r1, r2
 8006844:	d045      	beq.n	80068d2 <HAL_DMA_Abort_IT+0xaa>
 8006846:	3230      	adds	r2, #48	; 0x30
 8006848:	4c54      	ldr	r4, [pc, #336]	; (800699c <HAL_DMA_Abort_IT+0x174>)
 800684a:	4855      	ldr	r0, [pc, #340]	; (80069a0 <HAL_DMA_Abort_IT+0x178>)
 800684c:	42a1      	cmp	r1, r4
 800684e:	bf18      	it	ne
 8006850:	4291      	cmpne	r1, r2
 8006852:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8006856:	bf0c      	ite	eq
 8006858:	2201      	moveq	r2, #1
 800685a:	2200      	movne	r2, #0
 800685c:	4281      	cmp	r1, r0
 800685e:	bf08      	it	eq
 8006860:	f042 0201 	orreq.w	r2, r2, #1
 8006864:	3030      	adds	r0, #48	; 0x30
 8006866:	42a1      	cmp	r1, r4
 8006868:	bf08      	it	eq
 800686a:	f042 0201 	orreq.w	r2, r2, #1
 800686e:	3430      	adds	r4, #48	; 0x30
 8006870:	4281      	cmp	r1, r0
 8006872:	bf08      	it	eq
 8006874:	f042 0201 	orreq.w	r2, r2, #1
 8006878:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800687c:	42a1      	cmp	r1, r4
 800687e:	bf08      	it	eq
 8006880:	f042 0201 	orreq.w	r2, r2, #1
 8006884:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8006888:	4281      	cmp	r1, r0
 800688a:	bf08      	it	eq
 800688c:	f042 0201 	orreq.w	r2, r2, #1
 8006890:	3030      	adds	r0, #48	; 0x30
 8006892:	42a1      	cmp	r1, r4
 8006894:	bf08      	it	eq
 8006896:	f042 0201 	orreq.w	r2, r2, #1
 800689a:	3430      	adds	r4, #48	; 0x30
 800689c:	4281      	cmp	r1, r0
 800689e:	bf08      	it	eq
 80068a0:	f042 0201 	orreq.w	r2, r2, #1
 80068a4:	3030      	adds	r0, #48	; 0x30
 80068a6:	42a1      	cmp	r1, r4
 80068a8:	bf08      	it	eq
 80068aa:	f042 0201 	orreq.w	r2, r2, #1
 80068ae:	3430      	adds	r4, #48	; 0x30
 80068b0:	4281      	cmp	r1, r0
 80068b2:	bf08      	it	eq
 80068b4:	f042 0201 	orreq.w	r2, r2, #1
 80068b8:	3030      	adds	r0, #48	; 0x30
 80068ba:	42a1      	cmp	r1, r4
 80068bc:	bf08      	it	eq
 80068be:	f042 0201 	orreq.w	r2, r2, #1
 80068c2:	4281      	cmp	r1, r0
 80068c4:	bf08      	it	eq
 80068c6:	f042 0201 	orreq.w	r2, r2, #1
 80068ca:	b912      	cbnz	r2, 80068d2 <HAL_DMA_Abort_IT+0xaa>
 80068cc:	4a35      	ldr	r2, [pc, #212]	; (80069a4 <HAL_DMA_Abort_IT+0x17c>)
 80068ce:	4291      	cmp	r1, r2
 80068d0:	d10e      	bne.n	80068f0 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80068d2:	2204      	movs	r2, #4
  return HAL_OK;
 80068d4:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 80068d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80068da:	680b      	ldr	r3, [r1, #0]
 80068dc:	f023 0301 	bic.w	r3, r3, #1
 80068e0:	600b      	str	r3, [r1, #0]
}
 80068e2:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068e4:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80068e6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80068e8:	655a      	str	r2, [r3, #84]	; 0x54
}
 80068ea:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80068ec:	2001      	movs	r0, #1
}
 80068ee:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068f0:	4a2d      	ldr	r2, [pc, #180]	; (80069a8 <HAL_DMA_Abort_IT+0x180>)
 80068f2:	4d2e      	ldr	r5, [pc, #184]	; (80069ac <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80068f4:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068f6:	42a9      	cmp	r1, r5
 80068f8:	bf18      	it	ne
 80068fa:	4291      	cmpne	r1, r2
 80068fc:	4c2c      	ldr	r4, [pc, #176]	; (80069b0 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80068fe:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006902:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8006906:	bf0c      	ite	eq
 8006908:	2201      	moveq	r2, #1
 800690a:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800690c:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800690e:	42a1      	cmp	r1, r4
 8006910:	bf08      	it	eq
 8006912:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8006916:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006918:	3428      	adds	r4, #40	; 0x28
 800691a:	42a9      	cmp	r1, r5
 800691c:	bf08      	it	eq
 800691e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8006922:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006926:	42a1      	cmp	r1, r4
 8006928:	bf08      	it	eq
 800692a:	f042 0201 	orreq.w	r2, r2, #1
 800692e:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8006930:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006932:	42a1      	cmp	r1, r4
 8006934:	bf08      	it	eq
 8006936:	f042 0201 	orreq.w	r2, r2, #1
 800693a:	481e      	ldr	r0, [pc, #120]	; (80069b4 <HAL_DMA_Abort_IT+0x18c>)
 800693c:	4281      	cmp	r1, r0
 800693e:	bf08      	it	eq
 8006940:	f042 0201 	orreq.w	r2, r2, #1
 8006944:	b912      	cbnz	r2, 800694c <HAL_DMA_Abort_IT+0x124>
 8006946:	4a1c      	ldr	r2, [pc, #112]	; (80069b8 <HAL_DMA_Abort_IT+0x190>)
 8006948:	4291      	cmp	r1, r2
 800694a:	d117      	bne.n	800697c <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800694c:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800694e:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006950:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006954:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006956:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800695a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800695e:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006960:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006962:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8006964:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006966:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 800696a:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 800696c:	b132      	cbz	r2, 800697c <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800696e:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006970:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006974:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8006978:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800697a:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 800697c:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 800697e:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 8006980:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 8006982:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8006986:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 800698a:	b11a      	cbz	r2, 8006994 <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 800698c:	4618      	mov	r0, r3
 800698e:	4790      	blx	r2
  return HAL_OK;
 8006990:	4620      	mov	r0, r4
}
 8006992:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8006994:	4610      	mov	r0, r2
}
 8006996:	bd38      	pop	{r3, r4, r5, pc}
 8006998:	40020010 	.word	0x40020010
 800699c:	40020040 	.word	0x40020040
 80069a0:	40020070 	.word	0x40020070
 80069a4:	400204b8 	.word	0x400204b8
 80069a8:	5802541c 	.word	0x5802541c
 80069ac:	58025408 	.word	0x58025408
 80069b0:	58025430 	.word	0x58025430
 80069b4:	58025480 	.word	0x58025480
 80069b8:	58025494 	.word	0x58025494

080069bc <HAL_DMA_IRQHandler>:
{
 80069bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __IO uint32_t count = 0U;
 80069c0:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 80069c2:	4b9c      	ldr	r3, [pc, #624]	; (8006c34 <HAL_DMA_IRQHandler+0x278>)
{
 80069c4:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80069c6:	4e9c      	ldr	r6, [pc, #624]	; (8006c38 <HAL_DMA_IRQHandler+0x27c>)
  uint32_t timeout = SystemCoreClock / 9600U;
 80069c8:	681d      	ldr	r5, [r3, #0]
{
 80069ca:	4681      	mov	r9, r0
  __IO uint32_t count = 0U;
 80069cc:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80069ce:	6803      	ldr	r3, [r0, #0]
 80069d0:	4a9a      	ldr	r2, [pc, #616]	; (8006c3c <HAL_DMA_IRQHandler+0x280>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80069d2:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80069d4:	4293      	cmp	r3, r2
 80069d6:	bf18      	it	ne
 80069d8:	42b3      	cmpne	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 80069da:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80069dc:	bf08      	it	eq
 80069de:	2601      	moveq	r6, #1
  tmpisr_bdma = regs_bdma->ISR;
 80069e0:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80069e2:	bf18      	it	ne
 80069e4:	2600      	movne	r6, #0
 80069e6:	d045      	beq.n	8006a74 <HAL_DMA_IRQHandler+0xb8>
 80069e8:	3218      	adds	r2, #24
 80069ea:	4895      	ldr	r0, [pc, #596]	; (8006c40 <HAL_DMA_IRQHandler+0x284>)
 80069ec:	4283      	cmp	r3, r0
 80069ee:	bf18      	it	ne
 80069f0:	4293      	cmpne	r3, r2
 80069f2:	f100 0018 	add.w	r0, r0, #24
 80069f6:	bf0c      	ite	eq
 80069f8:	2201      	moveq	r2, #1
 80069fa:	2200      	movne	r2, #0
 80069fc:	4283      	cmp	r3, r0
 80069fe:	bf08      	it	eq
 8006a00:	f042 0201 	orreq.w	r2, r2, #1
 8006a04:	3018      	adds	r0, #24
 8006a06:	4283      	cmp	r3, r0
 8006a08:	bf08      	it	eq
 8006a0a:	f042 0201 	orreq.w	r2, r2, #1
 8006a0e:	3018      	adds	r0, #24
 8006a10:	4283      	cmp	r3, r0
 8006a12:	bf08      	it	eq
 8006a14:	f042 0201 	orreq.w	r2, r2, #1
 8006a18:	3018      	adds	r0, #24
 8006a1a:	4283      	cmp	r3, r0
 8006a1c:	bf08      	it	eq
 8006a1e:	f042 0201 	orreq.w	r2, r2, #1
 8006a22:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8006a26:	4283      	cmp	r3, r0
 8006a28:	bf08      	it	eq
 8006a2a:	f042 0201 	orreq.w	r2, r2, #1
 8006a2e:	3018      	adds	r0, #24
 8006a30:	4283      	cmp	r3, r0
 8006a32:	bf08      	it	eq
 8006a34:	f042 0201 	orreq.w	r2, r2, #1
 8006a38:	3018      	adds	r0, #24
 8006a3a:	4283      	cmp	r3, r0
 8006a3c:	bf08      	it	eq
 8006a3e:	f042 0201 	orreq.w	r2, r2, #1
 8006a42:	3018      	adds	r0, #24
 8006a44:	4283      	cmp	r3, r0
 8006a46:	bf08      	it	eq
 8006a48:	f042 0201 	orreq.w	r2, r2, #1
 8006a4c:	3018      	adds	r0, #24
 8006a4e:	4283      	cmp	r3, r0
 8006a50:	bf08      	it	eq
 8006a52:	f042 0201 	orreq.w	r2, r2, #1
 8006a56:	3018      	adds	r0, #24
 8006a58:	4283      	cmp	r3, r0
 8006a5a:	bf08      	it	eq
 8006a5c:	f042 0201 	orreq.w	r2, r2, #1
 8006a60:	3018      	adds	r0, #24
 8006a62:	4283      	cmp	r3, r0
 8006a64:	bf08      	it	eq
 8006a66:	f042 0201 	orreq.w	r2, r2, #1
 8006a6a:	b91a      	cbnz	r2, 8006a74 <HAL_DMA_IRQHandler+0xb8>
 8006a6c:	4a75      	ldr	r2, [pc, #468]	; (8006c44 <HAL_DMA_IRQHandler+0x288>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	f040 8250 	bne.w	8006f14 <HAL_DMA_IRQHandler+0x558>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a74:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
 8006a78:	2208      	movs	r2, #8
 8006a7a:	f001 0c1f 	and.w	ip, r1, #31
 8006a7e:	fa02 f20c 	lsl.w	r2, r2, ip
 8006a82:	4217      	tst	r7, r2
 8006a84:	f040 8188 	bne.w	8006d98 <HAL_DMA_IRQHandler+0x3dc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006a88:	fa27 f20c 	lsr.w	r2, r7, ip
 8006a8c:	07d2      	lsls	r2, r2, #31
 8006a8e:	d50c      	bpl.n	8006aaa <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006a90:	695a      	ldr	r2, [r3, #20]
 8006a92:	0610      	lsls	r0, r2, #24
 8006a94:	d509      	bpl.n	8006aaa <HAL_DMA_IRQHandler+0xee>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006a96:	2201      	movs	r2, #1
 8006a98:	fa02 f20c 	lsl.w	r2, r2, ip
 8006a9c:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006a9e:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8006aa2:	f042 0202 	orr.w	r2, r2, #2
 8006aa6:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006aaa:	f04f 0e04 	mov.w	lr, #4
 8006aae:	fa0e f00c 	lsl.w	r0, lr, ip
 8006ab2:	4238      	tst	r0, r7
 8006ab4:	d05b      	beq.n	8006b6e <HAL_DMA_IRQHandler+0x1b2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006ab6:	2e00      	cmp	r6, #0
 8006ab8:	d14f      	bne.n	8006b5a <HAL_DMA_IRQHandler+0x19e>
 8006aba:	4a61      	ldr	r2, [pc, #388]	; (8006c40 <HAL_DMA_IRQHandler+0x284>)
 8006abc:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8006c48 <HAL_DMA_IRQHandler+0x28c>
 8006ac0:	4543      	cmp	r3, r8
 8006ac2:	bf18      	it	ne
 8006ac4:	4293      	cmpne	r3, r2
 8006ac6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006aca:	bf0c      	ite	eq
 8006acc:	2201      	moveq	r2, #1
 8006ace:	2200      	movne	r2, #0
 8006ad0:	4543      	cmp	r3, r8
 8006ad2:	bf08      	it	eq
 8006ad4:	f042 0201 	orreq.w	r2, r2, #1
 8006ad8:	f108 0818 	add.w	r8, r8, #24
 8006adc:	4543      	cmp	r3, r8
 8006ade:	bf08      	it	eq
 8006ae0:	f042 0201 	orreq.w	r2, r2, #1
 8006ae4:	f108 0818 	add.w	r8, r8, #24
 8006ae8:	4543      	cmp	r3, r8
 8006aea:	bf08      	it	eq
 8006aec:	f042 0201 	orreq.w	r2, r2, #1
 8006af0:	f108 0818 	add.w	r8, r8, #24
 8006af4:	4543      	cmp	r3, r8
 8006af6:	bf08      	it	eq
 8006af8:	f042 0201 	orreq.w	r2, r2, #1
 8006afc:	f508 7856 	add.w	r8, r8, #856	; 0x358
 8006b00:	4543      	cmp	r3, r8
 8006b02:	bf08      	it	eq
 8006b04:	f042 0201 	orreq.w	r2, r2, #1
 8006b08:	f108 0818 	add.w	r8, r8, #24
 8006b0c:	4543      	cmp	r3, r8
 8006b0e:	bf08      	it	eq
 8006b10:	f042 0201 	orreq.w	r2, r2, #1
 8006b14:	f108 0818 	add.w	r8, r8, #24
 8006b18:	4543      	cmp	r3, r8
 8006b1a:	bf08      	it	eq
 8006b1c:	f042 0201 	orreq.w	r2, r2, #1
 8006b20:	f108 0818 	add.w	r8, r8, #24
 8006b24:	4543      	cmp	r3, r8
 8006b26:	bf08      	it	eq
 8006b28:	f042 0201 	orreq.w	r2, r2, #1
 8006b2c:	f108 0818 	add.w	r8, r8, #24
 8006b30:	4543      	cmp	r3, r8
 8006b32:	bf08      	it	eq
 8006b34:	f042 0201 	orreq.w	r2, r2, #1
 8006b38:	f108 0818 	add.w	r8, r8, #24
 8006b3c:	4543      	cmp	r3, r8
 8006b3e:	bf08      	it	eq
 8006b40:	f042 0201 	orreq.w	r2, r2, #1
 8006b44:	f108 0818 	add.w	r8, r8, #24
 8006b48:	4543      	cmp	r3, r8
 8006b4a:	bf08      	it	eq
 8006b4c:	f042 0201 	orreq.w	r2, r2, #1
 8006b50:	b91a      	cbnz	r2, 8006b5a <HAL_DMA_IRQHandler+0x19e>
 8006b52:	4a3c      	ldr	r2, [pc, #240]	; (8006c44 <HAL_DMA_IRQHandler+0x288>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	f040 8219 	bne.w	8006f8c <HAL_DMA_IRQHandler+0x5d0>
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	0792      	lsls	r2, r2, #30
 8006b5e:	d506      	bpl.n	8006b6e <HAL_DMA_IRQHandler+0x1b2>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b60:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006b62:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8006b66:	f042 0204 	orr.w	r2, r2, #4
 8006b6a:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006b6e:	2210      	movs	r2, #16
 8006b70:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006b74:	ea1c 0f07 	tst.w	ip, r7
 8006b78:	d06c      	beq.n	8006c54 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006b7a:	2e00      	cmp	r6, #0
 8006b7c:	d145      	bne.n	8006c0a <HAL_DMA_IRQHandler+0x24e>
 8006b7e:	4a30      	ldr	r2, [pc, #192]	; (8006c40 <HAL_DMA_IRQHandler+0x284>)
 8006b80:	4e31      	ldr	r6, [pc, #196]	; (8006c48 <HAL_DMA_IRQHandler+0x28c>)
 8006b82:	42b3      	cmp	r3, r6
 8006b84:	bf18      	it	ne
 8006b86:	4293      	cmpne	r3, r2
 8006b88:	f106 0630 	add.w	r6, r6, #48	; 0x30
 8006b8c:	bf0c      	ite	eq
 8006b8e:	2201      	moveq	r2, #1
 8006b90:	2200      	movne	r2, #0
 8006b92:	42b3      	cmp	r3, r6
 8006b94:	bf08      	it	eq
 8006b96:	f042 0201 	orreq.w	r2, r2, #1
 8006b9a:	3618      	adds	r6, #24
 8006b9c:	42b3      	cmp	r3, r6
 8006b9e:	bf08      	it	eq
 8006ba0:	f042 0201 	orreq.w	r2, r2, #1
 8006ba4:	3618      	adds	r6, #24
 8006ba6:	42b3      	cmp	r3, r6
 8006ba8:	bf08      	it	eq
 8006baa:	f042 0201 	orreq.w	r2, r2, #1
 8006bae:	3618      	adds	r6, #24
 8006bb0:	42b3      	cmp	r3, r6
 8006bb2:	bf08      	it	eq
 8006bb4:	f042 0201 	orreq.w	r2, r2, #1
 8006bb8:	f506 7656 	add.w	r6, r6, #856	; 0x358
 8006bbc:	42b3      	cmp	r3, r6
 8006bbe:	bf08      	it	eq
 8006bc0:	f042 0201 	orreq.w	r2, r2, #1
 8006bc4:	3618      	adds	r6, #24
 8006bc6:	42b3      	cmp	r3, r6
 8006bc8:	bf08      	it	eq
 8006bca:	f042 0201 	orreq.w	r2, r2, #1
 8006bce:	3618      	adds	r6, #24
 8006bd0:	42b3      	cmp	r3, r6
 8006bd2:	bf08      	it	eq
 8006bd4:	f042 0201 	orreq.w	r2, r2, #1
 8006bd8:	3618      	adds	r6, #24
 8006bda:	42b3      	cmp	r3, r6
 8006bdc:	bf08      	it	eq
 8006bde:	f042 0201 	orreq.w	r2, r2, #1
 8006be2:	3618      	adds	r6, #24
 8006be4:	42b3      	cmp	r3, r6
 8006be6:	bf08      	it	eq
 8006be8:	f042 0201 	orreq.w	r2, r2, #1
 8006bec:	3618      	adds	r6, #24
 8006bee:	42b3      	cmp	r3, r6
 8006bf0:	bf08      	it	eq
 8006bf2:	f042 0201 	orreq.w	r2, r2, #1
 8006bf6:	3618      	adds	r6, #24
 8006bf8:	42b3      	cmp	r3, r6
 8006bfa:	bf08      	it	eq
 8006bfc:	f042 0201 	orreq.w	r2, r2, #1
 8006c00:	b91a      	cbnz	r2, 8006c0a <HAL_DMA_IRQHandler+0x24e>
 8006c02:	4a10      	ldr	r2, [pc, #64]	; (8006c44 <HAL_DMA_IRQHandler+0x288>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	f040 81c9 	bne.w	8006f9c <HAL_DMA_IRQHandler+0x5e0>
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	0710      	lsls	r0, r2, #28
 8006c0e:	d521      	bpl.n	8006c54 <HAL_DMA_IRQHandler+0x298>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006c10:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	0356      	lsls	r6, r2, #13
 8006c18:	f100 814c 	bmi.w	8006eb4 <HAL_DMA_IRQHandler+0x4f8>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	05d2      	lsls	r2, r2, #23
 8006c20:	d403      	bmi.n	8006c2a <HAL_DMA_IRQHandler+0x26e>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	f022 0208 	bic.w	r2, r2, #8
 8006c28:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8006c2a:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8006c2e:	b18b      	cbz	r3, 8006c54 <HAL_DMA_IRQHandler+0x298>
 8006c30:	e00c      	b.n	8006c4c <HAL_DMA_IRQHandler+0x290>
 8006c32:	bf00      	nop
 8006c34:	240001ec 	.word	0x240001ec
 8006c38:	40020010 	.word	0x40020010
 8006c3c:	40020028 	.word	0x40020028
 8006c40:	40020058 	.word	0x40020058
 8006c44:	400204b8 	.word	0x400204b8
 8006c48:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8006c4c:	4648      	mov	r0, r9
 8006c4e:	4798      	blx	r3
 8006c50:	f8d9 105c 	ldr.w	r1, [r9, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006c54:	f001 011f 	and.w	r1, r1, #31
 8006c58:	2620      	movs	r6, #32
 8006c5a:	408e      	lsls	r6, r1
 8006c5c:	423e      	tst	r6, r7
 8006c5e:	d068      	beq.n	8006d32 <HAL_DMA_IRQHandler+0x376>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006c60:	f8d9 2000 	ldr.w	r2, [r9]
 8006c64:	4ba5      	ldr	r3, [pc, #660]	; (8006efc <HAL_DMA_IRQHandler+0x540>)
 8006c66:	4fa6      	ldr	r7, [pc, #664]	; (8006f00 <HAL_DMA_IRQHandler+0x544>)
 8006c68:	42ba      	cmp	r2, r7
 8006c6a:	bf18      	it	ne
 8006c6c:	429a      	cmpne	r2, r3
 8006c6e:	f107 0718 	add.w	r7, r7, #24
 8006c72:	bf0c      	ite	eq
 8006c74:	2301      	moveq	r3, #1
 8006c76:	2300      	movne	r3, #0
 8006c78:	42ba      	cmp	r2, r7
 8006c7a:	bf08      	it	eq
 8006c7c:	f043 0301 	orreq.w	r3, r3, #1
 8006c80:	3718      	adds	r7, #24
 8006c82:	42ba      	cmp	r2, r7
 8006c84:	bf08      	it	eq
 8006c86:	f043 0301 	orreq.w	r3, r3, #1
 8006c8a:	3718      	adds	r7, #24
 8006c8c:	42ba      	cmp	r2, r7
 8006c8e:	bf08      	it	eq
 8006c90:	f043 0301 	orreq.w	r3, r3, #1
 8006c94:	3718      	adds	r7, #24
 8006c96:	42ba      	cmp	r2, r7
 8006c98:	bf08      	it	eq
 8006c9a:	f043 0301 	orreq.w	r3, r3, #1
 8006c9e:	3718      	adds	r7, #24
 8006ca0:	42ba      	cmp	r2, r7
 8006ca2:	bf08      	it	eq
 8006ca4:	f043 0301 	orreq.w	r3, r3, #1
 8006ca8:	3718      	adds	r7, #24
 8006caa:	42ba      	cmp	r2, r7
 8006cac:	bf08      	it	eq
 8006cae:	f043 0301 	orreq.w	r3, r3, #1
 8006cb2:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8006cb6:	42ba      	cmp	r2, r7
 8006cb8:	bf08      	it	eq
 8006cba:	f043 0301 	orreq.w	r3, r3, #1
 8006cbe:	3718      	adds	r7, #24
 8006cc0:	42ba      	cmp	r2, r7
 8006cc2:	bf08      	it	eq
 8006cc4:	f043 0301 	orreq.w	r3, r3, #1
 8006cc8:	3718      	adds	r7, #24
 8006cca:	42ba      	cmp	r2, r7
 8006ccc:	bf08      	it	eq
 8006cce:	f043 0301 	orreq.w	r3, r3, #1
 8006cd2:	3718      	adds	r7, #24
 8006cd4:	42ba      	cmp	r2, r7
 8006cd6:	bf08      	it	eq
 8006cd8:	f043 0301 	orreq.w	r3, r3, #1
 8006cdc:	3718      	adds	r7, #24
 8006cde:	42ba      	cmp	r2, r7
 8006ce0:	bf08      	it	eq
 8006ce2:	f043 0301 	orreq.w	r3, r3, #1
 8006ce6:	3718      	adds	r7, #24
 8006ce8:	42ba      	cmp	r2, r7
 8006cea:	bf08      	it	eq
 8006cec:	f043 0301 	orreq.w	r3, r3, #1
 8006cf0:	3718      	adds	r7, #24
 8006cf2:	42ba      	cmp	r2, r7
 8006cf4:	bf08      	it	eq
 8006cf6:	f043 0301 	orreq.w	r3, r3, #1
 8006cfa:	b91b      	cbnz	r3, 8006d04 <HAL_DMA_IRQHandler+0x348>
 8006cfc:	4b81      	ldr	r3, [pc, #516]	; (8006f04 <HAL_DMA_IRQHandler+0x548>)
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	f040 8162 	bne.w	8006fc8 <HAL_DMA_IRQHandler+0x60c>
 8006d04:	6813      	ldr	r3, [r2, #0]
 8006d06:	06db      	lsls	r3, r3, #27
 8006d08:	d513      	bpl.n	8006d32 <HAL_DMA_IRQHandler+0x376>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006d0a:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006d0c:	f899 3035 	ldrb.w	r3, [r9, #53]	; 0x35
 8006d10:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006d12:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006d14:	f000 80ae 	beq.w	8006e74 <HAL_DMA_IRQHandler+0x4b8>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006d18:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006d1c:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006d1e:	f000 80d3 	beq.w	8006ec8 <HAL_DMA_IRQHandler+0x50c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006d22:	031c      	lsls	r4, r3, #12
 8006d24:	f140 80de 	bpl.w	8006ee4 <HAL_DMA_IRQHandler+0x528>
          if(hdma->XferCpltCallback != NULL)
 8006d28:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8006d2c:	b10b      	cbz	r3, 8006d32 <HAL_DMA_IRQHandler+0x376>
            hdma->XferCpltCallback(hdma);
 8006d2e:	4648      	mov	r0, r9
 8006d30:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006d32:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f000 80b9 	beq.w	8006eae <HAL_DMA_IRQHandler+0x4f2>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006d3c:	f8d9 3054 	ldr.w	r3, [r9, #84]	; 0x54
 8006d40:	07d8      	lsls	r0, r3, #31
 8006d42:	d51f      	bpl.n	8006d84 <HAL_DMA_IRQHandler+0x3c8>
        __HAL_DMA_DISABLE(hdma);
 8006d44:	f8d9 2000 	ldr.w	r2, [r9]
        hdma->State = HAL_DMA_STATE_ABORT;
 8006d48:	2104      	movs	r1, #4
 8006d4a:	f889 1035 	strb.w	r1, [r9, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8006d4e:	6813      	ldr	r3, [r2, #0]
 8006d50:	f023 0301 	bic.w	r3, r3, #1
 8006d54:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006d56:	4b6c      	ldr	r3, [pc, #432]	; (8006f08 <HAL_DMA_IRQHandler+0x54c>)
 8006d58:	fba3 3505 	umull	r3, r5, r3, r5
 8006d5c:	0aad      	lsrs	r5, r5, #10
 8006d5e:	e002      	b.n	8006d66 <HAL_DMA_IRQHandler+0x3aa>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006d60:	6813      	ldr	r3, [r2, #0]
 8006d62:	07d9      	lsls	r1, r3, #31
 8006d64:	d504      	bpl.n	8006d70 <HAL_DMA_IRQHandler+0x3b4>
          if (++count > timeout)
 8006d66:	9b01      	ldr	r3, [sp, #4]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	42ab      	cmp	r3, r5
 8006d6c:	9301      	str	r3, [sp, #4]
 8006d6e:	d9f7      	bls.n	8006d60 <HAL_DMA_IRQHandler+0x3a4>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006d70:	6813      	ldr	r3, [r2, #0]
 8006d72:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8006d74:	bf4c      	ite	mi
 8006d76:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8006d78:	2301      	movpl	r3, #1
 8006d7a:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8006d7e:	2300      	movs	r3, #0
 8006d80:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8006d84:	f8d9 304c 	ldr.w	r3, [r9, #76]	; 0x4c
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f000 8090 	beq.w	8006eae <HAL_DMA_IRQHandler+0x4f2>
          hdma->XferCpltCallback(hdma);
 8006d8e:	4648      	mov	r0, r9
}
 8006d90:	b003      	add	sp, #12
 8006d92:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
          hdma->XferCpltCallback(hdma);
 8006d96:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006d98:	6818      	ldr	r0, [r3, #0]
 8006d9a:	0740      	lsls	r0, r0, #29
 8006d9c:	d50a      	bpl.n	8006db4 <HAL_DMA_IRQHandler+0x3f8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006d9e:	6818      	ldr	r0, [r3, #0]
 8006da0:	f020 0004 	bic.w	r0, r0, #4
 8006da4:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006da6:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006da8:	f8d9 2054 	ldr.w	r2, [r9, #84]	; 0x54
 8006dac:	f042 0201 	orr.w	r2, r2, #1
 8006db0:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006db4:	fa27 f20c 	lsr.w	r2, r7, ip
 8006db8:	07d2      	lsls	r2, r2, #31
 8006dba:	f57f ae76 	bpl.w	8006aaa <HAL_DMA_IRQHandler+0xee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006dbe:	4a53      	ldr	r2, [pc, #332]	; (8006f0c <HAL_DMA_IRQHandler+0x550>)
 8006dc0:	4853      	ldr	r0, [pc, #332]	; (8006f10 <HAL_DMA_IRQHandler+0x554>)
 8006dc2:	4283      	cmp	r3, r0
 8006dc4:	bf18      	it	ne
 8006dc6:	4293      	cmpne	r3, r2
 8006dc8:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8006dcc:	bf0c      	ite	eq
 8006dce:	2201      	moveq	r2, #1
 8006dd0:	2200      	movne	r2, #0
 8006dd2:	4283      	cmp	r3, r0
 8006dd4:	bf08      	it	eq
 8006dd6:	f042 0201 	orreq.w	r2, r2, #1
 8006dda:	3018      	adds	r0, #24
 8006ddc:	4283      	cmp	r3, r0
 8006dde:	bf08      	it	eq
 8006de0:	f042 0201 	orreq.w	r2, r2, #1
 8006de4:	3018      	adds	r0, #24
 8006de6:	4283      	cmp	r3, r0
 8006de8:	bf08      	it	eq
 8006dea:	f042 0201 	orreq.w	r2, r2, #1
 8006dee:	3018      	adds	r0, #24
 8006df0:	4283      	cmp	r3, r0
 8006df2:	bf08      	it	eq
 8006df4:	f042 0201 	orreq.w	r2, r2, #1
 8006df8:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8006dfc:	4283      	cmp	r3, r0
 8006dfe:	bf08      	it	eq
 8006e00:	f042 0201 	orreq.w	r2, r2, #1
 8006e04:	3018      	adds	r0, #24
 8006e06:	4283      	cmp	r3, r0
 8006e08:	bf08      	it	eq
 8006e0a:	f042 0201 	orreq.w	r2, r2, #1
 8006e0e:	3018      	adds	r0, #24
 8006e10:	4283      	cmp	r3, r0
 8006e12:	bf08      	it	eq
 8006e14:	f042 0201 	orreq.w	r2, r2, #1
 8006e18:	3018      	adds	r0, #24
 8006e1a:	4283      	cmp	r3, r0
 8006e1c:	bf08      	it	eq
 8006e1e:	f042 0201 	orreq.w	r2, r2, #1
 8006e22:	3018      	adds	r0, #24
 8006e24:	4283      	cmp	r3, r0
 8006e26:	bf08      	it	eq
 8006e28:	f042 0201 	orreq.w	r2, r2, #1
 8006e2c:	3018      	adds	r0, #24
 8006e2e:	4283      	cmp	r3, r0
 8006e30:	bf08      	it	eq
 8006e32:	f042 0201 	orreq.w	r2, r2, #1
 8006e36:	3018      	adds	r0, #24
 8006e38:	4283      	cmp	r3, r0
 8006e3a:	bf08      	it	eq
 8006e3c:	f042 0201 	orreq.w	r2, r2, #1
 8006e40:	3018      	adds	r0, #24
 8006e42:	4283      	cmp	r3, r0
 8006e44:	bf08      	it	eq
 8006e46:	f042 0201 	orreq.w	r2, r2, #1
 8006e4a:	2a00      	cmp	r2, #0
 8006e4c:	f47f ae20 	bne.w	8006a90 <HAL_DMA_IRQHandler+0xd4>
 8006e50:	2e00      	cmp	r6, #0
 8006e52:	f47f ae1d 	bne.w	8006a90 <HAL_DMA_IRQHandler+0xd4>
 8006e56:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006e58:	2204      	movs	r2, #4
 8006e5a:	fa02 f20c 	lsl.w	r2, r2, ip
 8006e5e:	423a      	tst	r2, r7
 8006e60:	f040 8094 	bne.w	8006f8c <HAL_DMA_IRQHandler+0x5d0>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006e64:	2210      	movs	r2, #16
 8006e66:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006e6a:	ea17 0f0c 	tst.w	r7, ip
 8006e6e:	f43f aef1 	beq.w	8006c54 <HAL_DMA_IRQHandler+0x298>
 8006e72:	e684      	b.n	8006b7e <HAL_DMA_IRQHandler+0x1c2>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e74:	f023 0316 	bic.w	r3, r3, #22
 8006e78:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006e7a:	6953      	ldr	r3, [r2, #20]
 8006e7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e80:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e82:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8006e86:	b39b      	cbz	r3, 8006ef0 <HAL_DMA_IRQHandler+0x534>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006e88:	6813      	ldr	r3, [r2, #0]
 8006e8a:	f023 0308 	bic.w	r3, r3, #8
 8006e8e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e90:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8006e92:	2501      	movs	r5, #1
          __HAL_UNLOCK(hdma);
 8006e94:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e96:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 8006e9a:	f8d9 3050 	ldr.w	r3, [r9, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e9e:	60a1      	str	r1, [r4, #8]
          hdma->State = HAL_DMA_STATE_READY;
 8006ea0:	f889 5035 	strb.w	r5, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8006ea4:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f47f af70 	bne.w	8006d8e <HAL_DMA_IRQHandler+0x3d2>
}
 8006eae:	b003      	add	sp, #12
 8006eb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	0318      	lsls	r0, r3, #12
 8006eb8:	f57f aeb7 	bpl.w	8006c2a <HAL_DMA_IRQHandler+0x26e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006ebc:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f47f aec3 	bne.w	8006c4c <HAL_DMA_IRQHandler+0x290>
 8006ec6:	e6c5      	b.n	8006c54 <HAL_DMA_IRQHandler+0x298>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006ec8:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006ecc:	f47f af2c 	bne.w	8006d28 <HAL_DMA_IRQHandler+0x36c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006ed0:	6811      	ldr	r1, [r2, #0]
 8006ed2:	f021 0110 	bic.w	r1, r1, #16
 8006ed6:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8006ed8:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8006eda:	f889 3034 	strb.w	r3, [r9, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8006ede:	f889 2035 	strb.w	r2, [r9, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8006ee2:	e721      	b.n	8006d28 <HAL_DMA_IRQHandler+0x36c>
            if(hdma->XferM1CpltCallback != NULL)
 8006ee4:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f47f af20 	bne.w	8006d2e <HAL_DMA_IRQHandler+0x372>
 8006eee:	e720      	b.n	8006d32 <HAL_DMA_IRQHandler+0x376>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006ef0:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1c7      	bne.n	8006e88 <HAL_DMA_IRQHandler+0x4cc>
 8006ef8:	e7ca      	b.n	8006e90 <HAL_DMA_IRQHandler+0x4d4>
 8006efa:	bf00      	nop
 8006efc:	40020010 	.word	0x40020010
 8006f00:	40020028 	.word	0x40020028
 8006f04:	400204b8 	.word	0x400204b8
 8006f08:	1b4e81b5 	.word	0x1b4e81b5
 8006f0c:	40020058 	.word	0x40020058
 8006f10:	40020040 	.word	0x40020040
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006f14:	4a4e      	ldr	r2, [pc, #312]	; (8007050 <HAL_DMA_IRQHandler+0x694>)
 8006f16:	4d4f      	ldr	r5, [pc, #316]	; (8007054 <HAL_DMA_IRQHandler+0x698>)
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	bf18      	it	ne
 8006f1c:	4293      	cmpne	r3, r2
 8006f1e:	f105 0514 	add.w	r5, r5, #20
 8006f22:	bf0c      	ite	eq
 8006f24:	2201      	moveq	r2, #1
 8006f26:	2200      	movne	r2, #0
 8006f28:	42ab      	cmp	r3, r5
 8006f2a:	bf08      	it	eq
 8006f2c:	f042 0201 	orreq.w	r2, r2, #1
 8006f30:	3514      	adds	r5, #20
 8006f32:	42ab      	cmp	r3, r5
 8006f34:	bf08      	it	eq
 8006f36:	f042 0201 	orreq.w	r2, r2, #1
 8006f3a:	3514      	adds	r5, #20
 8006f3c:	42ab      	cmp	r3, r5
 8006f3e:	bf08      	it	eq
 8006f40:	f042 0201 	orreq.w	r2, r2, #1
 8006f44:	3514      	adds	r5, #20
 8006f46:	42ab      	cmp	r3, r5
 8006f48:	bf08      	it	eq
 8006f4a:	f042 0201 	orreq.w	r2, r2, #1
 8006f4e:	3514      	adds	r5, #20
 8006f50:	42ab      	cmp	r3, r5
 8006f52:	bf08      	it	eq
 8006f54:	f042 0201 	orreq.w	r2, r2, #1
 8006f58:	b912      	cbnz	r2, 8006f60 <HAL_DMA_IRQHandler+0x5a4>
 8006f5a:	4a3f      	ldr	r2, [pc, #252]	; (8007058 <HAL_DMA_IRQHandler+0x69c>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d1a6      	bne.n	8006eae <HAL_DMA_IRQHandler+0x4f2>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006f60:	f8d9 505c 	ldr.w	r5, [r9, #92]	; 0x5c
 8006f64:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006f66:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006f68:	f005 051f 	and.w	r5, r5, #31
 8006f6c:	40ae      	lsls	r6, r5
 8006f6e:	420e      	tst	r6, r1
 8006f70:	d019      	beq.n	8006fa6 <HAL_DMA_IRQHandler+0x5ea>
 8006f72:	0757      	lsls	r7, r2, #29
 8006f74:	d517      	bpl.n	8006fa6 <HAL_DMA_IRQHandler+0x5ea>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f76:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006f78:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f7a:	d54b      	bpl.n	8007014 <HAL_DMA_IRQHandler+0x658>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006f7c:	03d1      	lsls	r1, r2, #15
 8006f7e:	d44f      	bmi.n	8007020 <HAL_DMA_IRQHandler+0x664>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006f80:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f47f af02 	bne.w	8006d8e <HAL_DMA_IRQHandler+0x3d2>
 8006f8a:	e790      	b.n	8006eae <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006f8c:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f8e:	2210      	movs	r2, #16
 8006f90:	fa02 fc0c 	lsl.w	ip, r2, ip
 8006f94:	ea17 0f0c 	tst.w	r7, ip
 8006f98:	f43f ae5c 	beq.w	8006c54 <HAL_DMA_IRQHandler+0x298>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	0752      	lsls	r2, r2, #29
 8006fa0:	f57f ae58 	bpl.w	8006c54 <HAL_DMA_IRQHandler+0x298>
 8006fa4:	e634      	b.n	8006c10 <HAL_DMA_IRQHandler+0x254>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006fa6:	2602      	movs	r6, #2
 8006fa8:	40ae      	lsls	r6, r5
 8006faa:	420e      	tst	r6, r1
 8006fac:	d011      	beq.n	8006fd2 <HAL_DMA_IRQHandler+0x616>
 8006fae:	0797      	lsls	r7, r2, #30
 8006fb0:	d50f      	bpl.n	8006fd2 <HAL_DMA_IRQHandler+0x616>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006fb2:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fb4:	0414      	lsls	r4, r2, #16
 8006fb6:	d539      	bpl.n	800702c <HAL_DMA_IRQHandler+0x670>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006fb8:	03d0      	lsls	r0, r2, #15
 8006fba:	d443      	bmi.n	8007044 <HAL_DMA_IRQHandler+0x688>
          if(hdma->XferM1CpltCallback != NULL)
 8006fbc:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f47f aee4 	bne.w	8006d8e <HAL_DMA_IRQHandler+0x3d2>
 8006fc6:	e772      	b.n	8006eae <HAL_DMA_IRQHandler+0x4f2>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006fc8:	6813      	ldr	r3, [r2, #0]
 8006fca:	079f      	lsls	r7, r3, #30
 8006fcc:	f57f aeb1 	bpl.w	8006d32 <HAL_DMA_IRQHandler+0x376>
 8006fd0:	e69b      	b.n	8006d0a <HAL_DMA_IRQHandler+0x34e>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006fd2:	2608      	movs	r6, #8
 8006fd4:	40ae      	lsls	r6, r5
 8006fd6:	420e      	tst	r6, r1
 8006fd8:	f43f af69 	beq.w	8006eae <HAL_DMA_IRQHandler+0x4f2>
 8006fdc:	0711      	lsls	r1, r2, #28
 8006fde:	f57f af66 	bpl.w	8006eae <HAL_DMA_IRQHandler+0x4f2>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fe2:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8006fe4:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fe6:	f022 020e 	bic.w	r2, r2, #14
 8006fea:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006fec:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8006fee:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006ff2:	fa03 f505 	lsl.w	r5, r3, r5
 8006ff6:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006ff8:	f8c9 3054 	str.w	r3, [r9, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8006ffc:	f889 1034 	strb.w	r1, [r9, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8007000:	f889 3035 	strb.w	r3, [r9, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8007004:	2a00      	cmp	r2, #0
 8007006:	f43f af52 	beq.w	8006eae <HAL_DMA_IRQHandler+0x4f2>
        hdma->XferErrorCallback(hdma);
 800700a:	4648      	mov	r0, r9
}
 800700c:	b003      	add	sp, #12
 800700e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        hdma->XferErrorCallback(hdma);
 8007012:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007014:	0692      	lsls	r2, r2, #26
 8007016:	d403      	bmi.n	8007020 <HAL_DMA_IRQHandler+0x664>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	f022 0204 	bic.w	r2, r2, #4
 800701e:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8007020:	f8d9 3040 	ldr.w	r3, [r9, #64]	; 0x40
 8007024:	2b00      	cmp	r3, #0
 8007026:	f47f aeb2 	bne.w	8006d8e <HAL_DMA_IRQHandler+0x3d2>
 800702a:	e740      	b.n	8006eae <HAL_DMA_IRQHandler+0x4f2>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800702c:	f012 0220 	ands.w	r2, r2, #32
 8007030:	d108      	bne.n	8007044 <HAL_DMA_IRQHandler+0x688>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007032:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8007034:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007036:	f021 010a 	bic.w	r1, r1, #10
 800703a:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800703c:	f889 4035 	strb.w	r4, [r9, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8007040:	f889 2034 	strb.w	r2, [r9, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8007044:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
 8007048:	2b00      	cmp	r3, #0
 800704a:	f47f aea0 	bne.w	8006d8e <HAL_DMA_IRQHandler+0x3d2>
 800704e:	e72e      	b.n	8006eae <HAL_DMA_IRQHandler+0x4f2>
 8007050:	58025408 	.word	0x58025408
 8007054:	5802541c 	.word	0x5802541c
 8007058:	58025494 	.word	0x58025494

0800705c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800705c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007060:	680c      	ldr	r4, [r1, #0]
{
 8007062:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007064:	2c00      	cmp	r4, #0
 8007066:	f000 80a6 	beq.w	80071b6 <HAL_GPIO_Init+0x15a>
 800706a:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800706e:	4f8e      	ldr	r7, [pc, #568]	; (80072a8 <HAL_GPIO_Init+0x24c>)
  uint32_t position = 0x00U;
 8007070:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007072:	2201      	movs	r2, #1
 8007074:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 8007076:	ea12 0e04 	ands.w	lr, r2, r4
 800707a:	f000 8095 	beq.w	80071a8 <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800707e:	684d      	ldr	r5, [r1, #4]
 8007080:	f005 0903 	and.w	r9, r5, #3
 8007084:	f109 36ff 	add.w	r6, r9, #4294967295
 8007088:	2e01      	cmp	r6, #1
 800708a:	f240 8097 	bls.w	80071bc <HAL_GPIO_Init+0x160>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800708e:	f1b9 0f03 	cmp.w	r9, #3
 8007092:	f040 80d1 	bne.w	8007238 <HAL_GPIO_Init+0x1dc>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007096:	fa09 f20c 	lsl.w	r2, r9, ip
 800709a:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 800709e:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80070a0:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80070a4:	ea06 0808 	and.w	r8, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070a8:	ea42 0208 	orr.w	r2, r2, r8
      GPIOx->MODER = temp;
 80070ac:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80070ae:	d07b      	beq.n	80071a8 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070b0:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80070b4:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80070b8:	f003 0903 	and.w	r9, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070bc:	f042 0202 	orr.w	r2, r2, #2
 80070c0:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80070c4:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070c8:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80070cc:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 80070d0:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80070d4:	f002 0202 	and.w	r2, r2, #2
 80070d8:	9201      	str	r2, [sp, #4]
 80070da:	9a01      	ldr	r2, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80070dc:	220f      	movs	r2, #15
        temp = SYSCFG->EXTICR[position >> 2U];
 80070de:	f8d8 6008 	ldr.w	r6, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80070e2:	fa02 f209 	lsl.w	r2, r2, r9
 80070e6:	ea26 0202 	bic.w	r2, r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80070ea:	4e70      	ldr	r6, [pc, #448]	; (80072ac <HAL_GPIO_Init+0x250>)
 80070ec:	42b0      	cmp	r0, r6
 80070ee:	d029      	beq.n	8007144 <HAL_GPIO_Init+0xe8>
 80070f0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80070f4:	42b0      	cmp	r0, r6
 80070f6:	f000 80ac 	beq.w	8007252 <HAL_GPIO_Init+0x1f6>
 80070fa:	4e6d      	ldr	r6, [pc, #436]	; (80072b0 <HAL_GPIO_Init+0x254>)
 80070fc:	42b0      	cmp	r0, r6
 80070fe:	f000 80ae 	beq.w	800725e <HAL_GPIO_Init+0x202>
 8007102:	4e6c      	ldr	r6, [pc, #432]	; (80072b4 <HAL_GPIO_Init+0x258>)
 8007104:	42b0      	cmp	r0, r6
 8007106:	f000 809e 	beq.w	8007246 <HAL_GPIO_Init+0x1ea>
 800710a:	4e6b      	ldr	r6, [pc, #428]	; (80072b8 <HAL_GPIO_Init+0x25c>)
 800710c:	42b0      	cmp	r0, r6
 800710e:	f000 80b2 	beq.w	8007276 <HAL_GPIO_Init+0x21a>
 8007112:	4e6a      	ldr	r6, [pc, #424]	; (80072bc <HAL_GPIO_Init+0x260>)
 8007114:	42b0      	cmp	r0, r6
 8007116:	f000 80b4 	beq.w	8007282 <HAL_GPIO_Init+0x226>
 800711a:	4e69      	ldr	r6, [pc, #420]	; (80072c0 <HAL_GPIO_Init+0x264>)
 800711c:	42b0      	cmp	r0, r6
 800711e:	f000 80a4 	beq.w	800726a <HAL_GPIO_Init+0x20e>
 8007122:	4e68      	ldr	r6, [pc, #416]	; (80072c4 <HAL_GPIO_Init+0x268>)
 8007124:	42b0      	cmp	r0, r6
 8007126:	f000 80b2 	beq.w	800728e <HAL_GPIO_Init+0x232>
 800712a:	4e67      	ldr	r6, [pc, #412]	; (80072c8 <HAL_GPIO_Init+0x26c>)
 800712c:	42b0      	cmp	r0, r6
 800712e:	f000 80b4 	beq.w	800729a <HAL_GPIO_Init+0x23e>
 8007132:	4e66      	ldr	r6, [pc, #408]	; (80072cc <HAL_GPIO_Init+0x270>)
 8007134:	42b0      	cmp	r0, r6
 8007136:	bf0c      	ite	eq
 8007138:	2609      	moveq	r6, #9
 800713a:	260a      	movne	r6, #10
 800713c:	fa06 f909 	lsl.w	r9, r6, r9
 8007140:	ea42 0209 	orr.w	r2, r2, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007144:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007148:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800714c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800714e:	ea6f 080e 	mvn.w	r8, lr
        temp = EXTI->RTSR1;
 8007152:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8007154:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8007158:	bf54      	ite	pl
 800715a:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 800715e:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI->RTSR1 = temp;
 8007162:	6032      	str	r2, [r6, #0]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007164:	02aa      	lsls	r2, r5, #10
        temp = EXTI->FTSR1;
 8007166:	6876      	ldr	r6, [r6, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8007168:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800716c:	bf54      	ite	pl
 800716e:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8007172:	ea4e 0606 	orrmi.w	r6, lr, r6
        EXTI->FTSR1 = temp;
 8007176:	6056      	str	r6, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007178:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800717c:	03aa      	lsls	r2, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800717e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8007182:	bf54      	ite	pl
 8007184:	ea08 0606 	andpl.w	r6, r8, r6
          temp |= iocurrent;
 8007188:	ea4e 0606 	orrmi.w	r6, lr, r6

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800718c:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800718e:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 8007192:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8007196:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 800719a:	bf54      	ite	pl
 800719c:	ea08 0202 	andpl.w	r2, r8, r2
          temp |= iocurrent;
 80071a0:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 80071a4:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 80071a8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80071aa:	f10c 0c02 	add.w	ip, ip, #2
 80071ae:	fa34 f203 	lsrs.w	r2, r4, r3
 80071b2:	f47f af5e 	bne.w	8007072 <HAL_GPIO_Init+0x16>
  }
}
 80071b6:	b003      	add	sp, #12
 80071b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80071bc:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 80071c0:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80071c2:	fa08 f80c 	lsl.w	r8, r8, ip
 80071c6:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 80071ca:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80071cc:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 80071d0:	fa06 f60c 	lsl.w	r6, r6, ip
 80071d4:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 80071d8:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071da:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 80071de:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071e2:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80071e4:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071e8:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 80071ea:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 80071ec:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071ee:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071f2:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80071f4:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071f8:	fa06 f60c 	lsl.w	r6, r6, ip
 80071fc:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 8007200:	fa09 f20c 	lsl.w	r2, r9, ip
 8007204:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007206:	f47f af4a 	bne.w	800709e <HAL_GPIO_Init+0x42>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800720a:	f003 0607 	and.w	r6, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800720e:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007212:	ea4f 0b86 	mov.w	fp, r6, lsl #2
 8007216:	260f      	movs	r6, #15
 8007218:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 800721c:	fa06 f60b 	lsl.w	r6, r6, fp
        temp = GPIOx->AFR[position >> 3U];
 8007220:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007224:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007228:	690e      	ldr	r6, [r1, #16]
 800722a:	fa06 f60b 	lsl.w	r6, r6, fp
 800722e:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8007232:	f8c9 6020 	str.w	r6, [r9, #32]
 8007236:	e732      	b.n	800709e <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007238:	f04f 0803 	mov.w	r8, #3
 800723c:	fa08 f80c 	lsl.w	r8, r8, ip
 8007240:	ea6f 0808 	mvn.w	r8, r8
 8007244:	e7d2      	b.n	80071ec <HAL_GPIO_Init+0x190>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007246:	2603      	movs	r6, #3
 8007248:	fa06 f909 	lsl.w	r9, r6, r9
 800724c:	ea42 0209 	orr.w	r2, r2, r9
 8007250:	e778      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 8007252:	2601      	movs	r6, #1
 8007254:	fa06 f909 	lsl.w	r9, r6, r9
 8007258:	ea42 0209 	orr.w	r2, r2, r9
 800725c:	e772      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 800725e:	2602      	movs	r6, #2
 8007260:	fa06 f909 	lsl.w	r9, r6, r9
 8007264:	ea42 0209 	orr.w	r2, r2, r9
 8007268:	e76c      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 800726a:	2606      	movs	r6, #6
 800726c:	fa06 f909 	lsl.w	r9, r6, r9
 8007270:	ea42 0209 	orr.w	r2, r2, r9
 8007274:	e766      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 8007276:	2604      	movs	r6, #4
 8007278:	fa06 f909 	lsl.w	r9, r6, r9
 800727c:	ea42 0209 	orr.w	r2, r2, r9
 8007280:	e760      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 8007282:	2605      	movs	r6, #5
 8007284:	fa06 f909 	lsl.w	r9, r6, r9
 8007288:	ea42 0209 	orr.w	r2, r2, r9
 800728c:	e75a      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 800728e:	2607      	movs	r6, #7
 8007290:	fa06 f909 	lsl.w	r9, r6, r9
 8007294:	ea42 0209 	orr.w	r2, r2, r9
 8007298:	e754      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 800729a:	2608      	movs	r6, #8
 800729c:	fa06 f909 	lsl.w	r9, r6, r9
 80072a0:	ea42 0209 	orr.w	r2, r2, r9
 80072a4:	e74e      	b.n	8007144 <HAL_GPIO_Init+0xe8>
 80072a6:	bf00      	nop
 80072a8:	58024400 	.word	0x58024400
 80072ac:	58020000 	.word	0x58020000
 80072b0:	58020800 	.word	0x58020800
 80072b4:	58020c00 	.word	0x58020c00
 80072b8:	58021000 	.word	0x58021000
 80072bc:	58021400 	.word	0x58021400
 80072c0:	58021800 	.word	0x58021800
 80072c4:	58021c00 	.word	0x58021c00
 80072c8:	58022000 	.word	0x58022000
 80072cc:	58022400 	.word	0x58022400

080072d0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80072d0:	6903      	ldr	r3, [r0, #16]
 80072d2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80072d4:	bf14      	ite	ne
 80072d6:	2001      	movne	r0, #1
 80072d8:	2000      	moveq	r0, #0
 80072da:	4770      	bx	lr

080072dc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80072dc:	b902      	cbnz	r2, 80072e0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80072de:	0409      	lsls	r1, r1, #16
 80072e0:	6181      	str	r1, [r0, #24]
  }
}
 80072e2:	4770      	bx	lr

080072e4 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80072e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80072e8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 80072ec:	4201      	tst	r1, r0
 80072ee:	d100      	bne.n	80072f2 <HAL_GPIO_EXTI_IRQHandler+0xe>
 80072f0:	4770      	bx	lr
{
 80072f2:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80072f4:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80072f8:	f7f9 fe02 	bl	8000f00 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80072fc:	bd08      	pop	{r3, pc}
 80072fe:	bf00      	nop

08007300 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8007300:	2800      	cmp	r0, #0
 8007302:	d05e      	beq.n	80073c2 <HAL_LPTIM_Init+0xc2>
{
 8007304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8007306:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800730a:	4604      	mov	r4, r0
 800730c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007310:	2b00      	cmp	r3, #0
 8007312:	d051      	beq.n	80073b8 <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8007314:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8007316:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007318:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800731c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007320:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 8007322:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007324:	d03c      	beq.n	80073a0 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8007326:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800732a:	d039      	beq.n	80073a0 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800732c:	6962      	ldr	r2, [r4, #20]
 800732e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007332:	429a      	cmp	r2, r3
 8007334:	d003      	beq.n	800733e <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8007336:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800733a:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800733e:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 8007340:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8007342:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 8007344:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8007346:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007348:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800734a:	4e22      	ldr	r6, [pc, #136]	; (80073d4 <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 800734c:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800734e:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8007350:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8007352:	b1ed      	cbz	r5, 8007390 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8007354:	2d01      	cmp	r5, #1
 8007356:	d11f      	bne.n	8007398 <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8007358:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 800735c:	4328      	orrs	r0, r5
 800735e:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8007360:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007364:	4282      	cmp	r2, r0
 8007366:	d004      	beq.n	8007372 <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8007368:	69a0      	ldr	r0, [r4, #24]
 800736a:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 800736c:	69e0      	ldr	r0, [r4, #28]
 800736e:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8007370:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8007372:	4a19      	ldr	r2, [pc, #100]	; (80073d8 <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 8007374:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8007376:	4291      	cmp	r1, r2
 8007378:	d015      	beq.n	80073a6 <HAL_LPTIM_Init+0xa6>
 800737a:	4b18      	ldr	r3, [pc, #96]	; (80073dc <HAL_LPTIM_Init+0xdc>)
 800737c:	4299      	cmp	r1, r3
 800737e:	d012      	beq.n	80073a6 <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8007380:	4b17      	ldr	r3, [pc, #92]	; (80073e0 <HAL_LPTIM_Init+0xe0>)
 8007382:	4299      	cmp	r1, r3
 8007384:	d01f      	beq.n	80073c6 <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8007386:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8007388:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800738a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800738e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8007390:	69e0      	ldr	r0, [r4, #28]
 8007392:	6925      	ldr	r5, [r4, #16]
 8007394:	4328      	orrs	r0, r5
 8007396:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8007398:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800739c:	d1e0      	bne.n	8007360 <HAL_LPTIM_Init+0x60>
 800739e:	e7db      	b.n	8007358 <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 80073a0:	f020 001e 	bic.w	r0, r0, #30
 80073a4:	e7c2      	b.n	800732c <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80073a6:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 80073aa:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80073ac:	4313      	orrs	r3, r2
 80073ae:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 80073b0:	2301      	movs	r3, #1
 80073b2:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 80073b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 80073b8:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 80073bc:	f7fc fd04 	bl	8003dc8 <HAL_LPTIM_MspInit>
 80073c0:	e7a8      	b.n	8007314 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 80073c2:	2001      	movs	r0, #1
}
 80073c4:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80073c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 80073c8:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80073ca:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 80073cc:	2301      	movs	r3, #1
 80073ce:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 80073d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073d4:	ff19f1fe 	.word	0xff19f1fe
 80073d8:	40002400 	.word	0x40002400
 80073dc:	58002400 	.word	0x58002400
 80073e0:	58002800 	.word	0x58002800

080073e4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80073e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073e6:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80073e8:	2800      	cmp	r0, #0
 80073ea:	f000 8088 	beq.w	80074fe <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80073ee:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 80073f2:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 80073f4:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 80073f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d079      	beq.n	80074f2 <HAL_PCD_Init+0x10e>
 80073fe:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007400:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007402:	462e      	mov	r6, r5
 8007404:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8007406:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800740a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800740c:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800740e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8007412:	bf08      	it	eq
 8007414:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8007416:	f004 f9b1 	bl	800b77c <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800741a:	f856 eb10 	ldr.w	lr, [r6], #16
 800741e:	46b4      	mov	ip, r6
 8007420:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8007424:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007426:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800742a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800742c:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8007430:	e884 0003 	stmia.w	r4, {r0, r1}
 8007434:	4670      	mov	r0, lr
 8007436:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800743a:	f004 f87f 	bl	800b53c <USB_CoreInit>
 800743e:	4604      	mov	r4, r0
 8007440:	b130      	cbz	r0, 8007450 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8007442:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007444:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8007446:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007448:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 800744c:	b00b      	add	sp, #44	; 0x2c
 800744e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007450:	4601      	mov	r1, r0
 8007452:	6828      	ldr	r0, [r5, #0]
 8007454:	f004 f99a 	bl	800b78c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007458:	6868      	ldr	r0, [r5, #4]
 800745a:	b358      	cbz	r0, 80074b4 <HAL_PCD_Init+0xd0>
 800745c:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800745e:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007462:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 8007464:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007468:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800746c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8007470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007474:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007478:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800747c:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007480:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007482:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8007486:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007488:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800748c:	d3ea      	bcc.n	8007464 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800748e:	2200      	movs	r2, #0
 8007490:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007494:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8007496:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800749a:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800749e:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 80074a0:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074a4:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80074a6:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 80074aa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80074ae:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074b2:	d3ed      	bcc.n	8007490 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80074b4:	466c      	mov	r4, sp
 80074b6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80074b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074ba:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80074bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074be:	e896 0003 	ldmia.w	r6, {r0, r1}
 80074c2:	e884 0003 	stmia.w	r4, {r0, r1}
 80074c6:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80074ca:	6828      	ldr	r0, [r5, #0]
 80074cc:	f004 f994 	bl	800b7f8 <USB_DevInit>
 80074d0:	4604      	mov	r4, r0
 80074d2:	2800      	cmp	r0, #0
 80074d4:	d1b5      	bne.n	8007442 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 80074d6:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 80074d8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 80074da:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 80074de:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 80074e0:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 80074e4:	d00f      	beq.n	8007506 <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 80074e6:	6828      	ldr	r0, [r5, #0]
 80074e8:	f004 fe00 	bl	800c0ec <USB_DevDisconnect>
}
 80074ec:	4620      	mov	r0, r4
 80074ee:	b00b      	add	sp, #44	; 0x2c
 80074f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80074f2:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 80074f6:	f005 fe53 	bl	800d1a0 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 80074fa:	6828      	ldr	r0, [r5, #0]
 80074fc:	e780      	b.n	8007400 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 80074fe:	2401      	movs	r4, #1
}
 8007500:	4620      	mov	r0, r4
 8007502:	b00b      	add	sp, #44	; 0x2c
 8007504:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007506:	4628      	mov	r0, r5
 8007508:	f000 fce0 	bl	8007ecc <HAL_PCDEx_ActivateLPM>
 800750c:	e7eb      	b.n	80074e6 <HAL_PCD_Init+0x102>
 800750e:	bf00      	nop

08007510 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007510:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8007512:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 8007516:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007518:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800751a:	2b01      	cmp	r3, #1
 800751c:	d017      	beq.n	800754e <HAL_PCD_Start+0x3e>
 800751e:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007520:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007522:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 8007524:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007528:	d009      	beq.n	800753e <HAL_PCD_Start+0x2e>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 800752a:	f004 f91f 	bl	800b76c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800752e:	6820      	ldr	r0, [r4, #0]
 8007530:	f004 fdcc 	bl	800c0cc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007534:	2300      	movs	r3, #0

  return HAL_OK;
 8007536:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8007538:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800753c:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800753e:	69a3      	ldr	r3, [r4, #24]
 8007540:	4293      	cmp	r3, r2
 8007542:	d0f2      	beq.n	800752a <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007544:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800754a:	6383      	str	r3, [r0, #56]	; 0x38
 800754c:	e7ed      	b.n	800752a <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 800754e:	2002      	movs	r0, #2
}
 8007550:	bd10      	pop	{r4, pc}
 8007552:	bf00      	nop

08007554 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007558:	6807      	ldr	r7, [r0, #0]
{
 800755a:	b089      	sub	sp, #36	; 0x24
 800755c:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800755e:	4638      	mov	r0, r7
 8007560:	f004 fe02 	bl	800c168 <USB_GetMode>
 8007564:	b110      	cbz	r0, 800756c <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 8007566:	b009      	add	sp, #36	; 0x24
 8007568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800756c:	4683      	mov	fp, r0
 800756e:	6820      	ldr	r0, [r4, #0]
 8007570:	f004 fdcc 	bl	800c10c <USB_ReadInterrupts>
 8007574:	2800      	cmp	r0, #0
 8007576:	d0f6      	beq.n	8007566 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007578:	6820      	ldr	r0, [r4, #0]
 800757a:	f004 fdc7 	bl	800c10c <USB_ReadInterrupts>
 800757e:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007582:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007584:	d003      	beq.n	800758e <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007586:	6943      	ldr	r3, [r0, #20]
 8007588:	f003 0302 	and.w	r3, r3, #2
 800758c:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800758e:	f004 fdbd 	bl	800c10c <USB_ReadInterrupts>
 8007592:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007596:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007598:	d012      	beq.n	80075c0 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800759a:	6983      	ldr	r3, [r0, #24]
 800759c:	f023 0310 	bic.w	r3, r3, #16
 80075a0:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 80075a2:	6a3d      	ldr	r5, [r7, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80075a4:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80075a8:	f005 060f 	and.w	r6, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	f000 8261 	beq.w	8007a74 <HAL_PCD_IRQHandler+0x520>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80075b2:	2b06      	cmp	r3, #6
 80075b4:	f000 81b1 	beq.w	800791a <HAL_PCD_IRQHandler+0x3c6>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80075b8:	6983      	ldr	r3, [r0, #24]
 80075ba:	f043 0310 	orr.w	r3, r3, #16
 80075be:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80075c0:	f004 fda4 	bl	800c10c <USB_ReadInterrupts>
 80075c4:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80075c8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80075ca:	f040 80cf 	bne.w	800776c <HAL_PCD_IRQHandler+0x218>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80075ce:	f004 fd9d 	bl	800c10c <USB_ReadInterrupts>
 80075d2:	f410 2f80 	tst.w	r0, #262144	; 0x40000
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80075d6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80075d8:	d175      	bne.n	80076c6 <HAL_PCD_IRQHandler+0x172>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80075da:	f004 fd97 	bl	800c10c <USB_ReadInterrupts>
 80075de:	2800      	cmp	r0, #0
 80075e0:	db5d      	blt.n	800769e <HAL_PCD_IRQHandler+0x14a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80075e2:	6820      	ldr	r0, [r4, #0]
 80075e4:	f004 fd92 	bl	800c10c <USB_ReadInterrupts>
 80075e8:	0500      	lsls	r0, r0, #20
 80075ea:	d44d      	bmi.n	8007688 <HAL_PCD_IRQHandler+0x134>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80075ec:	6820      	ldr	r0, [r4, #0]
 80075ee:	f004 fd8d 	bl	800c10c <USB_ReadInterrupts>
 80075f2:	0102      	lsls	r2, r0, #4
 80075f4:	d514      	bpl.n	8007620 <HAL_PCD_IRQHandler+0xcc>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80075f6:	6822      	ldr	r2, [r4, #0]
 80075f8:	6953      	ldr	r3, [r2, #20]
 80075fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075fe:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8007600:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8007604:	2b00      	cmp	r3, #0
 8007606:	f040 8172 	bne.w	80078ee <HAL_PCD_IRQHandler+0x39a>
        hpcd->LPM_State = LPM_L1;
 800760a:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800760c:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800760e:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8007612:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007614:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8007618:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800761c:	f000 fc6e 	bl	8007efc <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007620:	6820      	ldr	r0, [r4, #0]
 8007622:	f004 fd73 	bl	800c10c <USB_ReadInterrupts>
 8007626:	04c3      	lsls	r3, r0, #19
 8007628:	f100 8116 	bmi.w	8007858 <HAL_PCD_IRQHandler+0x304>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800762c:	6820      	ldr	r0, [r4, #0]
 800762e:	f004 fd6d 	bl	800c10c <USB_ReadInterrupts>
 8007632:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8007636:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007638:	f040 80f7 	bne.w	800782a <HAL_PCD_IRQHandler+0x2d6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800763c:	f004 fd66 	bl	800c10c <USB_ReadInterrupts>
 8007640:	0707      	lsls	r7, r0, #28
 8007642:	f100 80e9 	bmi.w	8007818 <HAL_PCD_IRQHandler+0x2c4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007646:	6820      	ldr	r0, [r4, #0]
 8007648:	f004 fd60 	bl	800c10c <USB_ReadInterrupts>
 800764c:	02c6      	lsls	r6, r0, #11
 800764e:	f100 80d9 	bmi.w	8007804 <HAL_PCD_IRQHandler+0x2b0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007652:	6820      	ldr	r0, [r4, #0]
 8007654:	f004 fd5a 	bl	800c10c <USB_ReadInterrupts>
 8007658:	0285      	lsls	r5, r0, #10
 800765a:	f100 80c9 	bmi.w	80077f0 <HAL_PCD_IRQHandler+0x29c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800765e:	6820      	ldr	r0, [r4, #0]
 8007660:	f004 fd54 	bl	800c10c <USB_ReadInterrupts>
 8007664:	0040      	lsls	r0, r0, #1
 8007666:	f100 80ba 	bmi.w	80077de <HAL_PCD_IRQHandler+0x28a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800766a:	6820      	ldr	r0, [r4, #0]
 800766c:	f004 fd4e 	bl	800c10c <USB_ReadInterrupts>
 8007670:	0741      	lsls	r1, r0, #29
 8007672:	f57f af78 	bpl.w	8007566 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8007676:	6823      	ldr	r3, [r4, #0]
 8007678:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800767a:	076a      	lsls	r2, r5, #29
 800767c:	f100 821b 	bmi.w	8007ab6 <HAL_PCD_IRQHandler+0x562>
      hpcd->Instance->GOTGINT |= temp;
 8007680:	685a      	ldr	r2, [r3, #4]
 8007682:	432a      	orrs	r2, r5
 8007684:	605a      	str	r2, [r3, #4]
 8007686:	e76e      	b.n	8007566 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007688:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 800768c:	07d9      	lsls	r1, r3, #31
 800768e:	f100 820e 	bmi.w	8007aae <HAL_PCD_IRQHandler+0x55a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007692:	6820      	ldr	r0, [r4, #0]
 8007694:	6943      	ldr	r3, [r0, #20]
 8007696:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800769a:	6143      	str	r3, [r0, #20]
 800769c:	e7a7      	b.n	80075ee <HAL_PCD_IRQHandler+0x9a>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800769e:	f8d7 2804 	ldr.w	r2, [r7, #2052]	; 0x804
 80076a2:	f022 0201 	bic.w	r2, r2, #1
 80076a6:	f8c7 2804 	str.w	r2, [r7, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 80076aa:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	f000 812c 	beq.w	800790c <HAL_PCD_IRQHandler+0x3b8>
        HAL_PCD_ResumeCallback(hpcd);
 80076b4:	4620      	mov	r0, r4
 80076b6:	f005 fe1d 	bl	800d2f4 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80076ba:	6820      	ldr	r0, [r4, #0]
 80076bc:	6943      	ldr	r3, [r0, #20]
 80076be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076c2:	6143      	str	r3, [r0, #20]
 80076c4:	e78e      	b.n	80075e4 <HAL_PCD_IRQHandler+0x90>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80076c6:	f004 fd2d 	bl	800c124 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 80076ca:	4680      	mov	r8, r0
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80076cc:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 80076ce:	f1b8 0f00 	cmp.w	r8, #0
 80076d2:	d082      	beq.n	80075da <HAL_PCD_IRQHandler+0x86>
      epnum = 0U;
 80076d4:	f04f 0a00 	mov.w	sl, #0
 80076d8:	f507 6910 	add.w	r9, r7, #2304	; 0x900
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80076dc:	9703      	str	r7, [sp, #12]
 80076de:	4626      	mov	r6, r4
 80076e0:	4657      	mov	r7, sl
 80076e2:	f8cd b010 	str.w	fp, [sp, #16]
 80076e6:	e009      	b.n	80076fc <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 80076e8:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 80076ec:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 80076f0:	f106 061c 	add.w	r6, r6, #28
 80076f4:	f109 0920 	add.w	r9, r9, #32
 80076f8:	f000 8124 	beq.w	8007944 <HAL_PCD_IRQHandler+0x3f0>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80076fc:	f018 0f01 	tst.w	r8, #1
 8007700:	d0f2      	beq.n	80076e8 <HAL_PCD_IRQHandler+0x194>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007702:	fa5f fa87 	uxtb.w	sl, r7
 8007706:	4651      	mov	r1, sl
 8007708:	f004 fd1e 	bl	800c148 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800770c:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800770e:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007710:	d515      	bpl.n	800773e <HAL_PCD_IRQHandler+0x1ea>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007712:	9903      	ldr	r1, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007714:	f007 030f 	and.w	r3, r7, #15
 8007718:	2201      	movs	r2, #1
 800771a:	409a      	lsls	r2, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800771c:	f8d1 3834 	ldr.w	r3, [r1, #2100]	; 0x834
 8007720:	ea23 0302 	bic.w	r3, r3, r2
 8007724:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007728:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 800772a:	6921      	ldr	r1, [r4, #16]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800772c:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 8007730:	4299      	cmp	r1, r3
 8007732:	f000 81c5 	beq.w	8007ac0 <HAL_PCD_IRQHandler+0x56c>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007736:	4651      	mov	r1, sl
 8007738:	4620      	mov	r0, r4
 800773a:	f005 fd9f 	bl	800d27c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800773e:	0728      	lsls	r0, r5, #28
 8007740:	d502      	bpl.n	8007748 <HAL_PCD_IRQHandler+0x1f4>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007742:	2308      	movs	r3, #8
 8007744:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007748:	06e9      	lsls	r1, r5, #27
 800774a:	d502      	bpl.n	8007752 <HAL_PCD_IRQHandler+0x1fe>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800774c:	2310      	movs	r3, #16
 800774e:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007752:	066a      	lsls	r2, r5, #25
 8007754:	d502      	bpl.n	800775c <HAL_PCD_IRQHandler+0x208>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007756:	2340      	movs	r3, #64	; 0x40
 8007758:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800775c:	07ab      	lsls	r3, r5, #30
 800775e:	f100 8181 	bmi.w	8007a64 <HAL_PCD_IRQHandler+0x510>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8007762:	062d      	lsls	r5, r5, #24
 8007764:	f100 812a 	bmi.w	80079bc <HAL_PCD_IRQHandler+0x468>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007768:	6820      	ldr	r0, [r4, #0]
 800776a:	e7bd      	b.n	80076e8 <HAL_PCD_IRQHandler+0x194>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800776c:	f004 fcd2 	bl	800c114 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8007770:	4605      	mov	r5, r0
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007772:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 8007774:	2d00      	cmp	r5, #0
 8007776:	f43f af2a 	beq.w	80075ce <HAL_PCD_IRQHandler+0x7a>
 800777a:	f507 6630 	add.w	r6, r7, #2816	; 0xb00
 800777e:	46a2      	mov	sl, r4
      epnum = 0U;
 8007780:	f04f 0800 	mov.w	r8, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007784:	9703      	str	r7, [sp, #12]
 8007786:	e008      	b.n	800779a <HAL_PCD_IRQHandler+0x246>
      while (ep_intr != 0U)
 8007788:	086d      	lsrs	r5, r5, #1
        epnum++;
 800778a:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 800778e:	f106 0620 	add.w	r6, r6, #32
 8007792:	f10a 0a1c 	add.w	sl, sl, #28
 8007796:	f000 80d3 	beq.w	8007940 <HAL_PCD_IRQHandler+0x3ec>
        if ((ep_intr & 0x1U) != 0U)
 800779a:	07ef      	lsls	r7, r5, #31
 800779c:	d5f4      	bpl.n	8007788 <HAL_PCD_IRQHandler+0x234>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800779e:	fa5f f788 	uxtb.w	r7, r8
 80077a2:	4639      	mov	r1, r7
 80077a4:	f004 fcc6 	bl	800c134 <USB_ReadDevOutEPInterrupt>
 80077a8:	4681      	mov	r9, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077aa:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80077ac:	f019 0f01 	tst.w	r9, #1
 80077b0:	f040 80e5 	bne.w	800797e <HAL_PCD_IRQHandler+0x42a>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80077b4:	f019 0f08 	tst.w	r9, #8
 80077b8:	f040 80c7 	bne.w	800794a <HAL_PCD_IRQHandler+0x3f6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80077bc:	f019 0f10 	tst.w	r9, #16
 80077c0:	d001      	beq.n	80077c6 <HAL_PCD_IRQHandler+0x272>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80077c2:	2310      	movs	r3, #16
 80077c4:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80077c6:	f019 0f20 	tst.w	r9, #32
 80077ca:	d001      	beq.n	80077d0 <HAL_PCD_IRQHandler+0x27c>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80077cc:	2320      	movs	r3, #32
 80077ce:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80077d0:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 80077d4:	d0d8      	beq.n	8007788 <HAL_PCD_IRQHandler+0x234>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80077d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80077da:	60b3      	str	r3, [r6, #8]
 80077dc:	e7d4      	b.n	8007788 <HAL_PCD_IRQHandler+0x234>
      HAL_PCD_ConnectCallback(hpcd);
 80077de:	4620      	mov	r0, r4
 80077e0:	f005 fd94 	bl	800d30c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80077e4:	6820      	ldr	r0, [r4, #0]
 80077e6:	6943      	ldr	r3, [r0, #20]
 80077e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80077ec:	6143      	str	r3, [r0, #20]
 80077ee:	e73d      	b.n	800766c <HAL_PCD_IRQHandler+0x118>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80077f0:	4620      	mov	r0, r4
 80077f2:	2100      	movs	r1, #0
 80077f4:	f005 fd82 	bl	800d2fc <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80077f8:	6820      	ldr	r0, [r4, #0]
 80077fa:	6943      	ldr	r3, [r0, #20]
 80077fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007800:	6143      	str	r3, [r0, #20]
 8007802:	e72d      	b.n	8007660 <HAL_PCD_IRQHandler+0x10c>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007804:	4620      	mov	r0, r4
 8007806:	2100      	movs	r1, #0
 8007808:	f005 fd7c 	bl	800d304 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	6943      	ldr	r3, [r0, #20]
 8007810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007814:	6143      	str	r3, [r0, #20]
 8007816:	e71d      	b.n	8007654 <HAL_PCD_IRQHandler+0x100>
      HAL_PCD_SOFCallback(hpcd);
 8007818:	4620      	mov	r0, r4
 800781a:	f005 fd39 	bl	800d290 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800781e:	6820      	ldr	r0, [r4, #0]
 8007820:	6943      	ldr	r3, [r0, #20]
 8007822:	f003 0308 	and.w	r3, r3, #8
 8007826:	6143      	str	r3, [r0, #20]
 8007828:	e70e      	b.n	8007648 <HAL_PCD_IRQHandler+0xf4>
      (void)USB_ActivateSetup(hpcd->Instance);
 800782a:	f004 fca1 	bl	800c170 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800782e:	6820      	ldr	r0, [r4, #0]
 8007830:	f004 f91a 	bl	800ba68 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007834:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007836:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007838:	f001 f900 	bl	8008a3c <HAL_RCC_GetHCLKFreq>
 800783c:	7b22      	ldrb	r2, [r4, #12]
 800783e:	4601      	mov	r1, r0
 8007840:	4628      	mov	r0, r5
 8007842:	f003 ff19 	bl	800b678 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8007846:	4620      	mov	r0, r4
 8007848:	f005 fd26 	bl	800d298 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800784c:	6820      	ldr	r0, [r4, #0]
 800784e:	6943      	ldr	r3, [r0, #20]
 8007850:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007854:	6143      	str	r3, [r0, #20]
 8007856:	e6f1      	b.n	800763c <HAL_PCD_IRQHandler+0xe8>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007858:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 800785c:	f507 6500 	add.w	r5, r7, #2048	; 0x800
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007860:	2110      	movs	r1, #16
 8007862:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007864:	f023 0301 	bic.w	r3, r3, #1
 8007868:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800786a:	f004 f8d5 	bl	800ba18 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800786e:	6860      	ldr	r0, [r4, #4]
 8007870:	b1e0      	cbz	r0, 80078ac <HAL_PCD_IRQHandler+0x358>
 8007872:	f507 6310 	add.w	r3, r7, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007876:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800787a:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800787c:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007880:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007882:	3320      	adds	r3, #32
 8007884:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007886:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800788a:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800788e:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007892:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8007896:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800789a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800789e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80078a2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80078a6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80078aa:	d1e6      	bne.n	800787a <HAL_PCD_IRQHandler+0x326>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80078ac:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80078ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80078b0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80078b4:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80078b6:	b9f2      	cbnz	r2, 80078f6 <HAL_PCD_IRQHandler+0x3a2>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80078b8:	696a      	ldr	r2, [r5, #20]
 80078ba:	f242 032b 	movw	r3, #8235	; 0x202b
 80078be:	4313      	orrs	r3, r2
 80078c0:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80078c2:	692b      	ldr	r3, [r5, #16]
 80078c4:	f043 030b 	orr.w	r3, r3, #11
 80078c8:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80078ca:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80078ce:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80078d2:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80078d4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80078d8:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80078da:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80078de:	f004 fc5d 	bl	800c19c <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80078e2:	6820      	ldr	r0, [r4, #0]
 80078e4:	6943      	ldr	r3, [r0, #20]
 80078e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078ea:	6143      	str	r3, [r0, #20]
 80078ec:	e69f      	b.n	800762e <HAL_PCD_IRQHandler+0xda>
        HAL_PCD_SuspendCallback(hpcd);
 80078ee:	4620      	mov	r0, r4
 80078f0:	f005 fce8 	bl	800d2c4 <HAL_PCD_SuspendCallback>
 80078f4:	e694      	b.n	8007620 <HAL_PCD_IRQHandler+0xcc>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80078f6:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 80078fa:	f043 030b 	orr.w	r3, r3, #11
 80078fe:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007902:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007904:	f043 030b 	orr.w	r3, r3, #11
 8007908:	646b      	str	r3, [r5, #68]	; 0x44
 800790a:	e7de      	b.n	80078ca <HAL_PCD_IRQHandler+0x376>
        hpcd->LPM_State = LPM_L0;
 800790c:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800790e:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8007910:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007914:	f000 faf2 	bl	8007efc <HAL_PCDEx_LPM_Callback>
 8007918:	e6cf      	b.n	80076ba <HAL_PCD_IRQHandler+0x166>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800791a:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800791e:	2208      	movs	r2, #8
 8007920:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8007924:	4638      	mov	r0, r7
 8007926:	f004 fb39 	bl	800bf9c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800792a:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800792e:	eb04 0286 	add.w	r2, r4, r6, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007932:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007934:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8007938:	440b      	add	r3, r1
 800793a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800793e:	e63b      	b.n	80075b8 <HAL_PCD_IRQHandler+0x64>
 8007940:	9f03      	ldr	r7, [sp, #12]
 8007942:	e644      	b.n	80075ce <HAL_PCD_IRQHandler+0x7a>
 8007944:	e9dd 7b03 	ldrd	r7, fp, [sp, #12]
 8007948:	e647      	b.n	80075da <HAL_PCD_IRQHandler+0x86>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800794a:	2208      	movs	r2, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800794c:	eb00 1348 	add.w	r3, r0, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007950:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007956:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007958:	4890      	ldr	r0, [pc, #576]	; (8007b9c <HAL_PCD_IRQHandler+0x648>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800795a:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800795c:	4282      	cmp	r2, r0
 800795e:	f240 80c0 	bls.w	8007ae2 <HAL_PCD_IRQHandler+0x58e>
 8007962:	040a      	lsls	r2, r1, #16
 8007964:	d502      	bpl.n	800796c <HAL_PCD_IRQHandler+0x418>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007966:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800796a:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800796c:	4620      	mov	r0, r4
 800796e:	f005 fc75 	bl	800d25c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007972:	6921      	ldr	r1, [r4, #16]
 8007974:	2901      	cmp	r1, #1
 8007976:	f000 80df 	beq.w	8007b38 <HAL_PCD_IRQHandler+0x5e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800797a:	6820      	ldr	r0, [r4, #0]
 800797c:	e71e      	b.n	80077bc <HAL_PCD_IRQHandler+0x268>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800797e:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 8007980:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007982:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007984:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 8007988:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800798a:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800798e:	eb02 1248 	add.w	r2, r2, r8, lsl #5
 8007992:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 8007994:	f000 80aa 	beq.w	8007aec <HAL_PCD_IRQHandler+0x598>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007998:	4981      	ldr	r1, [pc, #516]	; (8007ba0 <HAL_PCD_IRQHandler+0x64c>)
 800799a:	458c      	cmp	ip, r1
 800799c:	f000 80bf 	beq.w	8007b1e <HAL_PCD_IRQHandler+0x5ca>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80079a0:	f1b8 0f00 	cmp.w	r8, #0
 80079a4:	d104      	bne.n	80079b0 <HAL_PCD_IRQHandler+0x45c>
 80079a6:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 80079aa:	2a00      	cmp	r2, #0
 80079ac:	f000 80ef 	beq.w	8007b8e <HAL_PCD_IRQHandler+0x63a>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80079b0:	4620      	mov	r0, r4
 80079b2:	4639      	mov	r1, r7
 80079b4:	f005 fc58 	bl	800d268 <HAL_PCD_DataOutStageCallback>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80079b8:	6820      	ldr	r0, [r4, #0]
 80079ba:	e6fb      	b.n	80077b4 <HAL_PCD_IRQHandler+0x260>
  if (ep->xfer_count > ep->xfer_len)
 80079bc:	e9d6 5314 	ldrd	r5, r3, [r6, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80079c0:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 80079c4:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80079c6:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 80079c8:	f63f ae8e 	bhi.w	80076e8 <HAL_PCD_IRQHandler+0x194>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079cc:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 80079d0:	6c71      	ldr	r1, [r6, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079d2:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079d6:	eb02 1247 	add.w	r2, r2, r7, lsl #5
 80079da:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 80079dc:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 80079de:	428a      	cmp	r2, r1
 80079e0:	bf28      	it	cs
 80079e2:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079e4:	9905      	ldr	r1, [sp, #20]
 80079e6:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 80079e8:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80079ea:	b289      	uxth	r1, r1
 80079ec:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 80079f0:	f0c0 8091 	bcc.w	8007b16 <HAL_PCD_IRQHandler+0x5c2>
 80079f4:	464a      	mov	r2, r9
 80079f6:	9706      	str	r7, [sp, #24]
 80079f8:	46c1      	mov	r9, r8
 80079fa:	4627      	mov	r7, r4
 80079fc:	46d0      	mov	r8, sl
 80079fe:	9c05      	ldr	r4, [sp, #20]
 8007a00:	4692      	mov	sl, r2
 8007a02:	e018      	b.n	8007a36 <HAL_PCD_IRQHandler+0x4e2>
 8007a04:	6c73      	ldr	r3, [r6, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007a06:	4642      	mov	r2, r8
 8007a08:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 8007a0a:	4658      	mov	r0, fp
 8007a0c:	429d      	cmp	r5, r3
 8007a0e:	bf28      	it	cs
 8007a10:	461d      	movcs	r5, r3
 8007a12:	7c3b      	ldrb	r3, [r7, #16]
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	b2ab      	uxth	r3, r5
 8007a18:	f004 faaa 	bl	800bf70 <USB_WritePacket>
    ep->xfer_buff  += len;
 8007a1c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a1e:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 8007a20:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a22:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 8007a24:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 8007a26:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8007a28:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 8007a2a:	3503      	adds	r5, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a2c:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 8007a30:	6573      	str	r3, [r6, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007a32:	d368      	bcc.n	8007b06 <HAL_PCD_IRQHandler+0x5b2>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007a34:	6d35      	ldr	r5, [r6, #80]	; 0x50
 8007a36:	42ab      	cmp	r3, r5
    len = ep->xfer_len - ep->xfer_count;
 8007a38:	eba5 0503 	sub.w	r5, r5, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007a3c:	d3e2      	bcc.n	8007a04 <HAL_PCD_IRQHandler+0x4b0>
 8007a3e:	463c      	mov	r4, r7
 8007a40:	46c8      	mov	r8, r9
 8007a42:	9f06      	ldr	r7, [sp, #24]
 8007a44:	46d1      	mov	r9, sl
 8007a46:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007a4a:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007a4c:	2201      	movs	r2, #1
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007a4e:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007a50:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007a54:	f007 030f 	and.w	r3, r7, #15
 8007a58:	409a      	lsls	r2, r3
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007a5a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8007a5c:	ea23 0302 	bic.w	r3, r3, r2
 8007a60:	634b      	str	r3, [r1, #52]	; 0x34
 8007a62:	e641      	b.n	80076e8 <HAL_PCD_IRQHandler+0x194>
            (void)USB_FlushTxFifo(USBx, epnum);
 8007a64:	4639      	mov	r1, r7
 8007a66:	9803      	ldr	r0, [sp, #12]
 8007a68:	f003 ffd6 	bl	800ba18 <USB_FlushTxFifo>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	f8c9 3008 	str.w	r3, [r9, #8]
 8007a72:	e676      	b.n	8007762 <HAL_PCD_IRQHandler+0x20e>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007a74:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007a78:	421d      	tst	r5, r3
 8007a7a:	f43f ad9d 	beq.w	80075b8 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007a7e:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 8007a82:	f3c5 120a 	ubfx	r2, r5, #4, #11
 8007a86:	4638      	mov	r0, r7
 8007a88:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007a8c:	4615      	mov	r5, r2
 8007a8e:	f8d6 1208 	ldr.w	r1, [r6, #520]	; 0x208
 8007a92:	f004 fa83 	bl	800bf9c <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007a96:	f8d6 3208 	ldr.w	r3, [r6, #520]	; 0x208
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007a9a:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007a9c:	442b      	add	r3, r5
 8007a9e:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007aa2:	f8d6 3214 	ldr.w	r3, [r6, #532]	; 0x214
 8007aa6:	442b      	add	r3, r5
 8007aa8:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
 8007aac:	e584      	b.n	80075b8 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f005 fc08 	bl	800d2c4 <HAL_PCD_SuspendCallback>
 8007ab4:	e5ed      	b.n	8007692 <HAL_PCD_IRQHandler+0x13e>
        HAL_PCD_DisconnectCallback(hpcd);
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	f005 fc2c 	bl	800d314 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= temp;
 8007abc:	6823      	ldr	r3, [r4, #0]
 8007abe:	e5df      	b.n	8007680 <HAL_PCD_IRQHandler+0x12c>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8007ac0:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8007ac4:	4413      	add	r3, r2
 8007ac6:	64b3      	str	r3, [r6, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8007ac8:	2f00      	cmp	r7, #0
 8007aca:	f47f ae34 	bne.w	8007736 <HAL_PCD_IRQHandler+0x1e2>
 8007ace:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f47f ae30 	bne.w	8007736 <HAL_PCD_IRQHandler+0x1e2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007ad6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007ada:	6820      	ldr	r0, [r4, #0]
 8007adc:	f004 fb5e 	bl	800c19c <USB_EP0_OutStart>
 8007ae0:	e629      	b.n	8007736 <HAL_PCD_IRQHandler+0x1e2>
  HAL_PCD_SetupStageCallback(hpcd);
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	f005 fbba 	bl	800d25c <HAL_PCD_SetupStageCallback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007ae8:	6820      	ldr	r0, [r4, #0]
 8007aea:	e667      	b.n	80077bc <HAL_PCD_IRQHandler+0x268>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007aec:	0719      	lsls	r1, r3, #28
 8007aee:	d51e      	bpl.n	8007b2e <HAL_PCD_IRQHandler+0x5da>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007af0:	492a      	ldr	r1, [pc, #168]	; (8007b9c <HAL_PCD_IRQHandler+0x648>)
 8007af2:	458c      	cmp	ip, r1
 8007af4:	f67f ae5e 	bls.w	80077b4 <HAL_PCD_IRQHandler+0x260>
 8007af8:	041f      	lsls	r7, r3, #16
 8007afa:	f57f ae5b 	bpl.w	80077b4 <HAL_PCD_IRQHandler+0x260>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007afe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b02:	6093      	str	r3, [r2, #8]
 8007b04:	e656      	b.n	80077b4 <HAL_PCD_IRQHandler+0x260>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007b06:	463c      	mov	r4, r7
 8007b08:	46c8      	mov	r8, r9
 8007b0a:	9f06      	ldr	r7, [sp, #24]
 8007b0c:	46d1      	mov	r9, sl
 8007b0e:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 8007b12:	6d35      	ldr	r5, [r6, #80]	; 0x50
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007b14:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 8007b16:	42ab      	cmp	r3, r5
 8007b18:	f4ff ade6 	bcc.w	80076e8 <HAL_PCD_IRQHandler+0x194>
 8007b1c:	e795      	b.n	8007a4a <HAL_PCD_IRQHandler+0x4f6>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007b1e:	0419      	lsls	r1, r3, #16
 8007b20:	d4ed      	bmi.n	8007afe <HAL_PCD_IRQHandler+0x5aa>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007b22:	0699      	lsls	r1, r3, #26
 8007b24:	f57f af44 	bpl.w	80079b0 <HAL_PCD_IRQHandler+0x45c>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007b28:	2120      	movs	r1, #32
 8007b2a:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b2c:	e740      	b.n	80079b0 <HAL_PCD_IRQHandler+0x45c>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007b2e:	0699      	lsls	r1, r3, #26
 8007b30:	d508      	bpl.n	8007b44 <HAL_PCD_IRQHandler+0x5f0>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007b32:	2320      	movs	r3, #32
 8007b34:	6093      	str	r3, [r2, #8]
 8007b36:	e63d      	b.n	80077b4 <HAL_PCD_IRQHandler+0x260>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007b38:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007b3c:	6820      	ldr	r0, [r4, #0]
 8007b3e:	f004 fb2d 	bl	800c19c <USB_EP0_OutStart>
 8007b42:	e71a      	b.n	800797a <HAL_PCD_IRQHandler+0x426>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007b44:	f013 0f28 	tst.w	r3, #40	; 0x28
 8007b48:	f47f ae34 	bne.w	80077b4 <HAL_PCD_IRQHandler+0x260>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007b4c:	4913      	ldr	r1, [pc, #76]	; (8007b9c <HAL_PCD_IRQHandler+0x648>)
 8007b4e:	458c      	cmp	ip, r1
 8007b50:	d901      	bls.n	8007b56 <HAL_PCD_IRQHandler+0x602>
 8007b52:	041b      	lsls	r3, r3, #16
 8007b54:	d4d3      	bmi.n	8007afe <HAL_PCD_IRQHandler+0x5aa>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b56:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 8007b58:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b5c:	f3c2 0212 	ubfx	r2, r2, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8007b60:	1a8a      	subs	r2, r1, r2
        hpcd->OUT_ep[epnum].xfer_count =
 8007b62:	f8ca 2214 	str.w	r2, [sl, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007b66:	f8da 2208 	ldr.w	r2, [sl, #520]	; 0x208
 8007b6a:	440a      	add	r2, r1
 8007b6c:	f8ca 2208 	str.w	r2, [sl, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007b70:	f1b8 0f00 	cmp.w	r8, #0
 8007b74:	f47f af1c 	bne.w	80079b0 <HAL_PCD_IRQHandler+0x45c>
 8007b78:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8007b7c:	2a00      	cmp	r2, #0
 8007b7e:	f47f af17 	bne.w	80079b0 <HAL_PCD_IRQHandler+0x45c>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007b82:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007b86:	2101      	movs	r1, #1
 8007b88:	f004 fb08 	bl	800c19c <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007b8c:	e710      	b.n	80079b0 <HAL_PCD_IRQHandler+0x45c>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007b8e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007b92:	4641      	mov	r1, r8
 8007b94:	f004 fb02 	bl	800c19c <USB_EP0_OutStart>
 8007b98:	e70a      	b.n	80079b0 <HAL_PCD_IRQHandler+0x45c>
 8007b9a:	bf00      	nop
 8007b9c:	4f54300a 	.word	0x4f54300a
 8007ba0:	4f54310a 	.word	0x4f54310a

08007ba4 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8007ba4:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8007ba8:	2a01      	cmp	r2, #1
 8007baa:	d00e      	beq.n	8007bca <HAL_PCD_SetAddress+0x26>
 8007bac:	2201      	movs	r2, #1
{
 8007bae:	b510      	push	{r4, lr}
 8007bb0:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007bb2:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 8007bb4:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 8007bb8:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007bbc:	f004 fa74 	bl	800c0a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007bc0:	2300      	movs	r3, #0
  return HAL_OK;
 8007bc2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8007bc4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 8007bc8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007bca:	2002      	movs	r0, #2
}
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop

08007bd0 <HAL_PCD_EP_Open>:
{
 8007bd0:	b510      	push	{r4, lr}
 8007bd2:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8007bd6:	0609      	lsls	r1, r1, #24
{
 8007bd8:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007bda:	d427      	bmi.n	8007c2c <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007bdc:	f04f 0c1c 	mov.w	ip, #28
 8007be0:	fb0c 0c0e 	mla	ip, ip, lr, r0
 8007be4:	f50c 71fe 	add.w	r1, ip, #508	; 0x1fc
    ep->is_in = 0U;
 8007be8:	ebce 0cce 	rsb	ip, lr, lr, lsl #3
 8007bec:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	f88c 01fd 	strb.w	r0, [ip, #509]	; 0x1fd
  ep->maxpacket = ep_mps;
 8007bf6:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 8007bf8:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bfa:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 8007bfe:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8007c00:	b10a      	cbz	r2, 8007c06 <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 8007c02:	f8a1 e006 	strh.w	lr, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	d101      	bne.n	8007c0e <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8007c0e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d018      	beq.n	8007c48 <HAL_PCD_EP_Open+0x78>
 8007c16:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007c18:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007c1a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007c1e:	f003 ff2f 	bl	800ba80 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007c22:	2300      	movs	r3, #0
  return ret;
 8007c24:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8007c26:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 8007c2a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c2c:	201c      	movs	r0, #28
    ep->is_in = 1U;
 8007c2e:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c32:	fb00 400e 	mla	r0, r0, lr, r4
 8007c36:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 8007c3a:	ebce 00ce 	rsb	r0, lr, lr, lsl #3
 8007c3e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8007c42:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 8007c46:	e7d6      	b.n	8007bf6 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8007c48:	2002      	movs	r0, #2
}
 8007c4a:	bd10      	pop	{r4, pc}

08007c4c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007c4c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007c50:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c54:	f04f 011c 	mov.w	r1, #28
{
 8007c58:	b510      	push	{r4, lr}
 8007c5a:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007c5c:	d11a      	bne.n	8007c94 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c5e:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007c62:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8007c66:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c68:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007c6c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007c70:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007c74:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007c76:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d019      	beq.n	8007cb2 <HAL_PCD_EP_Close+0x66>
 8007c7e:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007c80:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007c82:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007c86:	f003 ff43 	bl	800bb10 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007c8a:	2300      	movs	r3, #0
  return HAL_OK;
 8007c8c:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8007c8e:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 8007c92:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c94:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8007c98:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8007c9c:	2001      	movs	r0, #1
 8007c9e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ca2:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007ca4:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007ca8:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007caa:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d1e5      	bne.n	8007c7e <HAL_PCD_EP_Close+0x32>
 8007cb2:	2002      	movs	r0, #2
}
 8007cb4:	bd10      	pop	{r4, pc}
 8007cb6:	bf00      	nop

08007cb8 <HAL_PCD_EP_Receive>:
{
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007cbe:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007cc0:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007cc4:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 8007cc8:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ccc:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 8007cd0:	f8cc 3210 	str.w	r3, [ip, #528]	; 0x210
  ep->xfer_count = 0U;
 8007cd4:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 8007cd6:	f8cc 2208 	str.w	r2, [ip, #520]	; 0x208
  ep->num = ep_addr & EP_ADDR_MSK;
 8007cda:	f88c 41fc 	strb.w	r4, [ip, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8007cde:	f8cc 3214 	str.w	r3, [ip, #532]	; 0x214
  ep->is_in = 0U;
 8007ce2:	f88c 31fd 	strb.w	r3, [ip, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 8007ce6:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007ce8:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007cea:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8007cec:	bf08      	it	eq
 8007cee:	f8cc 220c 	streq.w	r2, [ip, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007cf2:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007cf4:	b91c      	cbnz	r4, 8007cfe <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007cf6:	f004 f881 	bl	800bdfc <USB_EP0StartXfer>
}
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007cfe:	f003 ff65 	bl	800bbcc <USB_EPStartXfer>
}
 8007d02:	2000      	movs	r0, #0
 8007d04:	bd10      	pop	{r4, pc}
 8007d06:	bf00      	nop

08007d08 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007d08:	f001 010f 	and.w	r1, r1, #15
 8007d0c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8007d10:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007d14:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop

08007d1c <HAL_PCD_EP_Transmit>:
{
 8007d1c:	b510      	push	{r4, lr}
 8007d1e:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d22:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007d24:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d28:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 8007d2c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d30:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 8007d32:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->xfer_count = 0U;
 8007d36:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 8007d38:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 8007d3c:	f8cc 3054 	str.w	r3, [ip, #84]	; 0x54
  ep->is_in = 1U;
 8007d40:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d42:	f88c 403c 	strb.w	r4, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 8007d46:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8007d4a:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007d4c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8007d4e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8007d50:	bf08      	it	eq
 8007d52:	f8cc 204c 	streq.w	r2, [ip, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007d56:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007d58:	b91c      	cbnz	r4, 8007d62 <HAL_PCD_EP_Transmit+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007d5a:	f004 f84f 	bl	800bdfc <USB_EP0StartXfer>
}
 8007d5e:	2000      	movs	r0, #0
 8007d60:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007d62:	f003 ff33 	bl	800bbcc <USB_EPStartXfer>
}
 8007d66:	2000      	movs	r0, #0
 8007d68:	bd10      	pop	{r4, pc}
 8007d6a:	bf00      	nop

08007d6c <HAL_PCD_EP_SetStall>:
{
 8007d6c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007d6e:	6843      	ldr	r3, [r0, #4]
 8007d70:	f001 050f 	and.w	r5, r1, #15
 8007d74:	429d      	cmp	r5, r3
 8007d76:	d834      	bhi.n	8007de2 <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 8007d78:	060b      	lsls	r3, r1, #24
 8007d7a:	4604      	mov	r4, r0
 8007d7c:	d41d      	bmi.n	8007dba <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 8007d7e:	221c      	movs	r2, #28
    ep->is_in = 0U;
 8007d80:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 8007d84:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 8007d88:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007d8c:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8007d8e:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007d92:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8007d96:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d98:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007d9a:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007d9c:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d01c      	beq.n	8007dde <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007da4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007da6:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007daa:	f004 f91d 	bl	800bfe8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007dae:	b1d5      	cbz	r5, 8007de6 <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 8007db0:	2300      	movs	r3, #0
  return HAL_OK;
 8007db2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 8007db4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 8007db8:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dba:	211c      	movs	r1, #28
    ep->is_in = 1U;
 8007dbc:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8007dc0:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dc2:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8007dc6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dca:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 8007dd0:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007dd2:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007dd4:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007dd6:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d1e2      	bne.n	8007da4 <HAL_PCD_EP_SetStall+0x38>
 8007dde:	2002      	movs	r0, #2
}
 8007de0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007de2:	2001      	movs	r0, #1
}
 8007de4:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007de6:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007dea:	7c21      	ldrb	r1, [r4, #16]
 8007dec:	6820      	ldr	r0, [r4, #0]
 8007dee:	f004 f9d5 	bl	800c19c <USB_EP0_OutStart>
 8007df2:	e7dd      	b.n	8007db0 <HAL_PCD_EP_SetStall+0x44>

08007df4 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007df4:	6842      	ldr	r2, [r0, #4]
{
 8007df6:	b538      	push	{r3, r4, r5, lr}
 8007df8:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d832      	bhi.n	8007e66 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8007e00:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007e04:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e06:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 8007e0a:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 8007e0e:	d119      	bne.n	8007e44 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e10:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007e14:	2000      	movs	r0, #0
 8007e16:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007e1a:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e1c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007e20:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e24:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007e26:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007e28:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d018      	beq.n	8007e62 <HAL_PCD_EP_ClrStall+0x6e>
 8007e30:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007e32:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007e34:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007e38:	f004 f90a 	bl	800c050 <USB_EPClearStall>
  return HAL_OK;
 8007e3c:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 8007e3e:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 8007e42:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e44:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8007e48:	2001      	movs	r0, #1
 8007e4a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007e4e:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e50:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007e52:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e56:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007e58:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007e5a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d1e6      	bne.n	8007e30 <HAL_PCD_EP_ClrStall+0x3c>
 8007e62:	2002      	movs	r0, #2
}
 8007e64:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007e66:	2001      	movs	r0, #1
}
 8007e68:	bd38      	pop	{r3, r4, r5, pc}
 8007e6a:	bf00      	nop

08007e6c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007e6c:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007e6e:	6804      	ldr	r4, [r0, #0]
 8007e70:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8007e72:	b931      	cbnz	r1, 8007e82 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007e74:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8007e78:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8007e7a:	2000      	movs	r0, #0
 8007e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e80:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007e82:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 8007e84:	f1b1 0c01 	subs.w	ip, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007e88:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007e8c:	d00b      	beq.n	8007ea6 <HAL_PCDEx_SetTxFiFo+0x3a>
 8007e8e:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007e90:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 8007e94:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007e96:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8007e9a:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007e9c:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8007e9e:	4563      	cmp	r3, ip
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007ea0:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007ea4:	d3f4      	bcc.n	8007e90 <HAL_PCDEx_SetTxFiFo+0x24>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007ea6:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 8007eaa:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8007eae:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
}
 8007eb2:	f85d 4b04 	ldr.w	r4, [sp], #4
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007eb6:	f8cc 0004 	str.w	r0, [ip, #4]
}
 8007eba:	2000      	movs	r0, #0
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop

08007ec0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007ec0:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 8007ec2:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6259      	str	r1, [r3, #36]	; 0x24
}
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop

08007ecc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007ecc:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 8007ece:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007ed2:	4909      	ldr	r1, [pc, #36]	; (8007ef8 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ed4:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 8007ed6:	4660      	mov	r0, ip
{
 8007ed8:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 8007eda:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 8007edc:	f883 c3f4 	strb.w	ip, [r3, #1012]	; 0x3f4
  hpcd->lpm_active = 1U;
 8007ee0:	f8c3 43fc 	str.w	r4, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007ee4:	6993      	ldr	r3, [r2, #24]
}
 8007ee6:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007eea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007eee:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007ef0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8007ef2:	4319      	orrs	r1, r3
 8007ef4:	6551      	str	r1, [r2, #84]	; 0x54
}
 8007ef6:	4770      	bx	lr
 8007ef8:	10000003 	.word	0x10000003

08007efc <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop

08007f00 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007f00:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007f02:	4c10      	ldr	r4, [pc, #64]	; (8007f44 <HAL_PWREx_ConfigSupply+0x44>)
 8007f04:	68e3      	ldr	r3, [r4, #12]
 8007f06:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007f0a:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007f0c:	d105      	bne.n	8007f1a <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007f0e:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007f12:	1a18      	subs	r0, r3, r0
 8007f14:	bf18      	it	ne
 8007f16:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8007f18:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007f1a:	f023 0307 	bic.w	r3, r3, #7
 8007f1e:	4318      	orrs	r0, r3
 8007f20:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 8007f22:	f7fc fa4b 	bl	80043bc <HAL_GetTick>
 8007f26:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f28:	e005      	b.n	8007f36 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007f2a:	f7fc fa47 	bl	80043bc <HAL_GetTick>
 8007f2e:	1b40      	subs	r0, r0, r5
 8007f30:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007f34:	d804      	bhi.n	8007f40 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f36:	6863      	ldr	r3, [r4, #4]
 8007f38:	049b      	lsls	r3, r3, #18
 8007f3a:	d5f6      	bpl.n	8007f2a <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 8007f3c:	2000      	movs	r0, #0
}
 8007f3e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8007f40:	2001      	movs	r0, #1
}
 8007f42:	bd38      	pop	{r3, r4, r5, pc}
 8007f44:	58024800 	.word	0x58024800

08007f48 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007f48:	4a02      	ldr	r2, [pc, #8]	; (8007f54 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 8007f4a:	68d3      	ldr	r3, [r2, #12]
 8007f4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007f50:	60d3      	str	r3, [r2, #12]
}
 8007f52:	4770      	bx	lr
 8007f54:	58024800 	.word	0x58024800

08007f58 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f58:	4b3b      	ldr	r3, [pc, #236]	; (8008048 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8007f5a:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007f5e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007f60:	6add      	ldr	r5, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8007f62:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f66:	6b59      	ldr	r1, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007f68:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8007f6c:	d038      	beq.n	8007fe0 <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f6e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007f72:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f76:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f7a:	fb05 f101 	mul.w	r1, r5, r1
 8007f7e:	2a01      	cmp	r2, #1
 8007f80:	ee07 1a90 	vmov	s15, r1
 8007f84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8007f88:	d002      	beq.n	8007f90 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8007f8a:	2a02      	cmp	r2, #2
 8007f8c:	d04e      	beq.n	800802c <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8007f8e:	b34a      	cbz	r2, 8007fe4 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f90:	ee07 0a90 	vmov	s15, r0
 8007f94:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800804c <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 8007f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f9e:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007fa2:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8008050 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007faa:	ee06 3a90 	vmov	s13, r3
 8007fae:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007fb2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007fb6:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007fba:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007fbe:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007fc2:	4b21      	ldr	r3, [pc, #132]	; (8008048 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 8007fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fc6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007fca:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007fcc:	ee07 3a90 	vmov	s15, r3
 8007fd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007fd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fdc:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8007fe0:	bc30      	pop	{r4, r5}
 8007fe2:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	0692      	lsls	r2, r2, #26
 8007fe8:	d527      	bpl.n	800803a <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fea:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fec:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ff0:	4a18      	ldr	r2, [pc, #96]	; (8008054 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ff2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8007ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ff8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ffc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008000:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8008050 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8008004:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008008:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800800a:	ee06 3a90 	vmov	s13, r3
 800800e:	ee05 2a90 	vmov	s11, r2
 8008012:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008016:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800801a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800801e:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008022:	eee7 6a05 	vfma.f32	s13, s14, s10
 8008026:	ee66 6a26 	vmul.f32	s13, s12, s13
 800802a:	e7ca      	b.n	8007fc2 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800802c:	ee07 0a90 	vmov	s15, r0
 8008030:	eddf 6a09 	vldr	s13, [pc, #36]	; 8008058 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8008034:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008038:	e7b0      	b.n	8007f9c <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800803a:	ee07 0a90 	vmov	s15, r0
 800803e:	eddf 6a07 	vldr	s13, [pc, #28]	; 800805c <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8008042:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008046:	e7a9      	b.n	8007f9c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8008048:	58024400 	.word	0x58024400
 800804c:	4a742400 	.word	0x4a742400
 8008050:	39000000 	.word	0x39000000
 8008054:	03d09000 	.word	0x03d09000
 8008058:	4bbebc20 	.word	0x4bbebc20
 800805c:	4c742400 	.word	0x4c742400

08008060 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8008060:	2800      	cmp	r0, #0
 8008062:	f000 81e8 	beq.w	8008436 <HAL_RCC_OscConfig+0x3d6>
{
 8008066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008068:	6803      	ldr	r3, [r0, #0]
 800806a:	4604      	mov	r4, r0
 800806c:	07d9      	lsls	r1, r3, #31
 800806e:	d52e      	bpl.n	80080ce <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008070:	49a4      	ldr	r1, [pc, #656]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 8008072:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008074:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008076:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800807a:	2a10      	cmp	r2, #16
 800807c:	f000 8107 	beq.w	800828e <HAL_RCC_OscConfig+0x22e>
 8008080:	2a18      	cmp	r2, #24
 8008082:	f000 80ff 	beq.w	8008284 <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008086:	6863      	ldr	r3, [r4, #4]
 8008088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800808c:	f000 812a 	beq.w	80082e4 <HAL_RCC_OscConfig+0x284>
 8008090:	2b00      	cmp	r3, #0
 8008092:	f000 8168 	beq.w	8008366 <HAL_RCC_OscConfig+0x306>
 8008096:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800809a:	4b9a      	ldr	r3, [pc, #616]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	f000 8269 	beq.w	8008574 <HAL_RCC_OscConfig+0x514>
 80080a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80080ae:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80080b0:	f7fc f984 	bl	80043bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80080b4:	4e93      	ldr	r6, [pc, #588]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 80080b6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80080b8:	e005      	b.n	80080c6 <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080ba:	f7fc f97f 	bl	80043bc <HAL_GetTick>
 80080be:	1b40      	subs	r0, r0, r5
 80080c0:	2864      	cmp	r0, #100	; 0x64
 80080c2:	f200 814e 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80080c6:	6833      	ldr	r3, [r6, #0]
 80080c8:	039b      	lsls	r3, r3, #14
 80080ca:	d5f6      	bpl.n	80080ba <HAL_RCC_OscConfig+0x5a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080cc:	6823      	ldr	r3, [r4, #0]
 80080ce:	079d      	lsls	r5, r3, #30
 80080d0:	f100 808a 	bmi.w	80081e8 <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80080d4:	06d9      	lsls	r1, r3, #27
 80080d6:	d533      	bpl.n	8008140 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080d8:	4a8a      	ldr	r2, [pc, #552]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80080da:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80080dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80080de:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80080e2:	2b08      	cmp	r3, #8
 80080e4:	f000 80e3 	beq.w	80082ae <HAL_RCC_OscConfig+0x24e>
 80080e8:	2b18      	cmp	r3, #24
 80080ea:	f000 80db 	beq.w	80082a4 <HAL_RCC_OscConfig+0x244>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80080ee:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 80080f0:	4d84      	ldr	r5, [pc, #528]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f000 816f 	beq.w	80083d6 <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 80080f8:	682b      	ldr	r3, [r5, #0]
 80080fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008100:	f7fc f95c 	bl	80043bc <HAL_GetTick>
 8008104:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008106:	e005      	b.n	8008114 <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008108:	f7fc f958 	bl	80043bc <HAL_GetTick>
 800810c:	1b80      	subs	r0, r0, r6
 800810e:	2802      	cmp	r0, #2
 8008110:	f200 8127 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008114:	682b      	ldr	r3, [r5, #0]
 8008116:	05db      	lsls	r3, r3, #23
 8008118:	d5f6      	bpl.n	8008108 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800811a:	f7fc f967 	bl	80043ec <HAL_GetREVID>
 800811e:	f241 0303 	movw	r3, #4099	; 0x1003
 8008122:	4298      	cmp	r0, r3
 8008124:	f200 8247 	bhi.w	80085b6 <HAL_RCC_OscConfig+0x556>
 8008128:	6a22      	ldr	r2, [r4, #32]
 800812a:	686b      	ldr	r3, [r5, #4]
 800812c:	2a20      	cmp	r2, #32
 800812e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008132:	bf0c      	ite	eq
 8008134:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8008138:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800813c:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800813e:	6823      	ldr	r3, [r4, #0]
 8008140:	071d      	lsls	r5, r3, #28
 8008142:	d516      	bpl.n	8008172 <HAL_RCC_OscConfig+0x112>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008144:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8008146:	4d6f      	ldr	r5, [pc, #444]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008148:	2b00      	cmp	r3, #0
 800814a:	f000 8122 	beq.w	8008392 <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800814e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8008150:	f043 0301 	orr.w	r3, r3, #1
 8008154:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8008156:	f7fc f931 	bl	80043bc <HAL_GetTick>
 800815a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800815c:	e005      	b.n	800816a <HAL_RCC_OscConfig+0x10a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800815e:	f7fc f92d 	bl	80043bc <HAL_GetTick>
 8008162:	1b80      	subs	r0, r0, r6
 8008164:	2802      	cmp	r0, #2
 8008166:	f200 80fc 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800816a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800816c:	0798      	lsls	r0, r3, #30
 800816e:	d5f6      	bpl.n	800815e <HAL_RCC_OscConfig+0xfe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	069a      	lsls	r2, r3, #26
 8008174:	d516      	bpl.n	80081a4 <HAL_RCC_OscConfig+0x144>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8008176:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8008178:	4d62      	ldr	r5, [pc, #392]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800817a:	2b00      	cmp	r3, #0
 800817c:	f000 811a 	beq.w	80083b4 <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 8008180:	682b      	ldr	r3, [r5, #0]
 8008182:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008186:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8008188:	f7fc f918 	bl	80043bc <HAL_GetTick>
 800818c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800818e:	e005      	b.n	800819c <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008190:	f7fc f914 	bl	80043bc <HAL_GetTick>
 8008194:	1b80      	subs	r0, r0, r6
 8008196:	2802      	cmp	r0, #2
 8008198:	f200 80e3 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800819c:	682b      	ldr	r3, [r5, #0]
 800819e:	049f      	lsls	r7, r3, #18
 80081a0:	d5f6      	bpl.n	8008190 <HAL_RCC_OscConfig+0x130>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	0759      	lsls	r1, r3, #29
 80081a6:	f100 80a3 	bmi.w	80082f0 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80081aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80081ac:	b1d0      	cbz	r0, 80081e4 <HAL_RCC_OscConfig+0x184>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80081ae:	4d55      	ldr	r5, [pc, #340]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80081b0:	692b      	ldr	r3, [r5, #16]
 80081b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80081b6:	2b18      	cmp	r3, #24
 80081b8:	f000 81ae 	beq.w	8008518 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 80081bc:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081be:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80081c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081c4:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081c6:	f000 8142 	beq.w	800844e <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 80081ca:	f7fc f8f7 	bl	80043bc <HAL_GetTick>
 80081ce:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80081d0:	e005      	b.n	80081de <HAL_RCC_OscConfig+0x17e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081d2:	f7fc f8f3 	bl	80043bc <HAL_GetTick>
 80081d6:	1b00      	subs	r0, r0, r4
 80081d8:	2802      	cmp	r0, #2
 80081da:	f200 80c2 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80081de:	682b      	ldr	r3, [r5, #0]
 80081e0:	019b      	lsls	r3, r3, #6
 80081e2:	d4f6      	bmi.n	80081d2 <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 80081e4:	2000      	movs	r0, #0
}
 80081e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80081e8:	4a46      	ldr	r2, [pc, #280]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80081ea:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80081ec:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80081ee:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80081f2:	d12d      	bne.n	8008250 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80081f4:	4b43      	ldr	r3, [pc, #268]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80081f6:	68e2      	ldr	r2, [r4, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	0759      	lsls	r1, r3, #29
 80081fc:	d501      	bpl.n	8008202 <HAL_RCC_OscConfig+0x1a2>
 80081fe:	2a00      	cmp	r2, #0
 8008200:	d04e      	beq.n	80082a0 <HAL_RCC_OscConfig+0x240>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008202:	4d40      	ldr	r5, [pc, #256]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 8008204:	682b      	ldr	r3, [r5, #0]
 8008206:	f023 0319 	bic.w	r3, r3, #25
 800820a:	4313      	orrs	r3, r2
 800820c:	602b      	str	r3, [r5, #0]
          tickstart = HAL_GetTick();
 800820e:	f7fc f8d5 	bl	80043bc <HAL_GetTick>
 8008212:	4606      	mov	r6, r0
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008214:	e005      	b.n	8008222 <HAL_RCC_OscConfig+0x1c2>
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008216:	f7fc f8d1 	bl	80043bc <HAL_GetTick>
 800821a:	1b80      	subs	r0, r0, r6
 800821c:	2802      	cmp	r0, #2
 800821e:	f200 80a0 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	075b      	lsls	r3, r3, #29
 8008226:	d5f6      	bpl.n	8008216 <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008228:	f7fc f8e0 	bl	80043ec <HAL_GetREVID>
 800822c:	f241 0303 	movw	r3, #4099	; 0x1003
 8008230:	4298      	cmp	r0, r3
 8008232:	f200 80f7 	bhi.w	8008424 <HAL_RCC_OscConfig+0x3c4>
 8008236:	6922      	ldr	r2, [r4, #16]
 8008238:	686b      	ldr	r3, [r5, #4]
 800823a:	2a40      	cmp	r2, #64	; 0x40
 800823c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008240:	bf0c      	ite	eq
 8008242:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8008246:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800824a:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800824c:	6823      	ldr	r3, [r4, #0]
 800824e:	e741      	b.n	80080d4 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008250:	2b18      	cmp	r3, #24
 8008252:	f000 80e3 	beq.w	800841c <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008256:	4d2b      	ldr	r5, [pc, #172]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008258:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800825a:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800825c:	2a00      	cmp	r2, #0
 800825e:	f000 80cc 	beq.w	80083fa <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008262:	f023 0319 	bic.w	r3, r3, #25
 8008266:	4313      	orrs	r3, r2
 8008268:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800826a:	f7fc f8a7 	bl	80043bc <HAL_GetTick>
 800826e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008270:	e004      	b.n	800827c <HAL_RCC_OscConfig+0x21c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008272:	f7fc f8a3 	bl	80043bc <HAL_GetTick>
 8008276:	1b80      	subs	r0, r0, r6
 8008278:	2802      	cmp	r0, #2
 800827a:	d872      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	075f      	lsls	r7, r3, #29
 8008280:	d5f7      	bpl.n	8008272 <HAL_RCC_OscConfig+0x212>
 8008282:	e7d1      	b.n	8008228 <HAL_RCC_OscConfig+0x1c8>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008284:	f001 0103 	and.w	r1, r1, #3
 8008288:	2902      	cmp	r1, #2
 800828a:	f47f aefc 	bne.w	8008086 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800828e:	4a1d      	ldr	r2, [pc, #116]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 8008290:	6812      	ldr	r2, [r2, #0]
 8008292:	0392      	lsls	r2, r2, #14
 8008294:	f57f af1b 	bpl.w	80080ce <HAL_RCC_OscConfig+0x6e>
 8008298:	6862      	ldr	r2, [r4, #4]
 800829a:	2a00      	cmp	r2, #0
 800829c:	f47f af17 	bne.w	80080ce <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 80082a0:	2001      	movs	r0, #1
}
 80082a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80082a4:	f002 0203 	and.w	r2, r2, #3
 80082a8:	2a01      	cmp	r2, #1
 80082aa:	f47f af20 	bne.w	80080ee <HAL_RCC_OscConfig+0x8e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80082ae:	4b15      	ldr	r3, [pc, #84]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	05da      	lsls	r2, r3, #23
 80082b4:	d502      	bpl.n	80082bc <HAL_RCC_OscConfig+0x25c>
 80082b6:	69e3      	ldr	r3, [r4, #28]
 80082b8:	2b80      	cmp	r3, #128	; 0x80
 80082ba:	d1f1      	bne.n	80082a0 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80082bc:	f7fc f896 	bl	80043ec <HAL_GetREVID>
 80082c0:	f241 0303 	movw	r3, #4099	; 0x1003
 80082c4:	4298      	cmp	r0, r3
 80082c6:	f200 80b8 	bhi.w	800843a <HAL_RCC_OscConfig+0x3da>
 80082ca:	6a22      	ldr	r2, [r4, #32]
 80082cc:	2a20      	cmp	r2, #32
 80082ce:	f000 8187 	beq.w	80085e0 <HAL_RCC_OscConfig+0x580>
 80082d2:	490c      	ldr	r1, [pc, #48]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80082d4:	684b      	ldr	r3, [r1, #4]
 80082d6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80082da:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80082de:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082e0:	6823      	ldr	r3, [r4, #0]
 80082e2:	e72d      	b.n	8008140 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082e4:	4a07      	ldr	r2, [pc, #28]	; (8008304 <HAL_RCC_OscConfig+0x2a4>)
 80082e6:	6813      	ldr	r3, [r2, #0]
 80082e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082ec:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80082ee:	e6df      	b.n	80080b0 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80082f0:	4d05      	ldr	r5, [pc, #20]	; (8008308 <HAL_RCC_OscConfig+0x2a8>)
 80082f2:	682b      	ldr	r3, [r5, #0]
 80082f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082f8:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80082fa:	f7fc f85f 	bl	80043bc <HAL_GetTick>
 80082fe:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008300:	e009      	b.n	8008316 <HAL_RCC_OscConfig+0x2b6>
 8008302:	bf00      	nop
 8008304:	58024400 	.word	0x58024400
 8008308:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800830c:	f7fc f856 	bl	80043bc <HAL_GetTick>
 8008310:	1b80      	subs	r0, r0, r6
 8008312:	2864      	cmp	r0, #100	; 0x64
 8008314:	d825      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008316:	682b      	ldr	r3, [r5, #0]
 8008318:	05da      	lsls	r2, r3, #23
 800831a:	d5f7      	bpl.n	800830c <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800831c:	68a3      	ldr	r3, [r4, #8]
 800831e:	2b01      	cmp	r3, #1
 8008320:	f000 8158 	beq.w	80085d4 <HAL_RCC_OscConfig+0x574>
 8008324:	2b00      	cmp	r3, #0
 8008326:	f000 812d 	beq.w	8008584 <HAL_RCC_OscConfig+0x524>
 800832a:	2b05      	cmp	r3, #5
 800832c:	4ba6      	ldr	r3, [pc, #664]	; (80085c8 <HAL_RCC_OscConfig+0x568>)
 800832e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008330:	f000 815f 	beq.w	80085f2 <HAL_RCC_OscConfig+0x592>
 8008334:	f022 0201 	bic.w	r2, r2, #1
 8008338:	671a      	str	r2, [r3, #112]	; 0x70
 800833a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800833c:	f022 0204 	bic.w	r2, r2, #4
 8008340:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8008342:	f7fc f83b 	bl	80043bc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008346:	4ea0      	ldr	r6, [pc, #640]	; (80085c8 <HAL_RCC_OscConfig+0x568>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008348:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800834c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800834e:	e004      	b.n	800835a <HAL_RCC_OscConfig+0x2fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008350:	f7fc f834 	bl	80043bc <HAL_GetTick>
 8008354:	1b40      	subs	r0, r0, r5
 8008356:	42b8      	cmp	r0, r7
 8008358:	d803      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800835a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800835c:	079b      	lsls	r3, r3, #30
 800835e:	d5f7      	bpl.n	8008350 <HAL_RCC_OscConfig+0x2f0>
 8008360:	e723      	b.n	80081aa <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 8008362:	2003      	movs	r0, #3
}
 8008364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008366:	4d98      	ldr	r5, [pc, #608]	; (80085c8 <HAL_RCC_OscConfig+0x568>)
 8008368:	682b      	ldr	r3, [r5, #0]
 800836a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800836e:	602b      	str	r3, [r5, #0]
 8008370:	682b      	ldr	r3, [r5, #0]
 8008372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008376:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008378:	f7fc f820 	bl	80043bc <HAL_GetTick>
 800837c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800837e:	e004      	b.n	800838a <HAL_RCC_OscConfig+0x32a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008380:	f7fc f81c 	bl	80043bc <HAL_GetTick>
 8008384:	1b80      	subs	r0, r0, r6
 8008386:	2864      	cmp	r0, #100	; 0x64
 8008388:	d8eb      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800838a:	682b      	ldr	r3, [r5, #0]
 800838c:	039f      	lsls	r7, r3, #14
 800838e:	d4f7      	bmi.n	8008380 <HAL_RCC_OscConfig+0x320>
 8008390:	e69c      	b.n	80080cc <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8008392:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8008394:	f023 0301 	bic.w	r3, r3, #1
 8008398:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800839a:	f7fc f80f 	bl	80043bc <HAL_GetTick>
 800839e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083a0:	e004      	b.n	80083ac <HAL_RCC_OscConfig+0x34c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083a2:	f7fc f80b 	bl	80043bc <HAL_GetTick>
 80083a6:	1b80      	subs	r0, r0, r6
 80083a8:	2802      	cmp	r0, #2
 80083aa:	d8da      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083ac:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80083ae:	0799      	lsls	r1, r3, #30
 80083b0:	d4f7      	bmi.n	80083a2 <HAL_RCC_OscConfig+0x342>
 80083b2:	e6dd      	b.n	8008170 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 80083b4:	682b      	ldr	r3, [r5, #0]
 80083b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083ba:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80083bc:	f7fb fffe 	bl	80043bc <HAL_GetTick>
 80083c0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80083c2:	e004      	b.n	80083ce <HAL_RCC_OscConfig+0x36e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80083c4:	f7fb fffa 	bl	80043bc <HAL_GetTick>
 80083c8:	1b80      	subs	r0, r0, r6
 80083ca:	2802      	cmp	r0, #2
 80083cc:	d8c9      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80083ce:	682b      	ldr	r3, [r5, #0]
 80083d0:	0498      	lsls	r0, r3, #18
 80083d2:	d4f7      	bmi.n	80083c4 <HAL_RCC_OscConfig+0x364>
 80083d4:	e6e5      	b.n	80081a2 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 80083d6:	682b      	ldr	r3, [r5, #0]
 80083d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80083de:	f7fb ffed 	bl	80043bc <HAL_GetTick>
 80083e2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80083e4:	e004      	b.n	80083f0 <HAL_RCC_OscConfig+0x390>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80083e6:	f7fb ffe9 	bl	80043bc <HAL_GetTick>
 80083ea:	1b80      	subs	r0, r0, r6
 80083ec:	2802      	cmp	r0, #2
 80083ee:	d8b8      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80083f0:	682b      	ldr	r3, [r5, #0]
 80083f2:	05df      	lsls	r7, r3, #23
 80083f4:	d4f7      	bmi.n	80083e6 <HAL_RCC_OscConfig+0x386>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	e6a2      	b.n	8008140 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 80083fa:	f023 0301 	bic.w	r3, r3, #1
 80083fe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008400:	f7fb ffdc 	bl	80043bc <HAL_GetTick>
 8008404:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008406:	e004      	b.n	8008412 <HAL_RCC_OscConfig+0x3b2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008408:	f7fb ffd8 	bl	80043bc <HAL_GetTick>
 800840c:	1b80      	subs	r0, r0, r6
 800840e:	2802      	cmp	r0, #2
 8008410:	d8a7      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008412:	682b      	ldr	r3, [r5, #0]
 8008414:	0758      	lsls	r0, r3, #29
 8008416:	d4f7      	bmi.n	8008408 <HAL_RCC_OscConfig+0x3a8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008418:	6823      	ldr	r3, [r4, #0]
 800841a:	e65b      	b.n	80080d4 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800841c:	0790      	lsls	r0, r2, #30
 800841e:	f47f af1a 	bne.w	8008256 <HAL_RCC_OscConfig+0x1f6>
 8008422:	e6e7      	b.n	80081f4 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008424:	686b      	ldr	r3, [r5, #4]
 8008426:	6922      	ldr	r2, [r4, #16]
 8008428:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800842c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8008430:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008432:	6823      	ldr	r3, [r4, #0]
 8008434:	e64e      	b.n	80080d4 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 8008436:	2001      	movs	r0, #1
}
 8008438:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800843a:	4a63      	ldr	r2, [pc, #396]	; (80085c8 <HAL_RCC_OscConfig+0x568>)
 800843c:	6a21      	ldr	r1, [r4, #32]
 800843e:	68d3      	ldr	r3, [r2, #12]
 8008440:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8008444:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8008448:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800844a:	6823      	ldr	r3, [r4, #0]
 800844c:	e678      	b.n	8008140 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800844e:	f7fb ffb5 	bl	80043bc <HAL_GetTick>
 8008452:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008454:	e004      	b.n	8008460 <HAL_RCC_OscConfig+0x400>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008456:	f7fb ffb1 	bl	80043bc <HAL_GetTick>
 800845a:	1b80      	subs	r0, r0, r6
 800845c:	2802      	cmp	r0, #2
 800845e:	d880      	bhi.n	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008460:	682b      	ldr	r3, [r5, #0]
 8008462:	0199      	lsls	r1, r3, #6
 8008464:	d4f7      	bmi.n	8008456 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008466:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8008468:	4b58      	ldr	r3, [pc, #352]	; (80085cc <HAL_RCC_OscConfig+0x56c>)
 800846a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800846c:	400b      	ands	r3, r1
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800846e:	4958      	ldr	r1, [pc, #352]	; (80085d0 <HAL_RCC_OscConfig+0x570>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008470:	4e55      	ldr	r6, [pc, #340]	; (80085c8 <HAL_RCC_OscConfig+0x568>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008472:	4313      	orrs	r3, r2
 8008474:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008476:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800847a:	62ab      	str	r3, [r5, #40]	; 0x28
 800847c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8008480:	3b01      	subs	r3, #1
 8008482:	3a01      	subs	r2, #1
 8008484:	025b      	lsls	r3, r3, #9
 8008486:	0412      	lsls	r2, r2, #16
 8008488:	b29b      	uxth	r3, r3
 800848a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800848e:	4313      	orrs	r3, r2
 8008490:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008492:	3a01      	subs	r2, #1
 8008494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008498:	4313      	orrs	r3, r2
 800849a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800849c:	3a01      	subs	r2, #1
 800849e:	0612      	lsls	r2, r2, #24
 80084a0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80084a4:	4313      	orrs	r3, r2
 80084a6:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 80084a8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084aa:	f023 0301 	bic.w	r3, r3, #1
 80084ae:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80084b0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80084b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80084b4:	4011      	ands	r1, r2
 80084b6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80084ba:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80084bc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084be:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80084c0:	f023 030c 	bic.w	r3, r3, #12
 80084c4:	4313      	orrs	r3, r2
 80084c6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80084c8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084ca:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80084cc:	f023 0302 	bic.w	r3, r3, #2
 80084d0:	4313      	orrs	r3, r2
 80084d2:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80084d4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084da:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084dc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084e2:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80084e4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084ea:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 80084ec:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80084ee:	f043 0301 	orr.w	r3, r3, #1
 80084f2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 80084f4:	682b      	ldr	r3, [r5, #0]
 80084f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80084fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80084fc:	f7fb ff5e 	bl	80043bc <HAL_GetTick>
 8008500:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008502:	e005      	b.n	8008510 <HAL_RCC_OscConfig+0x4b0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008504:	f7fb ff5a 	bl	80043bc <HAL_GetTick>
 8008508:	1b00      	subs	r0, r0, r4
 800850a:	2802      	cmp	r0, #2
 800850c:	f63f af29 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008510:	6833      	ldr	r3, [r6, #0]
 8008512:	019a      	lsls	r2, r3, #6
 8008514:	d5f6      	bpl.n	8008504 <HAL_RCC_OscConfig+0x4a4>
 8008516:	e665      	b.n	80081e4 <HAL_RCC_OscConfig+0x184>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008518:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800851a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800851c:	6b2d      	ldr	r5, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800851e:	f43f ae62 	beq.w	80081e6 <HAL_RCC_OscConfig+0x186>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008522:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008526:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008528:	428b      	cmp	r3, r1
 800852a:	f47f aeb9 	bne.w	80082a0 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800852e:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008532:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008534:	429a      	cmp	r2, r3
 8008536:	f47f aeb3 	bne.w	80082a0 <HAL_RCC_OscConfig+0x240>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800853a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800853c:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8008540:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008542:	429a      	cmp	r2, r3
 8008544:	f47f aeac 	bne.w	80082a0 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008548:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800854a:	f3c5 2246 	ubfx	r2, r5, #9, #7
 800854e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008550:	429a      	cmp	r2, r3
 8008552:	f47f aea5 	bne.w	80082a0 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008556:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008558:	f3c5 4206 	ubfx	r2, r5, #16, #7
 800855c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800855e:	429a      	cmp	r2, r3
 8008560:	f47f ae9e 	bne.w	80082a0 <HAL_RCC_OscConfig+0x240>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008564:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8008566:	f3c5 6506 	ubfx	r5, r5, #24, #7
 800856a:	3801      	subs	r0, #1
  return HAL_OK;
 800856c:	1a28      	subs	r0, r5, r0
 800856e:	bf18      	it	ne
 8008570:	2001      	movne	r0, #1
}
 8008572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008574:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008578:	601a      	str	r2, [r3, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008580:	601a      	str	r2, [r3, #0]
 8008582:	e595      	b.n	80080b0 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008584:	4d10      	ldr	r5, [pc, #64]	; (80085c8 <HAL_RCC_OscConfig+0x568>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008586:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800858a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800858c:	f023 0301 	bic.w	r3, r3, #1
 8008590:	672b      	str	r3, [r5, #112]	; 0x70
 8008592:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8008594:	f023 0304 	bic.w	r3, r3, #4
 8008598:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800859a:	f7fb ff0f 	bl	80043bc <HAL_GetTick>
 800859e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80085a0:	e005      	b.n	80085ae <HAL_RCC_OscConfig+0x54e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80085a2:	f7fb ff0b 	bl	80043bc <HAL_GetTick>
 80085a6:	1b80      	subs	r0, r0, r6
 80085a8:	42b8      	cmp	r0, r7
 80085aa:	f63f aeda 	bhi.w	8008362 <HAL_RCC_OscConfig+0x302>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80085ae:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80085b0:	0798      	lsls	r0, r3, #30
 80085b2:	d4f6      	bmi.n	80085a2 <HAL_RCC_OscConfig+0x542>
 80085b4:	e5f9      	b.n	80081aa <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085b6:	68eb      	ldr	r3, [r5, #12]
 80085b8:	6a22      	ldr	r2, [r4, #32]
 80085ba:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80085be:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80085c2:	60eb      	str	r3, [r5, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085c4:	6823      	ldr	r3, [r4, #0]
 80085c6:	e5bb      	b.n	8008140 <HAL_RCC_OscConfig+0xe0>
 80085c8:	58024400 	.word	0x58024400
 80085cc:	fffffc0c 	.word	0xfffffc0c
 80085d0:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085d4:	4a0b      	ldr	r2, [pc, #44]	; (8008604 <HAL_RCC_OscConfig+0x5a4>)
 80085d6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80085d8:	f043 0301 	orr.w	r3, r3, #1
 80085dc:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80085de:	e6b0      	b.n	8008342 <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80085e0:	4a08      	ldr	r2, [pc, #32]	; (8008604 <HAL_RCC_OscConfig+0x5a4>)
 80085e2:	6853      	ldr	r3, [r2, #4]
 80085e4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80085e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085ec:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085ee:	6823      	ldr	r3, [r4, #0]
 80085f0:	e5a6      	b.n	8008140 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80085f2:	f042 0204 	orr.w	r2, r2, #4
 80085f6:	671a      	str	r2, [r3, #112]	; 0x70
 80085f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80085fa:	f042 0201 	orr.w	r2, r2, #1
 80085fe:	671a      	str	r2, [r3, #112]	; 0x70
 8008600:	e69f      	b.n	8008342 <HAL_RCC_OscConfig+0x2e2>
 8008602:	bf00      	nop
 8008604:	58024400 	.word	0x58024400

08008608 <HAL_RCC_MCOConfig>:
{
 8008608:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800860a:	4e25      	ldr	r6, [pc, #148]	; (80086a0 <HAL_RCC_MCOConfig+0x98>)
{
 800860c:	b088      	sub	sp, #32
 800860e:	460d      	mov	r5, r1
 8008610:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 8008612:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if(RCC_MCOx == RCC_MCO1)
 8008616:	b9f8      	cbnz	r0, 8008658 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 8008618:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800861c:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008620:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 8008622:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8008626:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800862a:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800862c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008630:	481c      	ldr	r0, [pc, #112]	; (80086a4 <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 8008632:	9300      	str	r3, [sp, #0]
 8008634:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8008636:	2302      	movs	r3, #2
 8008638:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800863c:	2200      	movs	r2, #0
 800863e:	2303      	movs	r3, #3
 8008640:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8008644:	f7fe fd0a 	bl	800705c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8008648:	6932      	ldr	r2, [r6, #16]
 800864a:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 800864e:	432a      	orrs	r2, r5
 8008650:	4322      	orrs	r2, r4
 8008652:	6132      	str	r2, [r6, #16]
}
 8008654:	b008      	add	sp, #32
 8008656:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 8008658:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800865c:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008660:	4811      	ldr	r0, [pc, #68]	; (80086a8 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 8008662:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8008666:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800866a:	f003 0304 	and.w	r3, r3, #4
 800866e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008670:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 8008672:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008674:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 8008676:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800867a:	2200      	movs	r2, #0
 800867c:	2303      	movs	r3, #3
 800867e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8008682:	2300      	movs	r3, #0
 8008684:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8008686:	f7fe fce9 	bl	800705c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800868a:	6933      	ldr	r3, [r6, #16]
 800868c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8008690:	ea43 0105 	orr.w	r1, r3, r5
 8008694:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8008698:	6131      	str	r1, [r6, #16]
}
 800869a:	b008      	add	sp, #32
 800869c:	bd70      	pop	{r4, r5, r6, pc}
 800869e:	bf00      	nop
 80086a0:	58024400 	.word	0x58024400
 80086a4:	58020000 	.word	0x58020000
 80086a8:	58020800 	.word	0x58020800

080086ac <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086ac:	4a47      	ldr	r2, [pc, #284]	; (80087cc <HAL_RCC_GetSysClockFreq+0x120>)
 80086ae:	6913      	ldr	r3, [r2, #16]
 80086b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80086b4:	2b10      	cmp	r3, #16
 80086b6:	d004      	beq.n	80086c2 <HAL_RCC_GetSysClockFreq+0x16>
 80086b8:	2b18      	cmp	r3, #24
 80086ba:	d00d      	beq.n	80086d8 <HAL_RCC_GetSysClockFreq+0x2c>
 80086bc:	b11b      	cbz	r3, 80086c6 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 80086be:	4844      	ldr	r0, [pc, #272]	; (80087d0 <HAL_RCC_GetSysClockFreq+0x124>)
 80086c0:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086c2:	4844      	ldr	r0, [pc, #272]	; (80087d4 <HAL_RCC_GetSysClockFreq+0x128>)
 80086c4:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086c6:	6813      	ldr	r3, [r2, #0]
 80086c8:	0699      	lsls	r1, r3, #26
 80086ca:	d54a      	bpl.n	8008762 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80086cc:	6813      	ldr	r3, [r2, #0]
 80086ce:	4842      	ldr	r0, [pc, #264]	; (80087d8 <HAL_RCC_GetSysClockFreq+0x12c>)
 80086d0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80086d4:	40d8      	lsrs	r0, r3
 80086d6:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80086d8:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 80086da:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80086dc:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80086de:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    if (pllm != 0U)
 80086e0:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80086e4:	6b51      	ldr	r1, [r2, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80086e6:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 80086ea:	d038      	beq.n	800875e <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80086ec:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80086f0:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80086f4:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80086f8:	fb05 f101 	mul.w	r1, r5, r1
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	ee07 1a90 	vmov	s15, r1
 8008702:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 8008706:	d002      	beq.n	800870e <HAL_RCC_GetSysClockFreq+0x62>
 8008708:	2b02      	cmp	r3, #2
 800870a:	d02c      	beq.n	8008766 <HAL_RCC_GetSysClockFreq+0xba>
 800870c:	b393      	cbz	r3, 8008774 <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800870e:	ee07 0a90 	vmov	s15, r0
 8008712:	eddf 6a32 	vldr	s13, [pc, #200]	; 80087dc <HAL_RCC_GetSysClockFreq+0x130>
 8008716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800871a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800871c:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8008720:	eddf 5a2f 	vldr	s11, [pc, #188]	; 80087e0 <HAL_RCC_GetSysClockFreq+0x134>
 8008724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008728:	ee06 3a90 	vmov	s13, r3
 800872c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8008730:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008734:	ee76 6a85 	vadd.f32	s13, s13, s10
 8008738:	eee7 6a25 	vfma.f32	s13, s14, s11
 800873c:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8008740:	4b22      	ldr	r3, [pc, #136]	; (80087cc <HAL_RCC_GetSysClockFreq+0x120>)
 8008742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008744:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008748:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800874a:	ee07 3a90 	vmov	s15, r3
 800874e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008752:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008756:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800875a:	ee17 0a90 	vmov	r0, s15
}
 800875e:	bc30      	pop	{r4, r5}
 8008760:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008762:	481d      	ldr	r0, [pc, #116]	; (80087d8 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8008764:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008766:	ee07 0a90 	vmov	s15, r0
 800876a:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80087e4 <HAL_RCC_GetSysClockFreq+0x138>
 800876e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008772:	e7d2      	b.n	800871a <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008774:	6813      	ldr	r3, [r2, #0]
 8008776:	069b      	lsls	r3, r3, #26
 8008778:	d520      	bpl.n	80087bc <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800877a:	6814      	ldr	r4, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800877c:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008780:	4915      	ldr	r1, [pc, #84]	; (80087d8 <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008782:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008786:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008788:	f3c4 04c1 	ubfx	r4, r4, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800878c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008790:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80087e0 <HAL_RCC_GetSysClockFreq+0x134>
 8008794:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008798:	40e1      	lsrs	r1, r4
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800879a:	ee06 3a90 	vmov	s13, r3
 800879e:	ee05 1a90 	vmov	s11, r1
 80087a2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80087a6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80087aa:	ee76 6a86 	vadd.f32	s13, s13, s12
 80087ae:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80087b2:	eee7 6a05 	vfma.f32	s13, s14, s10
 80087b6:	ee66 6a26 	vmul.f32	s13, s12, s13
 80087ba:	e7c1      	b.n	8008740 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80087bc:	ee07 0a90 	vmov	s15, r0
 80087c0:	eddf 6a09 	vldr	s13, [pc, #36]	; 80087e8 <HAL_RCC_GetSysClockFreq+0x13c>
 80087c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087c8:	e7a7      	b.n	800871a <HAL_RCC_GetSysClockFreq+0x6e>
 80087ca:	bf00      	nop
 80087cc:	58024400 	.word	0x58024400
 80087d0:	003d0900 	.word	0x003d0900
 80087d4:	017d7840 	.word	0x017d7840
 80087d8:	03d09000 	.word	0x03d09000
 80087dc:	4a742400 	.word	0x4a742400
 80087e0:	39000000 	.word	0x39000000
 80087e4:	4bbebc20 	.word	0x4bbebc20
 80087e8:	4c742400 	.word	0x4c742400

080087ec <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80087ec:	2800      	cmp	r0, #0
 80087ee:	f000 810c 	beq.w	8008a0a <HAL_RCC_ClockConfig+0x21e>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087f2:	4a8c      	ldr	r2, [pc, #560]	; (8008a24 <HAL_RCC_ClockConfig+0x238>)
 80087f4:	6813      	ldr	r3, [r2, #0]
 80087f6:	f003 030f 	and.w	r3, r3, #15
 80087fa:	428b      	cmp	r3, r1
{
 80087fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008800:	4604      	mov	r4, r0
 8008802:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008804:	d20c      	bcs.n	8008820 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008806:	6813      	ldr	r3, [r2, #0]
 8008808:	f023 030f 	bic.w	r3, r3, #15
 800880c:	430b      	orrs	r3, r1
 800880e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008810:	6813      	ldr	r3, [r2, #0]
 8008812:	f003 030f 	and.w	r3, r3, #15
 8008816:	428b      	cmp	r3, r1
 8008818:	d002      	beq.n	8008820 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800881a:	2001      	movs	r0, #1
}
 800881c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008820:	6823      	ldr	r3, [r4, #0]
 8008822:	075f      	lsls	r7, r3, #29
 8008824:	d50b      	bpl.n	800883e <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008826:	4980      	ldr	r1, [pc, #512]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 8008828:	6920      	ldr	r0, [r4, #16]
 800882a:	698a      	ldr	r2, [r1, #24]
 800882c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008830:	4290      	cmp	r0, r2
 8008832:	d904      	bls.n	800883e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008834:	698a      	ldr	r2, [r1, #24]
 8008836:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800883a:	4302      	orrs	r2, r0
 800883c:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800883e:	071e      	lsls	r6, r3, #28
 8008840:	d50b      	bpl.n	800885a <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008842:	4979      	ldr	r1, [pc, #484]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 8008844:	6960      	ldr	r0, [r4, #20]
 8008846:	69ca      	ldr	r2, [r1, #28]
 8008848:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800884c:	4290      	cmp	r0, r2
 800884e:	d904      	bls.n	800885a <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008850:	69ca      	ldr	r2, [r1, #28]
 8008852:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008856:	4302      	orrs	r2, r0
 8008858:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800885a:	06d8      	lsls	r0, r3, #27
 800885c:	d50b      	bpl.n	8008876 <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800885e:	4972      	ldr	r1, [pc, #456]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 8008860:	69a0      	ldr	r0, [r4, #24]
 8008862:	69ca      	ldr	r2, [r1, #28]
 8008864:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8008868:	4290      	cmp	r0, r2
 800886a:	d904      	bls.n	8008876 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800886c:	69ca      	ldr	r2, [r1, #28]
 800886e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008872:	4302      	orrs	r2, r0
 8008874:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008876:	0699      	lsls	r1, r3, #26
 8008878:	d50b      	bpl.n	8008892 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800887a:	496b      	ldr	r1, [pc, #428]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 800887c:	69e0      	ldr	r0, [r4, #28]
 800887e:	6a0a      	ldr	r2, [r1, #32]
 8008880:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008884:	4290      	cmp	r0, r2
 8008886:	d904      	bls.n	8008892 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008888:	6a0a      	ldr	r2, [r1, #32]
 800888a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800888e:	4302      	orrs	r2, r0
 8008890:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008892:	079a      	lsls	r2, r3, #30
 8008894:	f140 80ab 	bpl.w	80089ee <HAL_RCC_ClockConfig+0x202>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008898:	4863      	ldr	r0, [pc, #396]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 800889a:	68e1      	ldr	r1, [r4, #12]
 800889c:	6982      	ldr	r2, [r0, #24]
 800889e:	f002 020f 	and.w	r2, r2, #15
 80088a2:	4291      	cmp	r1, r2
 80088a4:	d904      	bls.n	80088b0 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80088a6:	6982      	ldr	r2, [r0, #24]
 80088a8:	f022 020f 	bic.w	r2, r2, #15
 80088ac:	430a      	orrs	r2, r1
 80088ae:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80088b0:	07d8      	lsls	r0, r3, #31
 80088b2:	d530      	bpl.n	8008916 <HAL_RCC_ClockConfig+0x12a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80088b4:	4a5c      	ldr	r2, [pc, #368]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 80088b6:	68a1      	ldr	r1, [r4, #8]
 80088b8:	6993      	ldr	r3, [r2, #24]
 80088ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80088be:	430b      	orrs	r3, r1
 80088c0:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80088c2:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80088c4:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80088c6:	2902      	cmp	r1, #2
 80088c8:	f000 80a1 	beq.w	8008a0e <HAL_RCC_ClockConfig+0x222>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80088cc:	2903      	cmp	r1, #3
 80088ce:	f000 8098 	beq.w	8008a02 <HAL_RCC_ClockConfig+0x216>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80088d2:	2901      	cmp	r1, #1
 80088d4:	f000 80a1 	beq.w	8008a1a <HAL_RCC_ClockConfig+0x22e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088d8:	0758      	lsls	r0, r3, #29
 80088da:	d59e      	bpl.n	800881a <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088dc:	4e52      	ldr	r6, [pc, #328]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088de:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80088e2:	6933      	ldr	r3, [r6, #16]
 80088e4:	f023 0307 	bic.w	r3, r3, #7
 80088e8:	430b      	orrs	r3, r1
 80088ea:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 80088ec:	f7fb fd66 	bl	80043bc <HAL_GetTick>
 80088f0:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088f2:	e005      	b.n	8008900 <HAL_RCC_ClockConfig+0x114>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088f4:	f7fb fd62 	bl	80043bc <HAL_GetTick>
 80088f8:	1bc0      	subs	r0, r0, r7
 80088fa:	4540      	cmp	r0, r8
 80088fc:	f200 808b 	bhi.w	8008a16 <HAL_RCC_ClockConfig+0x22a>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008900:	6933      	ldr	r3, [r6, #16]
 8008902:	6862      	ldr	r2, [r4, #4]
 8008904:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008908:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800890c:	d1f2      	bne.n	80088f4 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	0799      	lsls	r1, r3, #30
 8008912:	d506      	bpl.n	8008922 <HAL_RCC_ClockConfig+0x136>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008914:	68e1      	ldr	r1, [r4, #12]
 8008916:	4844      	ldr	r0, [pc, #272]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 8008918:	6982      	ldr	r2, [r0, #24]
 800891a:	f002 020f 	and.w	r2, r2, #15
 800891e:	428a      	cmp	r2, r1
 8008920:	d869      	bhi.n	80089f6 <HAL_RCC_ClockConfig+0x20a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008922:	4940      	ldr	r1, [pc, #256]	; (8008a24 <HAL_RCC_ClockConfig+0x238>)
 8008924:	680a      	ldr	r2, [r1, #0]
 8008926:	f002 020f 	and.w	r2, r2, #15
 800892a:	42aa      	cmp	r2, r5
 800892c:	d90a      	bls.n	8008944 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800892e:	680a      	ldr	r2, [r1, #0]
 8008930:	f022 020f 	bic.w	r2, r2, #15
 8008934:	432a      	orrs	r2, r5
 8008936:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008938:	680a      	ldr	r2, [r1, #0]
 800893a:	f002 020f 	and.w	r2, r2, #15
 800893e:	42aa      	cmp	r2, r5
 8008940:	f47f af6b 	bne.w	800881a <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008944:	075a      	lsls	r2, r3, #29
 8008946:	d50b      	bpl.n	8008960 <HAL_RCC_ClockConfig+0x174>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008948:	4937      	ldr	r1, [pc, #220]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 800894a:	6920      	ldr	r0, [r4, #16]
 800894c:	698a      	ldr	r2, [r1, #24]
 800894e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008952:	4290      	cmp	r0, r2
 8008954:	d204      	bcs.n	8008960 <HAL_RCC_ClockConfig+0x174>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008956:	698a      	ldr	r2, [r1, #24]
 8008958:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800895c:	4302      	orrs	r2, r0
 800895e:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008960:	071f      	lsls	r7, r3, #28
 8008962:	d50b      	bpl.n	800897c <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008964:	4930      	ldr	r1, [pc, #192]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 8008966:	6960      	ldr	r0, [r4, #20]
 8008968:	69ca      	ldr	r2, [r1, #28]
 800896a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800896e:	4290      	cmp	r0, r2
 8008970:	d204      	bcs.n	800897c <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008972:	69ca      	ldr	r2, [r1, #28]
 8008974:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008978:	4302      	orrs	r2, r0
 800897a:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800897c:	06de      	lsls	r6, r3, #27
 800897e:	d50b      	bpl.n	8008998 <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008980:	4929      	ldr	r1, [pc, #164]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 8008982:	69a0      	ldr	r0, [r4, #24]
 8008984:	69ca      	ldr	r2, [r1, #28]
 8008986:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800898a:	4290      	cmp	r0, r2
 800898c:	d204      	bcs.n	8008998 <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800898e:	69ca      	ldr	r2, [r1, #28]
 8008990:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008994:	4302      	orrs	r2, r0
 8008996:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008998:	069d      	lsls	r5, r3, #26
 800899a:	d50b      	bpl.n	80089b4 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800899c:	4a22      	ldr	r2, [pc, #136]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 800899e:	69e1      	ldr	r1, [r4, #28]
 80089a0:	6a13      	ldr	r3, [r2, #32]
 80089a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80089a6:	4299      	cmp	r1, r3
 80089a8:	d204      	bcs.n	80089b4 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80089aa:	6a13      	ldr	r3, [r2, #32]
 80089ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089b0:	430b      	orrs	r3, r1
 80089b2:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80089b4:	f7ff fe7a 	bl	80086ac <HAL_RCC_GetSysClockFreq>
 80089b8:	4a1b      	ldr	r2, [pc, #108]	; (8008a28 <HAL_RCC_ClockConfig+0x23c>)
 80089ba:	4603      	mov	r3, r0
 80089bc:	481b      	ldr	r0, [pc, #108]	; (8008a2c <HAL_RCC_ClockConfig+0x240>)
 80089be:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089c0:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80089c2:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 80089c6:	4d1a      	ldr	r5, [pc, #104]	; (8008a30 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089c8:	f002 020f 	and.w	r2, r2, #15
 80089cc:	4c19      	ldr	r4, [pc, #100]	; (8008a34 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80089ce:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089d0:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80089d2:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 80089d6:	4818      	ldr	r0, [pc, #96]	; (8008a38 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089d8:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80089dc:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick (uwTickPrio);
 80089de:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 80089e0:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80089e2:	40d3      	lsrs	r3, r2
 80089e4:	6023      	str	r3, [r4, #0]
}
 80089e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80089ea:	f7fb bc85 	b.w	80042f8 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089ee:	07da      	lsls	r2, r3, #31
 80089f0:	f53f af60 	bmi.w	80088b4 <HAL_RCC_ClockConfig+0xc8>
 80089f4:	e795      	b.n	8008922 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089f6:	6982      	ldr	r2, [r0, #24]
 80089f8:	f022 020f 	bic.w	r2, r2, #15
 80089fc:	4311      	orrs	r1, r2
 80089fe:	6181      	str	r1, [r0, #24]
 8008a00:	e78f      	b.n	8008922 <HAL_RCC_ClockConfig+0x136>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a02:	019f      	lsls	r7, r3, #6
 8008a04:	f53f af6a 	bmi.w	80088dc <HAL_RCC_ClockConfig+0xf0>
 8008a08:	e707      	b.n	800881a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8008a0a:	2001      	movs	r0, #1
}
 8008a0c:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008a0e:	039b      	lsls	r3, r3, #14
 8008a10:	f53f af64 	bmi.w	80088dc <HAL_RCC_ClockConfig+0xf0>
 8008a14:	e701      	b.n	800881a <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 8008a16:	2003      	movs	r0, #3
 8008a18:	e700      	b.n	800881c <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008a1a:	05de      	lsls	r6, r3, #23
 8008a1c:	f53f af5e 	bmi.w	80088dc <HAL_RCC_ClockConfig+0xf0>
 8008a20:	e6fb      	b.n	800881a <HAL_RCC_ClockConfig+0x2e>
 8008a22:	bf00      	nop
 8008a24:	52002000 	.word	0x52002000
 8008a28:	58024400 	.word	0x58024400
 8008a2c:	0801882c 	.word	0x0801882c
 8008a30:	240001ec 	.word	0x240001ec
 8008a34:	240001f0 	.word	0x240001f0
 8008a38:	240001f8 	.word	0x240001f8

08008a3c <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a3c:	4a18      	ldr	r2, [pc, #96]	; (8008aa0 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a3e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a40:	6913      	ldr	r3, [r2, #16]
 8008a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a46:	2b10      	cmp	r3, #16
 8008a48:	d01a      	beq.n	8008a80 <HAL_RCC_GetHCLKFreq+0x44>
 8008a4a:	2b18      	cmp	r3, #24
 8008a4c:	d023      	beq.n	8008a96 <HAL_RCC_GetHCLKFreq+0x5a>
 8008a4e:	b1cb      	cbz	r3, 8008a84 <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 8008a50:	4814      	ldr	r0, [pc, #80]	; (8008aa4 <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a52:	4b13      	ldr	r3, [pc, #76]	; (8008aa0 <HAL_RCC_GetHCLKFreq+0x64>)
 8008a54:	4914      	ldr	r1, [pc, #80]	; (8008aa8 <HAL_RCC_GetHCLKFreq+0x6c>)
 8008a56:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a58:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a5a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a5e:	4c13      	ldr	r4, [pc, #76]	; (8008aac <HAL_RCC_GetHCLKFreq+0x70>)
 8008a60:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008a64:	4d12      	ldr	r5, [pc, #72]	; (8008ab0 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a66:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a68:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008a6a:	f002 021f 	and.w	r2, r2, #31
 8008a6e:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a72:	f003 001f 	and.w	r0, r3, #31
 8008a76:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 8008a7a:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008a7c:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a80:	480c      	ldr	r0, [pc, #48]	; (8008ab4 <HAL_RCC_GetHCLKFreq+0x78>)
 8008a82:	e7e6      	b.n	8008a52 <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a84:	6813      	ldr	r3, [r2, #0]
 8008a86:	069b      	lsls	r3, r3, #26
 8008a88:	d508      	bpl.n	8008a9c <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008a8a:	6812      	ldr	r2, [r2, #0]
 8008a8c:	480a      	ldr	r0, [pc, #40]	; (8008ab8 <HAL_RCC_GetHCLKFreq+0x7c>)
 8008a8e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8008a92:	40d0      	lsrs	r0, r2
 8008a94:	e7dd      	b.n	8008a52 <HAL_RCC_GetHCLKFreq+0x16>
 8008a96:	f7ff fa5f 	bl	8007f58 <HAL_RCC_GetSysClockFreq.part.0>
 8008a9a:	e7da      	b.n	8008a52 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008a9c:	4806      	ldr	r0, [pc, #24]	; (8008ab8 <HAL_RCC_GetHCLKFreq+0x7c>)
 8008a9e:	e7d8      	b.n	8008a52 <HAL_RCC_GetHCLKFreq+0x16>
 8008aa0:	58024400 	.word	0x58024400
 8008aa4:	003d0900 	.word	0x003d0900
 8008aa8:	0801882c 	.word	0x0801882c
 8008aac:	240001f0 	.word	0x240001f0
 8008ab0:	240001ec 	.word	0x240001ec
 8008ab4:	017d7840 	.word	0x017d7840
 8008ab8:	03d09000 	.word	0x03d09000

08008abc <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008abc:	4a1c      	ldr	r2, [pc, #112]	; (8008b30 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008abe:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ac0:	6913      	ldr	r3, [r2, #16]
 8008ac2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008ac6:	2b10      	cmp	r3, #16
 8008ac8:	d021      	beq.n	8008b0e <HAL_RCC_GetPCLK1Freq+0x52>
 8008aca:	2b18      	cmp	r3, #24
 8008acc:	d02b      	beq.n	8008b26 <HAL_RCC_GetPCLK1Freq+0x6a>
 8008ace:	b303      	cbz	r3, 8008b12 <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8008ad0:	4818      	ldr	r0, [pc, #96]	; (8008b34 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008ad2:	4a17      	ldr	r2, [pc, #92]	; (8008b30 <HAL_RCC_GetPCLK1Freq+0x74>)
 8008ad4:	4918      	ldr	r1, [pc, #96]	; (8008b38 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8008ad6:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 8008ad8:	4d18      	ldr	r5, [pc, #96]	; (8008b3c <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008ada:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008ade:	4c18      	ldr	r4, [pc, #96]	; (8008b40 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008ae0:	5ccb      	ldrb	r3, [r1, r3]
 8008ae2:	f003 031f 	and.w	r3, r3, #31
 8008ae6:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008aea:	6990      	ldr	r0, [r2, #24]
 8008aec:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8008af0:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008af2:	5c08      	ldrb	r0, [r1, r0]
 8008af4:	f000 001f 	and.w	r0, r0, #31
 8008af8:	40c3      	lsrs	r3, r0
 8008afa:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008afc:	69d2      	ldr	r2, [r2, #28]
 8008afe:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8008b02:	5c88      	ldrb	r0, [r1, r2]
 8008b04:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008b08:	fa23 f000 	lsr.w	r0, r3, r0
 8008b0c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b0e:	480d      	ldr	r0, [pc, #52]	; (8008b44 <HAL_RCC_GetPCLK1Freq+0x88>)
 8008b10:	e7df      	b.n	8008ad2 <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b12:	6813      	ldr	r3, [r2, #0]
 8008b14:	069b      	lsls	r3, r3, #26
 8008b16:	d509      	bpl.n	8008b2c <HAL_RCC_GetPCLK1Freq+0x70>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b18:	6810      	ldr	r0, [r2, #0]
 8008b1a:	4b0b      	ldr	r3, [pc, #44]	; (8008b48 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008b1c:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8008b20:	fa23 f000 	lsr.w	r0, r3, r0
 8008b24:	e7d5      	b.n	8008ad2 <HAL_RCC_GetPCLK1Freq+0x16>
 8008b26:	f7ff fa17 	bl	8007f58 <HAL_RCC_GetSysClockFreq.part.0>
 8008b2a:	e7d2      	b.n	8008ad2 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008b2c:	4806      	ldr	r0, [pc, #24]	; (8008b48 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008b2e:	e7d0      	b.n	8008ad2 <HAL_RCC_GetPCLK1Freq+0x16>
 8008b30:	58024400 	.word	0x58024400
 8008b34:	003d0900 	.word	0x003d0900
 8008b38:	0801882c 	.word	0x0801882c
 8008b3c:	240001ec 	.word	0x240001ec
 8008b40:	240001f0 	.word	0x240001f0
 8008b44:	017d7840 	.word	0x017d7840
 8008b48:	03d09000 	.word	0x03d09000

08008b4c <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b4c:	4a1c      	ldr	r2, [pc, #112]	; (8008bc0 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b4e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b50:	6913      	ldr	r3, [r2, #16]
 8008b52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b56:	2b10      	cmp	r3, #16
 8008b58:	d021      	beq.n	8008b9e <HAL_RCC_GetPCLK2Freq+0x52>
 8008b5a:	2b18      	cmp	r3, #24
 8008b5c:	d02b      	beq.n	8008bb6 <HAL_RCC_GetPCLK2Freq+0x6a>
 8008b5e:	b303      	cbz	r3, 8008ba2 <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8008b60:	4818      	ldr	r0, [pc, #96]	; (8008bc4 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b62:	4a17      	ldr	r2, [pc, #92]	; (8008bc0 <HAL_RCC_GetPCLK2Freq+0x74>)
 8008b64:	4918      	ldr	r1, [pc, #96]	; (8008bc8 <HAL_RCC_GetPCLK2Freq+0x7c>)
 8008b66:	6993      	ldr	r3, [r2, #24]
  SystemCoreClock = common_system_clock;
 8008b68:	4d18      	ldr	r5, [pc, #96]	; (8008bcc <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b6a:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b6e:	4c18      	ldr	r4, [pc, #96]	; (8008bd0 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b70:	5ccb      	ldrb	r3, [r1, r3]
 8008b72:	f003 031f 	and.w	r3, r3, #31
 8008b76:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b7a:	6990      	ldr	r0, [r2, #24]
 8008b7c:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8008b80:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b82:	5c08      	ldrb	r0, [r1, r0]
 8008b84:	f000 001f 	and.w	r0, r0, #31
 8008b88:	40c3      	lsrs	r3, r0
 8008b8a:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008b8c:	69d2      	ldr	r2, [r2, #28]
 8008b8e:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8008b92:	5c88      	ldrb	r0, [r1, r2]
 8008b94:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008b98:	fa23 f000 	lsr.w	r0, r3, r0
 8008b9c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b9e:	480d      	ldr	r0, [pc, #52]	; (8008bd4 <HAL_RCC_GetPCLK2Freq+0x88>)
 8008ba0:	e7df      	b.n	8008b62 <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ba2:	6813      	ldr	r3, [r2, #0]
 8008ba4:	069b      	lsls	r3, r3, #26
 8008ba6:	d509      	bpl.n	8008bbc <HAL_RCC_GetPCLK2Freq+0x70>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008ba8:	6810      	ldr	r0, [r2, #0]
 8008baa:	4b0b      	ldr	r3, [pc, #44]	; (8008bd8 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008bac:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8008bb0:	fa23 f000 	lsr.w	r0, r3, r0
 8008bb4:	e7d5      	b.n	8008b62 <HAL_RCC_GetPCLK2Freq+0x16>
 8008bb6:	f7ff f9cf 	bl	8007f58 <HAL_RCC_GetSysClockFreq.part.0>
 8008bba:	e7d2      	b.n	8008b62 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008bbc:	4806      	ldr	r0, [pc, #24]	; (8008bd8 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008bbe:	e7d0      	b.n	8008b62 <HAL_RCC_GetPCLK2Freq+0x16>
 8008bc0:	58024400 	.word	0x58024400
 8008bc4:	003d0900 	.word	0x003d0900
 8008bc8:	0801882c 	.word	0x0801882c
 8008bcc:	240001ec 	.word	0x240001ec
 8008bd0:	240001f0 	.word	0x240001f0
 8008bd4:	017d7840 	.word	0x017d7840
 8008bd8:	03d09000 	.word	0x03d09000

08008bdc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008bde:	4c3a      	ldr	r4, [pc, #232]	; (8008cc8 <RCCEx_PLL2_Config+0xec>)
 8008be0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008be2:	f003 0303 	and.w	r3, r3, #3
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d067      	beq.n	8008cba <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008bea:	6823      	ldr	r3, [r4, #0]
 8008bec:	4606      	mov	r6, r0
 8008bee:	460f      	mov	r7, r1
 8008bf0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008bf4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bf6:	f7fb fbe1 	bl	80043bc <HAL_GetTick>
 8008bfa:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bfc:	e004      	b.n	8008c08 <RCCEx_PLL2_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008bfe:	f7fb fbdd 	bl	80043bc <HAL_GetTick>
 8008c02:	1b43      	subs	r3, r0, r5
 8008c04:	2b02      	cmp	r3, #2
 8008c06:	d856      	bhi.n	8008cb6 <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	011a      	lsls	r2, r3, #4
 8008c0c:	d4f7      	bmi.n	8008bfe <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008c0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c10:	6832      	ldr	r2, [r6, #0]
 8008c12:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008c16:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008c1a:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c1c:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008c20:	3b01      	subs	r3, #1
 8008c22:	3a01      	subs	r2, #1
 8008c24:	025b      	lsls	r3, r3, #9
 8008c26:	0412      	lsls	r2, r2, #16
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	6872      	ldr	r2, [r6, #4]
 8008c32:	3a01      	subs	r2, #1
 8008c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	6932      	ldr	r2, [r6, #16]
 8008c3c:	3a01      	subs	r2, #1
 8008c3e:	0612      	lsls	r2, r2, #24
 8008c40:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008c44:	4313      	orrs	r3, r2
 8008c46:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008c48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c4a:	6972      	ldr	r2, [r6, #20]
 8008c4c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008c50:	4313      	orrs	r3, r2
 8008c52:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c54:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008c56:	69b3      	ldr	r3, [r6, #24]
 8008c58:	f022 0220 	bic.w	r2, r2, #32
 8008c5c:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008c5e:	4b1b      	ldr	r3, [pc, #108]	; (8008ccc <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c60:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008c62:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008c64:	f022 0210 	bic.w	r2, r2, #16
 8008c68:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008c6a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008c6c:	69f2      	ldr	r2, [r6, #28]
 8008c6e:	400b      	ands	r3, r1
 8008c70:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008c74:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008c76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008c78:	f043 0310 	orr.w	r3, r3, #16
 8008c7c:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008c7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008c80:	b1ef      	cbz	r7, 8008cbe <RCCEx_PLL2_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008c82:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008c84:	bf0c      	ite	eq
 8008c86:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008c8a:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8008c8e:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008c90:	4c0d      	ldr	r4, [pc, #52]	; (8008cc8 <RCCEx_PLL2_Config+0xec>)
 8008c92:	6823      	ldr	r3, [r4, #0]
 8008c94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008c98:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c9a:	f7fb fb8f 	bl	80043bc <HAL_GetTick>
 8008c9e:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ca0:	e004      	b.n	8008cac <RCCEx_PLL2_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008ca2:	f7fb fb8b 	bl	80043bc <HAL_GetTick>
 8008ca6:	1b40      	subs	r0, r0, r5
 8008ca8:	2802      	cmp	r0, #2
 8008caa:	d804      	bhi.n	8008cb6 <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	011b      	lsls	r3, r3, #4
 8008cb0:	d5f7      	bpl.n	8008ca2 <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 8008cb2:	2000      	movs	r0, #0
}
 8008cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008cb6:	2003      	movs	r0, #3
}
 8008cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008cba:	2001      	movs	r0, #1
}
 8008cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008cbe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008cc2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008cc4:	e7e4      	b.n	8008c90 <RCCEx_PLL2_Config+0xb4>
 8008cc6:	bf00      	nop
 8008cc8:	58024400 	.word	0x58024400
 8008ccc:	ffff0007 	.word	0xffff0007

08008cd0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008cd2:	4c3a      	ldr	r4, [pc, #232]	; (8008dbc <RCCEx_PLL3_Config+0xec>)
 8008cd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008cd6:	f003 0303 	and.w	r3, r3, #3
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d067      	beq.n	8008dae <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	4606      	mov	r6, r0
 8008ce2:	460f      	mov	r7, r1
 8008ce4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ce8:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cea:	f7fb fb67 	bl	80043bc <HAL_GetTick>
 8008cee:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008cf0:	e004      	b.n	8008cfc <RCCEx_PLL3_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008cf2:	f7fb fb63 	bl	80043bc <HAL_GetTick>
 8008cf6:	1b43      	subs	r3, r0, r5
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	d856      	bhi.n	8008daa <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008cfc:	6823      	ldr	r3, [r4, #0]
 8008cfe:	009a      	lsls	r2, r3, #2
 8008d00:	d4f7      	bmi.n	8008cf2 <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008d02:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008d04:	6832      	ldr	r2, [r6, #0]
 8008d06:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8008d0a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8008d0e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d10:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008d14:	3b01      	subs	r3, #1
 8008d16:	3a01      	subs	r2, #1
 8008d18:	025b      	lsls	r3, r3, #9
 8008d1a:	0412      	lsls	r2, r2, #16
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008d22:	4313      	orrs	r3, r2
 8008d24:	6872      	ldr	r2, [r6, #4]
 8008d26:	3a01      	subs	r2, #1
 8008d28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	6932      	ldr	r2, [r6, #16]
 8008d30:	3a01      	subs	r2, #1
 8008d32:	0612      	lsls	r2, r2, #24
 8008d34:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008d3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d3e:	6972      	ldr	r2, [r6, #20]
 8008d40:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008d44:	4313      	orrs	r3, r2
 8008d46:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008d48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008d4a:	69b3      	ldr	r3, [r6, #24]
 8008d4c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008d50:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008d52:	4b1b      	ldr	r3, [pc, #108]	; (8008dc0 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008d54:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008d56:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008d58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d5c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008d5e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008d60:	69f2      	ldr	r2, [r6, #28]
 8008d62:	400b      	ands	r3, r1
 8008d64:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8008d68:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008d6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d70:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008d72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008d74:	b1ef      	cbz	r7, 8008db2 <RCCEx_PLL3_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008d76:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008d78:	bf0c      	ite	eq
 8008d7a:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008d7e:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8008d82:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008d84:	4c0d      	ldr	r4, [pc, #52]	; (8008dbc <RCCEx_PLL3_Config+0xec>)
 8008d86:	6823      	ldr	r3, [r4, #0]
 8008d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d8c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d8e:	f7fb fb15 	bl	80043bc <HAL_GetTick>
 8008d92:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008d94:	e004      	b.n	8008da0 <RCCEx_PLL3_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008d96:	f7fb fb11 	bl	80043bc <HAL_GetTick>
 8008d9a:	1b40      	subs	r0, r0, r5
 8008d9c:	2802      	cmp	r0, #2
 8008d9e:	d804      	bhi.n	8008daa <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008da0:	6823      	ldr	r3, [r4, #0]
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	d5f7      	bpl.n	8008d96 <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 8008da6:	2000      	movs	r0, #0
}
 8008da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008daa:	2003      	movs	r0, #3
}
 8008dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008dae:	2001      	movs	r0, #1
}
 8008db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008db2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008db6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008db8:	e7e4      	b.n	8008d84 <RCCEx_PLL3_Config+0xb4>
 8008dba:	bf00      	nop
 8008dbc:	58024400 	.word	0x58024400
 8008dc0:	ffff0007 	.word	0xffff0007

08008dc4 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008dc8:	6803      	ldr	r3, [r0, #0]
{
 8008dca:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008dcc:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8008dd0:	d022      	beq.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008dd2:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8008dd4:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008dd8:	f000 8499 	beq.w	800970e <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8008ddc:	d811      	bhi.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8008dde:	2a00      	cmp	r2, #0
 8008de0:	f000 8503 	beq.w	80097ea <HAL_RCCEx_PeriphCLKConfig+0xa26>
 8008de4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008de8:	f040 84fc 	bne.w	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008dec:	2102      	movs	r1, #2
 8008dee:	3004      	adds	r0, #4
 8008df0:	f7ff fef4 	bl	8008bdc <RCCEx_PLL2_Config>
 8008df4:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008df6:	2e00      	cmp	r6, #0
 8008df8:	f040 8491 	bne.w	800971e <HAL_RCCEx_PeriphCLKConfig+0x95a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008dfc:	6e62      	ldr	r2, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008dfe:	6823      	ldr	r3, [r4, #0]
 8008e00:	e003      	b.n	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x46>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008e02:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008e06:	f040 84ed 	bne.w	80097e4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008e0a:	48a8      	ldr	r0, [pc, #672]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008e0c:	2600      	movs	r6, #0
 8008e0e:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008e10:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8008e14:	430a      	orrs	r2, r1
 8008e16:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008e18:	05dd      	lsls	r5, r3, #23
 8008e1a:	d50a      	bpl.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008e1c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008e1e:	2a04      	cmp	r2, #4
 8008e20:	d806      	bhi.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8008e22:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008e26:	04ad      	.short	0x04ad
 8008e28:	0493048c 	.word	0x0493048c
 8008e2c:	02e902e9 	.word	0x02e902e9
 8008e30:	2601      	movs	r6, #1
 8008e32:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008e34:	0598      	lsls	r0, r3, #22
 8008e36:	d51b      	bpl.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai23ClockSelection)
 8008e38:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008e3a:	2a80      	cmp	r2, #128	; 0x80
 8008e3c:	f000 8497 	beq.w	800976e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8008e40:	f200 80ec 	bhi.w	800901c <HAL_RCCEx_PeriphCLKConfig+0x258>
 8008e44:	2a00      	cmp	r2, #0
 8008e46:	f000 8394 	beq.w	8009572 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8008e4a:	2a40      	cmp	r2, #64	; 0x40
 8008e4c:	f040 80ed 	bne.w	800902a <HAL_RCCEx_PeriphCLKConfig+0x266>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e50:	2100      	movs	r1, #0
 8008e52:	1d20      	adds	r0, r4, #4
 8008e54:	f7ff fec2 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008e58:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e5a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e5c:	2d00      	cmp	r5, #0
 8008e5e:	f040 836e 	bne.w	800953e <HAL_RCCEx_PeriphCLKConfig+0x77a>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008e62:	4992      	ldr	r1, [pc, #584]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e66:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008e68:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8008e6c:	4302      	orrs	r2, r0
 8008e6e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008e70:	0559      	lsls	r1, r3, #21
 8008e72:	d51f      	bpl.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008e74:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 8008e78:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8008e7c:	f000 8456 	beq.w	800972c <HAL_RCCEx_PeriphCLKConfig+0x968>
 8008e80:	f200 80d6 	bhi.w	8009030 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	f000 837a 	beq.w	800957e <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 8008e8a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008e8e:	f040 80d7 	bne.w	8009040 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e92:	2100      	movs	r1, #0
 8008e94:	1d20      	adds	r0, r4, #4
 8008e96:	f7ff fea1 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008e9a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008e9c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e9e:	2d00      	cmp	r5, #0
 8008ea0:	f040 8351 	bne.w	8009546 <HAL_RCCEx_PeriphCLKConfig+0x782>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008ea4:	4981      	ldr	r1, [pc, #516]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008ea6:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008eaa:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008eac:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8008eb0:	4302      	orrs	r2, r0
 8008eb2:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008eb4:	051a      	lsls	r2, r3, #20
 8008eb6:	d51f      	bpl.n	8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->Sai4BClockSelection)
 8008eb8:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8008ebc:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008ec0:	f000 8465 	beq.w	800978e <HAL_RCCEx_PeriphCLKConfig+0x9ca>
 8008ec4:	f200 80bf 	bhi.w	8009046 <HAL_RCCEx_PeriphCLKConfig+0x282>
 8008ec8:	2a00      	cmp	r2, #0
 8008eca:	f000 835e 	beq.w	800958a <HAL_RCCEx_PeriphCLKConfig+0x7c6>
 8008ece:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008ed2:	f040 80c0 	bne.w	8009056 <HAL_RCCEx_PeriphCLKConfig+0x292>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	1d20      	adds	r0, r4, #4
 8008eda:	f7ff fe7f 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008ede:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008ee0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ee2:	2d00      	cmp	r5, #0
 8008ee4:	f040 8333 	bne.w	800954e <HAL_RCCEx_PeriphCLKConfig+0x78a>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008ee8:	4970      	ldr	r1, [pc, #448]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008eea:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8008eee:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008ef0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8008ef4:	4302      	orrs	r2, r0
 8008ef6:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008ef8:	019f      	lsls	r7, r3, #6
 8008efa:	d518      	bpl.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->QspiClockSelection)
 8008efc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008efe:	2a20      	cmp	r2, #32
 8008f00:	f000 83ce 	beq.w	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8008f04:	f200 80aa 	bhi.w	800905c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008f08:	b13a      	cbz	r2, 8008f1a <HAL_RCCEx_PeriphCLKConfig+0x156>
 8008f0a:	2a10      	cmp	r2, #16
 8008f0c:	f040 80a9 	bne.w	8009062 <HAL_RCCEx_PeriphCLKConfig+0x29e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f10:	4966      	ldr	r1, [pc, #408]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008f12:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008f14:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008f18:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008f1a:	2d00      	cmp	r5, #0
 8008f1c:	f040 8360 	bne.w	80095e0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008f20:	4962      	ldr	r1, [pc, #392]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008f22:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008f24:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008f26:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008f2a:	4302      	orrs	r2, r0
 8008f2c:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008f2e:	04d8      	lsls	r0, r3, #19
 8008f30:	d51d      	bpl.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008f32:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8008f34:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008f38:	f000 8410 	beq.w	800975c <HAL_RCCEx_PeriphCLKConfig+0x998>
 8008f3c:	f200 8094 	bhi.w	8009068 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8008f40:	2a00      	cmp	r2, #0
 8008f42:	f000 8328 	beq.w	8009596 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008f46:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008f4a:	f040 8095 	bne.w	8009078 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f4e:	2100      	movs	r1, #0
 8008f50:	1d20      	adds	r0, r4, #4
 8008f52:	f7ff fe43 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008f56:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f58:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f5a:	2d00      	cmp	r5, #0
 8008f5c:	f040 82f1 	bne.w	8009542 <HAL_RCCEx_PeriphCLKConfig+0x77e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008f60:	4952      	ldr	r1, [pc, #328]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008f62:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8008f64:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008f66:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008f6a:	4302      	orrs	r2, r0
 8008f6c:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008f6e:	0499      	lsls	r1, r3, #18
 8008f70:	d51a      	bpl.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008f72:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008f74:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8008f78:	f000 8376 	beq.w	8009668 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8008f7c:	d87f      	bhi.n	800907e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8008f7e:	b14a      	cbz	r2, 8008f94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8008f80:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008f84:	f040 8083 	bne.w	800908e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008f88:	2101      	movs	r1, #1
 8008f8a:	1d20      	adds	r0, r4, #4
 8008f8c:	f7ff fe26 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008f90:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008f92:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f94:	2d00      	cmp	r5, #0
 8008f96:	f040 8325 	bne.w	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008f9a:	4944      	ldr	r1, [pc, #272]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008f9c:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8008f9e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008fa0:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8008fa4:	4302      	orrs	r2, r0
 8008fa6:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008fa8:	045a      	lsls	r2, r3, #17
 8008faa:	d51b      	bpl.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x220>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008fac:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8008fb0:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008fb4:	f000 8362 	beq.w	800967c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8008fb8:	d86c      	bhi.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8008fba:	b142      	cbz	r2, 8008fce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8008fbc:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008fc0:	d170      	bne.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fc2:	2101      	movs	r1, #1
 8008fc4:	1d20      	adds	r0, r4, #4
 8008fc6:	f7ff fe09 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008fca:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fcc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fce:	2d00      	cmp	r5, #0
 8008fd0:	f040 830a 	bne.w	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008fd4:	4935      	ldr	r1, [pc, #212]	; (80090ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008fd6:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008fda:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008fdc:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008fe0:	4302      	orrs	r2, r0
 8008fe2:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008fe4:	041f      	lsls	r7, r3, #16
 8008fe6:	d50d      	bpl.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->FdcanClockSelection)
 8008fe8:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8008fea:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008fee:	f000 834f 	beq.w	8009690 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 8008ff2:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008ff6:	f000 820b 	beq.w	8009410 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8008ffa:	2a00      	cmp	r2, #0
 8008ffc:	f000 820e 	beq.w	800941c <HAL_RCCEx_PeriphCLKConfig+0x658>
 8009000:	2601      	movs	r6, #1
 8009002:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009004:	01d8      	lsls	r0, r3, #7
 8009006:	d55d      	bpl.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 8009008:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800900a:	2a03      	cmp	r2, #3
 800900c:	f200 8418 	bhi.w	8009840 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
 8009010:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009014:	035a0054 	.word	0x035a0054
 8009018:	0054004e 	.word	0x0054004e
    switch(PeriphClkInit->Sai23ClockSelection)
 800901c:	2ac0      	cmp	r2, #192	; 0xc0
 800901e:	f43f af1d 	beq.w	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009022:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009026:	f43f af19 	beq.w	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800902a:	2601      	movs	r6, #1
 800902c:	4635      	mov	r5, r6
 800902e:	e71f      	b.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai4AClockSelection)
 8009030:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8009034:	f43f af33 	beq.w	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8009038:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800903c:	f43f af2f 	beq.w	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8009040:	2601      	movs	r6, #1
 8009042:	4635      	mov	r5, r6
 8009044:	e736      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4BClockSelection)
 8009046:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 800904a:	f43f af4a 	beq.w	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800904e:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8009052:	f43f af46 	beq.w	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8009056:	2601      	movs	r6, #1
 8009058:	4635      	mov	r5, r6
 800905a:	e74d      	b.n	8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->QspiClockSelection)
 800905c:	2a30      	cmp	r2, #48	; 0x30
 800905e:	f43f af5c 	beq.w	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x156>
 8009062:	2601      	movs	r6, #1
 8009064:	4635      	mov	r5, r6
 8009066:	e762      	b.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->Spi123ClockSelection)
 8009068:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800906c:	f43f af75 	beq.w	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009070:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8009074:	f43f af71 	beq.w	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009078:	2601      	movs	r6, #1
 800907a:	4635      	mov	r5, r6
 800907c:	e777      	b.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi45ClockSelection)
 800907e:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8009082:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 8009086:	d085      	beq.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8009088:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 800908c:	d082      	beq.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 800908e:	2601      	movs	r6, #1
 8009090:	4635      	mov	r5, r6
 8009092:	e789      	b.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi6ClockSelection)
 8009094:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8009098:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800909c:	d097      	beq.n	8008fce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800909e:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80090a2:	d094      	beq.n	8008fce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80090a4:	2601      	movs	r6, #1
 80090a6:	4635      	mov	r5, r6
 80090a8:	e79c      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80090aa:	bf00      	nop
 80090ac:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80090b0:	2102      	movs	r1, #2
 80090b2:	1d20      	adds	r0, r4, #4
 80090b4:	f7ff fd92 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090b8:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80090ba:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80090bc:	2d00      	cmp	r5, #0
 80090be:	f000 8272 	beq.w	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
 80090c2:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090c4:	0259      	lsls	r1, r3, #9
 80090c6:	f100 81ee 	bmi.w	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80090ca:	07df      	lsls	r7, r3, #31
 80090cc:	d52f      	bpl.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    switch(PeriphClkInit->Usart16ClockSelection)
 80090ce:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80090d0:	2a28      	cmp	r2, #40	; 0x28
 80090d2:	d82a      	bhi.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x366>
 80090d4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80090d8:	002901dc 	.word	0x002901dc
 80090dc:	00290029 	.word	0x00290029
 80090e0:	00290029 	.word	0x00290029
 80090e4:	00290029 	.word	0x00290029
 80090e8:	00290378 	.word	0x00290378
 80090ec:	00290029 	.word	0x00290029
 80090f0:	00290029 	.word	0x00290029
 80090f4:	00290029 	.word	0x00290029
 80090f8:	002901d5 	.word	0x002901d5
 80090fc:	00290029 	.word	0x00290029
 8009100:	00290029 	.word	0x00290029
 8009104:	00290029 	.word	0x00290029
 8009108:	002901dc 	.word	0x002901dc
 800910c:	00290029 	.word	0x00290029
 8009110:	00290029 	.word	0x00290029
 8009114:	00290029 	.word	0x00290029
 8009118:	002901dc 	.word	0x002901dc
 800911c:	00290029 	.word	0x00290029
 8009120:	00290029 	.word	0x00290029
 8009124:	00290029 	.word	0x00290029
 8009128:	01dc      	.short	0x01dc
 800912a:	2601      	movs	r6, #1
 800912c:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800912e:	0798      	lsls	r0, r3, #30
 8009130:	d516      	bpl.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009132:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8009134:	2a05      	cmp	r2, #5
 8009136:	f200 8380 	bhi.w	800983a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800913a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800913e:	000d      	.short	0x000d
 8009140:	00060331 	.word	0x00060331
 8009144:	000d000d 	.word	0x000d000d
 8009148:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800914a:	2101      	movs	r1, #1
 800914c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009150:	f7ff fdbe 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009154:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009156:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009158:	2d00      	cmp	r5, #0
 800915a:	f000 822e 	beq.w	80095ba <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800915e:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009160:	0759      	lsls	r1, r3, #29
 8009162:	d517      	bpl.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009164:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8009168:	2a05      	cmp	r2, #5
 800916a:	f200 836c 	bhi.w	8009846 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800916e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009172:	000d      	.short	0x000d
 8009174:	00060321 	.word	0x00060321
 8009178:	000d000d 	.word	0x000d000d
 800917c:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800917e:	2101      	movs	r1, #1
 8009180:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009184:	f7ff fda4 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009188:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800918a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800918c:	2d00      	cmp	r5, #0
 800918e:	f000 821c 	beq.w	80095ca <HAL_RCCEx_PeriphCLKConfig+0x806>
 8009192:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009194:	069a      	lsls	r2, r3, #26
 8009196:	d51d      	bpl.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009198:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800919c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80091a0:	f000 8287 	beq.w	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80091a4:	f200 80e6 	bhi.w	8009374 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
 80091a8:	b14a      	cbz	r2, 80091be <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80091aa:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80091ae:	f040 80eb 	bne.w	8009388 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80091b2:	2100      	movs	r1, #0
 80091b4:	1d20      	adds	r0, r4, #4
 80091b6:	f7ff fd11 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80091ba:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80091bc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091be:	2d00      	cmp	r5, #0
 80091c0:	f040 81ef 	bne.w	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091c4:	49a4      	ldr	r1, [pc, #656]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 80091c6:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80091ca:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80091cc:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80091d0:	4302      	orrs	r2, r0
 80091d2:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80091d4:	065f      	lsls	r7, r3, #25
 80091d6:	d51d      	bpl.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80091d8:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80091dc:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80091e0:	f000 822e 	beq.w	8009640 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 80091e4:	f200 80d3 	bhi.w	800938e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 80091e8:	b14a      	cbz	r2, 80091fe <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80091ea:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80091ee:	f040 80d8 	bne.w	80093a2 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80091f2:	2100      	movs	r1, #0
 80091f4:	1d20      	adds	r0, r4, #4
 80091f6:	f7ff fcf1 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80091fa:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80091fc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80091fe:	2d00      	cmp	r5, #0
 8009200:	f040 81f4 	bne.w	80095ec <HAL_RCCEx_PeriphCLKConfig+0x828>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009204:	4994      	ldr	r1, [pc, #592]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009206:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800920a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800920c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8009210:	4302      	orrs	r2, r0
 8009212:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009214:	0618      	lsls	r0, r3, #24
 8009216:	d51d      	bpl.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009218:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 800921c:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8009220:	f000 8218 	beq.w	8009654 <HAL_RCCEx_PeriphCLKConfig+0x890>
 8009224:	f200 80c0 	bhi.w	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8009228:	b14a      	cbz	r2, 800923e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800922a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800922e:	f040 80c5 	bne.w	80093bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009232:	2100      	movs	r1, #0
 8009234:	1d20      	adds	r0, r4, #4
 8009236:	f7ff fcd1 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800923a:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800923c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800923e:	2d00      	cmp	r5, #0
 8009240:	f040 81b9 	bne.w	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009244:	4984      	ldr	r1, [pc, #528]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009246:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800924a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800924c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009250:	4302      	orrs	r2, r0
 8009252:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009254:	0719      	lsls	r1, r3, #28
 8009256:	d50b      	bpl.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8009258:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800925c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009260:	f000 823b 	beq.w	80096da <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009264:	487c      	ldr	r0, [pc, #496]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009266:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8009268:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800926c:	430a      	orrs	r2, r1
 800926e:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009270:	06da      	lsls	r2, r3, #27
 8009272:	d50b      	bpl.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009274:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8009278:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800927c:	f000 823a 	beq.w	80096f4 <HAL_RCCEx_PeriphCLKConfig+0x930>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009280:	4875      	ldr	r0, [pc, #468]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009282:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8009284:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009288:	430a      	orrs	r2, r1
 800928a:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800928c:	031f      	lsls	r7, r3, #12
 800928e:	d50e      	bpl.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch(PeriphClkInit->AdcClockSelection)
 8009290:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8009294:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8009298:	f000 80e0 	beq.w	800945c <HAL_RCCEx_PeriphCLKConfig+0x698>
 800929c:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80092a0:	f000 80e3 	beq.w	800946a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80092a4:	2900      	cmp	r1, #0
 80092a6:	f000 81c3 	beq.w	8009630 <HAL_RCCEx_PeriphCLKConfig+0x86c>
 80092aa:	2601      	movs	r6, #1
 80092ac:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80092ae:	0358      	lsls	r0, r3, #13
 80092b0:	d50f      	bpl.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch(PeriphClkInit->UsbClockSelection)
 80092b2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80092b6:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80092ba:	f000 80ba 	beq.w	8009432 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80092be:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80092c2:	f000 80bd 	beq.w	8009440 <HAL_RCCEx_PeriphCLKConfig+0x67c>
 80092c6:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80092ca:	f000 81a9 	beq.w	8009620 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 80092ce:	2601      	movs	r6, #1
 80092d0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80092d2:	03d9      	lsls	r1, r3, #15
 80092d4:	d509      	bpl.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->SdmmcClockSelection)
 80092d6:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80092d8:	2a00      	cmp	r2, #0
 80092da:	f000 818f 	beq.w	80095fc <HAL_RCCEx_PeriphCLKConfig+0x838>
 80092de:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80092e2:	f000 8136 	beq.w	8009552 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 80092e6:	2601      	movs	r6, #1
 80092e8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80092ea:	009a      	lsls	r2, r3, #2
 80092ec:	f100 811c 	bmi.w	8009528 <HAL_RCCEx_PeriphCLKConfig+0x764>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80092f0:	039f      	lsls	r7, r3, #14
 80092f2:	d466      	bmi.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x5fe>
    return HAL_OK;
 80092f4:	1e30      	subs	r0, r6, #0
 80092f6:	bf18      	it	ne
 80092f8:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80092fa:	02de      	lsls	r6, r3, #11
 80092fc:	d506      	bpl.n	800930c <HAL_RCCEx_PeriphCLKConfig+0x548>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80092fe:	4956      	ldr	r1, [pc, #344]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009300:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8009302:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8009304:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8009308:	432a      	orrs	r2, r5
 800930a:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800930c:	00dd      	lsls	r5, r3, #3
 800930e:	d507      	bpl.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009310:	4951      	ldr	r1, [pc, #324]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009312:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8009316:	690a      	ldr	r2, [r1, #16]
 8009318:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800931c:	432a      	orrs	r2, r5
 800931e:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009320:	0299      	lsls	r1, r3, #10
 8009322:	d506      	bpl.n	8009332 <HAL_RCCEx_PeriphCLKConfig+0x56e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009324:	494c      	ldr	r1, [pc, #304]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009326:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8009328:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800932a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800932e:	432a      	orrs	r2, r5
 8009330:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009332:	005a      	lsls	r2, r3, #1
 8009334:	d509      	bpl.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x586>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009336:	4a48      	ldr	r2, [pc, #288]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009338:	6911      	ldr	r1, [r2, #16]
 800933a:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800933e:	6111      	str	r1, [r2, #16]
 8009340:	6911      	ldr	r1, [r2, #16]
 8009342:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8009346:	4329      	orrs	r1, r5
 8009348:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800934a:	2b00      	cmp	r3, #0
 800934c:	da06      	bge.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x598>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800934e:	4942      	ldr	r1, [pc, #264]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009350:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8009352:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009354:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009358:	432a      	orrs	r2, r5
 800935a:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800935c:	021b      	lsls	r3, r3, #8
 800935e:	d507      	bpl.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009360:	4a3d      	ldr	r2, [pc, #244]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009362:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8009366:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8009368:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800936c:	430b      	orrs	r3, r1
 800936e:	6553      	str	r3, [r2, #84]	; 0x54
}
 8009370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009374:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8009378:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800937c:	f43f af1f 	beq.w	80091be <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8009380:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8009384:	f43f af1b 	beq.w	80091be <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8009388:	2601      	movs	r6, #1
 800938a:	4635      	mov	r5, r6
 800938c:	e722      	b.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800938e:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8009392:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009396:	f43f af32 	beq.w	80091fe <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800939a:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800939e:	f43f af2e 	beq.w	80091fe <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80093a2:	2601      	movs	r6, #1
 80093a4:	4635      	mov	r5, r6
 80093a6:	e735      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80093a8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80093ac:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80093b0:	f43f af45 	beq.w	800923e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80093b4:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 80093b8:	f43f af41 	beq.w	800923e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80093bc:	2601      	movs	r6, #1
 80093be:	4635      	mov	r5, r6
 80093c0:	e748      	b.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->RngClockSelection)
 80093c2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80093c4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80093c8:	f000 8121 	beq.w	800960e <HAL_RCCEx_PeriphCLKConfig+0x84a>
 80093cc:	d906      	bls.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x618>
 80093ce:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 80093d2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80093d6:	d003      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 80093d8:	2001      	movs	r0, #1
 80093da:	e78e      	b.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x536>
 80093dc:	2a00      	cmp	r2, #0
 80093de:	d1fb      	bne.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
    if(ret == HAL_OK)
 80093e0:	2d00      	cmp	r5, #0
 80093e2:	d1f9      	bne.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80093e4:	4d1c      	ldr	r5, [pc, #112]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
    return HAL_OK;
 80093e6:	1e30      	subs	r0, r6, #0
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80093e8:	6d69      	ldr	r1, [r5, #84]	; 0x54
    return HAL_OK;
 80093ea:	bf18      	it	ne
 80093ec:	2001      	movne	r0, #1
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80093ee:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80093f2:	430a      	orrs	r2, r1
 80093f4:	656a      	str	r2, [r5, #84]	; 0x54
 80093f6:	e780      	b.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch(PeriphClkInit->Sai1ClockSelection)
 80093f8:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 80093fa:	2d00      	cmp	r5, #0
 80093fc:	f040 80a5 	bne.w	800954a <HAL_RCCEx_PeriphCLKConfig+0x786>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009400:	4915      	ldr	r1, [pc, #84]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009402:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009404:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8009406:	f022 0207 	bic.w	r2, r2, #7
 800940a:	4302      	orrs	r2, r0
 800940c:	650a      	str	r2, [r1, #80]	; 0x50
 800940e:	e511      	b.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x70>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009410:	2101      	movs	r1, #1
 8009412:	1d20      	adds	r0, r4, #4
 8009414:	f7ff fbe2 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009418:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800941a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800941c:	2d00      	cmp	r5, #0
 800941e:	f040 80dd 	bne.w	80095dc <HAL_RCCEx_PeriphCLKConfig+0x818>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009422:	490d      	ldr	r1, [pc, #52]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009424:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009426:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8009428:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800942c:	4302      	orrs	r2, r0
 800942e:	650a      	str	r2, [r1, #80]	; 0x50
 8009430:	e5e8      	b.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009432:	2101      	movs	r1, #1
 8009434:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009438:	f7ff fc4a 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800943c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800943e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009440:	2d00      	cmp	r5, #0
 8009442:	f040 80d9 	bne.w	80095f8 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009446:	4904      	ldr	r1, [pc, #16]	; (8009458 <HAL_RCCEx_PeriphCLKConfig+0x694>)
 8009448:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800944c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800944e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8009452:	4302      	orrs	r2, r0
 8009454:	654a      	str	r2, [r1, #84]	; 0x54
 8009456:	e73c      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8009458:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800945c:	2102      	movs	r1, #2
 800945e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009462:	f7ff fc35 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009466:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009468:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800946a:	2d00      	cmp	r5, #0
 800946c:	f040 80c2 	bne.w	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x830>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009470:	49ac      	ldr	r1, [pc, #688]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009472:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8009476:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8009478:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800947c:	4302      	orrs	r2, r0
 800947e:	658a      	str	r2, [r1, #88]	; 0x58
 8009480:	e715      	b.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009482:	2101      	movs	r1, #1
 8009484:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009488:	f7ff fc22 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800948c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800948e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009490:	2d00      	cmp	r5, #0
 8009492:	f040 80ad 	bne.w	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009496:	49a3      	ldr	r1, [pc, #652]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009498:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800949a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800949c:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 80094a0:	4302      	orrs	r2, r0
 80094a2:	654a      	str	r2, [r1, #84]	; 0x54
 80094a4:	e643      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80094a6:	4fa0      	ldr	r7, [pc, #640]	; (8009728 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094ae:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80094b0:	f7fa ff84 	bl	80043bc <HAL_GetTick>
 80094b4:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094b6:	e006      	b.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094b8:	f7fa ff80 	bl	80043bc <HAL_GetTick>
 80094bc:	eba0 0008 	sub.w	r0, r0, r8
 80094c0:	2864      	cmp	r0, #100	; 0x64
 80094c2:	f200 818b 	bhi.w	80097dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	05da      	lsls	r2, r3, #23
 80094ca:	d5f5      	bpl.n	80094b8 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
    if(ret == HAL_OK)
 80094cc:	2d00      	cmp	r5, #0
 80094ce:	f040 81b1 	bne.w	8009834 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80094d2:	4a94      	ldr	r2, [pc, #592]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80094d4:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80094d8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80094da:	4059      	eors	r1, r3
 80094dc:	f411 7f40 	tst.w	r1, #768	; 0x300
 80094e0:	d00b      	beq.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x736>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094e2:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80094e4:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80094e6:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80094ea:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80094ee:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80094f0:	6f10      	ldr	r0, [r2, #112]	; 0x70
 80094f2:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80094f6:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80094f8:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80094fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094fe:	f000 817b 	beq.w	80097f8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009502:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009506:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800950a:	f000 8189 	beq.w	8009820 <HAL_RCCEx_PeriphCLKConfig+0xa5c>
 800950e:	4985      	ldr	r1, [pc, #532]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009510:	690a      	ldr	r2, [r1, #16]
 8009512:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8009516:	610a      	str	r2, [r1, #16]
 8009518:	4a82      	ldr	r2, [pc, #520]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800951a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800951e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8009520:	430b      	orrs	r3, r1
 8009522:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009524:	6823      	ldr	r3, [r4, #0]
 8009526:	e5d0      	b.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8009528:	2102      	movs	r1, #2
 800952a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800952e:	f7ff fbcf 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009532:	6823      	ldr	r3, [r4, #0]
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8009534:	2800      	cmp	r0, #0
 8009536:	f43f aedb 	beq.w	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      status=HAL_ERROR;
 800953a:	2601      	movs	r6, #1
 800953c:	e6d8      	b.n	80092f0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800953e:	462e      	mov	r6, r5
 8009540:	e496      	b.n	8008e70 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8009542:	462e      	mov	r6, r5
 8009544:	e513      	b.n	8008f6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8009546:	462e      	mov	r6, r5
 8009548:	e4b4      	b.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
 800954a:	462e      	mov	r6, r5
 800954c:	e472      	b.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800954e:	462e      	mov	r6, r5
 8009550:	e4d2      	b.n	8008ef8 <HAL_RCCEx_PeriphCLKConfig+0x134>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009552:	2102      	movs	r1, #2
 8009554:	1d20      	adds	r0, r4, #4
 8009556:	f7ff fb41 	bl	8008bdc <RCCEx_PLL2_Config>
 800955a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800955c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800955e:	2d00      	cmp	r5, #0
 8009560:	d153      	bne.n	800960a <HAL_RCCEx_PeriphCLKConfig+0x846>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009562:	4970      	ldr	r1, [pc, #448]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009564:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8009566:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8009568:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800956c:	4302      	orrs	r2, r0
 800956e:	64ca      	str	r2, [r1, #76]	; 0x4c
 8009570:	e6bb      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009572:	496c      	ldr	r1, [pc, #432]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009574:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009576:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800957a:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800957c:	e46e      	b.n	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800957e:	4969      	ldr	r1, [pc, #420]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009580:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009582:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009586:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8009588:	e489      	b.n	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xda>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800958a:	4966      	ldr	r1, [pc, #408]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 800958c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800958e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009592:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8009594:	e4a5      	b.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009596:	4963      	ldr	r1, [pc, #396]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009598:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800959a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800959e:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 80095a0:	e4db      	b.n	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80095a2:	462e      	mov	r6, r5
 80095a4:	e616      	b.n	80091d4 <HAL_RCCEx_PeriphCLKConfig+0x410>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80095a6:	495f      	ldr	r1, [pc, #380]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80095a8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80095aa:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80095ac:	f022 0203 	bic.w	r2, r2, #3
 80095b0:	4302      	orrs	r2, r0
 80095b2:	64ca      	str	r2, [r1, #76]	; 0x4c
 80095b4:	e586      	b.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80095b6:	462e      	mov	r6, r5
 80095b8:	e64c      	b.n	8009254 <HAL_RCCEx_PeriphCLKConfig+0x490>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80095ba:	495a      	ldr	r1, [pc, #360]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80095bc:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80095be:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80095c0:	f022 0207 	bic.w	r2, r2, #7
 80095c4:	4302      	orrs	r2, r0
 80095c6:	654a      	str	r2, [r1, #84]	; 0x54
 80095c8:	e5ca      	b.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80095ca:	4956      	ldr	r1, [pc, #344]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80095cc:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80095d0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80095d2:	f022 0207 	bic.w	r2, r2, #7
 80095d6:	4302      	orrs	r2, r0
 80095d8:	658a      	str	r2, [r1, #88]	; 0x58
 80095da:	e5db      	b.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80095dc:	462e      	mov	r6, r5
 80095de:	e511      	b.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80095e0:	462e      	mov	r6, r5
 80095e2:	e4a4      	b.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80095e4:	462e      	mov	r6, r5
 80095e6:	e4df      	b.n	8008fa8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80095e8:	462e      	mov	r6, r5
 80095ea:	e4fb      	b.n	8008fe4 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80095ec:	462e      	mov	r6, r5
 80095ee:	e611      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x450>
 80095f0:	462e      	mov	r6, r5
 80095f2:	e59c      	b.n	800912e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80095f4:	462e      	mov	r6, r5
 80095f6:	e65a      	b.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 80095f8:	462e      	mov	r6, r5
 80095fa:	e66a      	b.n	80092d2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095fc:	4949      	ldr	r1, [pc, #292]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80095fe:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009600:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009604:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009606:	2d00      	cmp	r5, #0
 8009608:	d0ab      	beq.n	8009562 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 800960a:	462e      	mov	r6, r5
 800960c:	e66d      	b.n	80092ea <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800960e:	4845      	ldr	r0, [pc, #276]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009610:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8009612:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8009616:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8009618:	2d00      	cmp	r5, #0
 800961a:	f47f aedd 	bne.w	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800961e:	e6e1      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x620>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009620:	4940      	ldr	r1, [pc, #256]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009622:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009624:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009628:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800962a:	2d00      	cmp	r5, #0
 800962c:	d1e4      	bne.n	80095f8 <HAL_RCCEx_PeriphCLKConfig+0x834>
 800962e:	e70a      	b.n	8009446 <HAL_RCCEx_PeriphCLKConfig+0x682>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009630:	1d20      	adds	r0, r4, #4
 8009632:	f7ff fad3 	bl	8008bdc <RCCEx_PLL2_Config>
 8009636:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009638:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800963a:	2d00      	cmp	r5, #0
 800963c:	d1da      	bne.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800963e:	e717      	b.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009640:	2102      	movs	r1, #2
 8009642:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009646:	f7ff fb43 	bl	8008cd0 <RCCEx_PLL3_Config>
 800964a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800964c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800964e:	2d00      	cmp	r5, #0
 8009650:	d1cc      	bne.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x828>
 8009652:	e5d7      	b.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0x440>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009654:	2102      	movs	r1, #2
 8009656:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800965a:	f7ff fb39 	bl	8008cd0 <RCCEx_PLL3_Config>
 800965e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009660:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8009662:	2d00      	cmp	r5, #0
 8009664:	d1a7      	bne.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8009666:	e5ed      	b.n	8009244 <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009668:	2101      	movs	r1, #1
 800966a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800966e:	f7ff fb2f 	bl	8008cd0 <RCCEx_PLL3_Config>
 8009672:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009674:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8009676:	2d00      	cmp	r5, #0
 8009678:	d1b4      	bne.n	80095e4 <HAL_RCCEx_PeriphCLKConfig+0x820>
 800967a:	e48e      	b.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800967c:	2101      	movs	r1, #1
 800967e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009682:	f7ff fb25 	bl	8008cd0 <RCCEx_PLL3_Config>
 8009686:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009688:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800968a:	2d00      	cmp	r5, #0
 800968c:	d1ac      	bne.n	80095e8 <HAL_RCCEx_PeriphCLKConfig+0x824>
 800968e:	e4a1      	b.n	8008fd4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009690:	4924      	ldr	r1, [pc, #144]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8009692:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009694:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009698:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800969a:	2d00      	cmp	r5, #0
 800969c:	d19e      	bne.n	80095dc <HAL_RCCEx_PeriphCLKConfig+0x818>
 800969e:	e6c0      	b.n	8009422 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80096a0:	2102      	movs	r1, #2
 80096a2:	1d20      	adds	r0, r4, #4
 80096a4:	f7ff fa9a 	bl	8008bdc <RCCEx_PLL2_Config>
 80096a8:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80096aa:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80096ac:	2d00      	cmp	r5, #0
 80096ae:	d197      	bne.n	80095e0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
 80096b0:	e436      	b.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80096b2:	2102      	movs	r1, #2
 80096b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096b8:	f7ff fb0a 	bl	8008cd0 <RCCEx_PLL3_Config>
 80096bc:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80096be:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80096c0:	2d00      	cmp	r5, #0
 80096c2:	f47f af6e 	bne.w	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x7de>
 80096c6:	e57d      	b.n	80091c4 <HAL_RCCEx_PeriphCLKConfig+0x400>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096c8:	4916      	ldr	r1, [pc, #88]	; (8009724 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 80096ca:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80096cc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80096d0:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80096d2:	2d00      	cmp	r5, #0
 80096d4:	f47f acf5 	bne.w	80090c2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 80096d8:	e765      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80096da:	2102      	movs	r1, #2
 80096dc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096e0:	f7ff faf6 	bl	8008cd0 <RCCEx_PLL3_Config>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80096e4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80096e8:	6823      	ldr	r3, [r4, #0]
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80096ea:	2800      	cmp	r0, #0
 80096ec:	f43f adba 	beq.w	8009264 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
          status = HAL_ERROR;
 80096f0:	2601      	movs	r6, #1
 80096f2:	e5b7      	b.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80096f4:	2102      	movs	r1, #2
 80096f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80096fa:	f7ff fae9 	bl	8008cd0 <RCCEx_PLL3_Config>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80096fe:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009702:	6823      	ldr	r3, [r4, #0]
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009704:	2800      	cmp	r0, #0
 8009706:	f43f adbb 	beq.w	8009280 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
        status = HAL_ERROR;
 800970a:	2601      	movs	r6, #1
 800970c:	e5b8      	b.n	8009280 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800970e:	2102      	movs	r1, #2
 8009710:	3024      	adds	r0, #36	; 0x24
 8009712:	f7ff fadd 	bl	8008cd0 <RCCEx_PLL3_Config>
 8009716:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8009718:	2e00      	cmp	r6, #0
 800971a:	f43f ab6f 	beq.w	8008dfc <HAL_RCCEx_PeriphCLKConfig+0x38>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800971e:	6823      	ldr	r3, [r4, #0]
 8009720:	f7ff bb7a 	b.w	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8009724:	58024400 	.word	0x58024400
 8009728:	58024800 	.word	0x58024800
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800972c:	2100      	movs	r1, #0
 800972e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009732:	f7ff facd 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8009736:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009738:	4605      	mov	r5, r0
      break;
 800973a:	f7ff bbb0 	b.w	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xda>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800973e:	2100      	movs	r1, #0
 8009740:	1d20      	adds	r0, r4, #4
 8009742:	f7ff fa4b 	bl	8008bdc <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009746:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009748:	4605      	mov	r5, r0
      break;
 800974a:	e656      	b.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800974c:	2100      	movs	r1, #0
 800974e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009752:	f7ff fabd 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009756:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009758:	4605      	mov	r5, r0
      break;
 800975a:	e64e      	b.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800975c:	2100      	movs	r1, #0
 800975e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009762:	f7ff fab5 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009766:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009768:	4605      	mov	r5, r0
      break;
 800976a:	f7ff bbf6 	b.w	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x196>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800976e:	2100      	movs	r1, #0
 8009770:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009774:	f7ff faac 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009778:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800977a:	4605      	mov	r5, r0
      break;
 800977c:	f7ff bb6e 	b.w	8008e5c <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009780:	4932      	ldr	r1, [pc, #200]	; (800984c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
      break;
 8009782:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009784:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009786:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800978a:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800978c:	e635      	b.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x636>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800978e:	2100      	movs	r1, #0
 8009790:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009794:	f7ff fa9c 	bl	8008cd0 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009798:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800979a:	4605      	mov	r5, r0
      break;
 800979c:	f7ff bba1 	b.w	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80097a0:	2101      	movs	r1, #1
 80097a2:	1d20      	adds	r0, r4, #4
 80097a4:	f7ff fa1a 	bl	8008bdc <RCCEx_PLL2_Config>
 80097a8:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80097aa:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80097ac:	2d00      	cmp	r5, #0
 80097ae:	f47f acd6 	bne.w	800915e <HAL_RCCEx_PeriphCLKConfig+0x39a>
 80097b2:	e702      	b.n	80095ba <HAL_RCCEx_PeriphCLKConfig+0x7f6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80097b4:	2101      	movs	r1, #1
 80097b6:	1d20      	adds	r0, r4, #4
 80097b8:	f7ff fa10 	bl	8008bdc <RCCEx_PLL2_Config>
 80097bc:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80097be:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80097c0:	2d00      	cmp	r5, #0
 80097c2:	f47f ace6 	bne.w	8009192 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80097c6:	e700      	b.n	80095ca <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80097c8:	2101      	movs	r1, #1
 80097ca:	1d20      	adds	r0, r4, #4
 80097cc:	f7ff fa06 	bl	8008bdc <RCCEx_PLL2_Config>
 80097d0:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80097d2:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80097d4:	2d00      	cmp	r5, #0
 80097d6:	f47f af0b 	bne.w	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80097da:	e65c      	b.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
            ret = HAL_TIMEOUT;
 80097dc:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80097de:	6823      	ldr	r3, [r4, #0]
            ret = HAL_TIMEOUT;
 80097e0:	4635      	mov	r5, r6
 80097e2:	e472      	b.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80097e4:	2601      	movs	r6, #1
 80097e6:	f7ff bb17 	b.w	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80097ea:	4818      	ldr	r0, [pc, #96]	; (800984c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80097ec:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80097ee:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80097f2:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 80097f4:	f7ff bb09 	b.w	8008e0a <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 80097f8:	f7fa fde0 	bl	80043bc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80097fc:	f8df 804c 	ldr.w	r8, [pc, #76]	; 800984c <HAL_RCCEx_PeriphCLKConfig+0xa88>
        tickstart = HAL_GetTick();
 8009800:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009802:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009806:	e004      	b.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0xa4e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009808:	f7fa fdd8 	bl	80043bc <HAL_GetTick>
 800980c:	1bc0      	subs	r0, r0, r7
 800980e:	4548      	cmp	r0, r9
 8009810:	d8e4      	bhi.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009812:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8009816:	079b      	lsls	r3, r3, #30
 8009818:	d5f6      	bpl.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0xa44>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800981a:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800981e:	e670      	b.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009820:	480a      	ldr	r0, [pc, #40]	; (800984c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009822:	4a0b      	ldr	r2, [pc, #44]	; (8009850 <HAL_RCCEx_PeriphCLKConfig+0xa8c>)
 8009824:	6901      	ldr	r1, [r0, #16]
 8009826:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800982a:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800982e:	430a      	orrs	r2, r1
 8009830:	6102      	str	r2, [r0, #16]
 8009832:	e671      	b.n	8009518 <HAL_RCCEx_PeriphCLKConfig+0x754>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	462e      	mov	r6, r5
 8009838:	e447      	b.n	80090ca <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800983a:	2601      	movs	r6, #1
 800983c:	4635      	mov	r5, r6
 800983e:	e48f      	b.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->FmcClockSelection)
 8009840:	2601      	movs	r6, #1
 8009842:	4635      	mov	r5, r6
 8009844:	e43e      	b.n	80090c4 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009846:	2601      	movs	r6, #1
 8009848:	4635      	mov	r5, r6
 800984a:	e4a3      	b.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800984c:	58024400 	.word	0x58024400
 8009850:	00ffffcf 	.word	0x00ffffcf

08009854 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8009854:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009856:	f7ff f8f1 	bl	8008a3c <HAL_RCC_GetHCLKFreq>
 800985a:	4b05      	ldr	r3, [pc, #20]	; (8009870 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800985c:	4a05      	ldr	r2, [pc, #20]	; (8009874 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800985e:	6a1b      	ldr	r3, [r3, #32]
 8009860:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009864:	5cd3      	ldrb	r3, [r2, r3]
 8009866:	f003 031f 	and.w	r3, r3, #31
}
 800986a:	40d8      	lsrs	r0, r3
 800986c:	bd08      	pop	{r3, pc}
 800986e:	bf00      	nop
 8009870:	58024400 	.word	0x58024400
 8009874:	0801882c 	.word	0x0801882c

08009878 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009878:	4b4f      	ldr	r3, [pc, #316]	; (80099b8 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800987a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800987c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800987e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009880:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 8009882:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009886:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800988a:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 800988c:	d05c      	beq.n	8009948 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800988e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009892:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009896:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800989a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800989e:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80098a0:	ee07 4a90 	vmov	s15, r4
 80098a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80098a8:	d003      	beq.n	80098b2 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 80098aa:	2902      	cmp	r1, #2
 80098ac:	d075      	beq.n	800999a <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 80098ae:	2900      	cmp	r1, #0
 80098b0:	d04f      	beq.n	8009952 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80098b2:	ee07 2a90 	vmov	s15, r2
 80098b6:	eddf 6a41 	vldr	s13, [pc, #260]	; 80099bc <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80098ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098c0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80098c4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80099c0 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80098c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098cc:	ee06 3a90 	vmov	s13, r3
 80098d0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80098d4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80098d8:	ee76 6a85 	vadd.f32	s13, s13, s10
 80098dc:	eee7 6a25 	vfma.f32	s13, s14, s11
 80098e0:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80098e4:	4a34      	ldr	r2, [pc, #208]	; (80099b8 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 80098e6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80098ea:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80098ec:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80098f0:	ee07 3a10 	vmov	s14, r3
 80098f4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80098f8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80098fa:	ee37 7a06 	vadd.f32	s14, s14, s12
 80098fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009906:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800990a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800990c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009910:	ee07 3a10 	vmov	s14, r3
 8009914:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009918:	ee37 7a06 	vadd.f32	s14, s14, s12
 800991c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009920:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009924:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009928:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800992a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800992e:	ee07 3a90 	vmov	s15, r3
 8009932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009936:	ee77 7a86 	vadd.f32	s15, s15, s12
 800993a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800993e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009942:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009946:	4770      	bx	lr
 8009948:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800994a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800994e:	6082      	str	r2, [r0, #8]
}
 8009950:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009952:	6819      	ldr	r1, [r3, #0]
 8009954:	0689      	lsls	r1, r1, #26
 8009956:	d527      	bpl.n	80099a8 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009958:	681c      	ldr	r4, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800995a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800995e:	4919      	ldr	r1, [pc, #100]	; (80099c4 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009960:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009966:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800996a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800996e:	ed9f 5a14 	vldr	s10, [pc, #80]	; 80099c0 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009972:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009976:	40d1      	lsrs	r1, r2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009978:	ee06 3a90 	vmov	s13, r3
 800997c:	ee05 1a90 	vmov	s11, r1
 8009980:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009984:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8009988:	ee76 6a86 	vadd.f32	s13, s13, s12
 800998c:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009990:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009994:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009998:	e7a4      	b.n	80098e4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800999a:	ee07 2a90 	vmov	s15, r2
 800999e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80099c8 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 80099a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099a6:	e78a      	b.n	80098be <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80099a8:	ee07 2a90 	vmov	s15, r2
 80099ac:	eddf 6a07 	vldr	s13, [pc, #28]	; 80099cc <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 80099b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099b4:	e783      	b.n	80098be <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 80099b6:	bf00      	nop
 80099b8:	58024400 	.word	0x58024400
 80099bc:	4a742400 	.word	0x4a742400
 80099c0:	39000000 	.word	0x39000000
 80099c4:	03d09000 	.word	0x03d09000
 80099c8:	4bbebc20 	.word	0x4bbebc20
 80099cc:	4c742400 	.word	0x4c742400

080099d0 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80099d0:	4b4f      	ldr	r3, [pc, #316]	; (8009b10 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 80099d2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80099d4:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80099d6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80099d8:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 80099da:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80099de:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80099e2:	6c5c      	ldr	r4, [r3, #68]	; 0x44
  if (pll3m != 0U)
 80099e4:	d05c      	beq.n	8009aa0 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80099e6:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80099ea:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80099ee:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80099f2:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 80099f6:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80099f8:	ee07 4a90 	vmov	s15, r4
 80099fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009a00:	d003      	beq.n	8009a0a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 8009a02:	2902      	cmp	r1, #2
 8009a04:	d075      	beq.n	8009af2 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 8009a06:	2900      	cmp	r1, #0
 8009a08:	d04f      	beq.n	8009aaa <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009a0a:	ee07 2a90 	vmov	s15, r2
 8009a0e:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009b14 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8009a12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a18:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009a1c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009b18 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a24:	ee06 3a90 	vmov	s13, r3
 8009a28:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009a2c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009a30:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009a34:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009a38:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009a3c:	4a34      	ldr	r2, [pc, #208]	; (8009b10 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8009a3e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009a42:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009a44:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009a48:	ee07 3a10 	vmov	s14, r3
 8009a4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009a50:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8009a52:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009a56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a5e:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8009a62:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009a64:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009a68:	ee07 3a10 	vmov	s14, r3
 8009a6c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a70:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a7c:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8009a80:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8009a82:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009a86:	ee07 3a90 	vmov	s15, r3
 8009a8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a8e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a96:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009a9a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009a9e:	4770      	bx	lr
 8009aa0:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009aa2:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009aa6:	6082      	str	r2, [r0, #8]
}
 8009aa8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009aaa:	6819      	ldr	r1, [r3, #0]
 8009aac:	0689      	lsls	r1, r1, #26
 8009aae:	d527      	bpl.n	8009b00 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ab0:	681c      	ldr	r4, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009ab2:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ab6:	4919      	ldr	r1, [pc, #100]	; (8009b1c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009ab8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009abe:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009ac2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ac6:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8009b18 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009ace:	40d1      	lsrs	r1, r2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009ad0:	ee06 3a90 	vmov	s13, r3
 8009ad4:	ee05 1a90 	vmov	s11, r1
 8009ad8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009adc:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8009ae0:	ee76 6a86 	vadd.f32	s13, s13, s12
 8009ae4:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009ae8:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009aec:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009af0:	e7a4      	b.n	8009a3c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009af2:	ee07 2a90 	vmov	s15, r2
 8009af6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009b20 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8009afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009afe:	e78a      	b.n	8009a16 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009b00:	ee07 2a90 	vmov	s15, r2
 8009b04:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009b24 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8009b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b0c:	e783      	b.n	8009a16 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8009b0e:	bf00      	nop
 8009b10:	58024400 	.word	0x58024400
 8009b14:	4a742400 	.word	0x4a742400
 8009b18:	39000000 	.word	0x39000000
 8009b1c:	03d09000 	.word	0x03d09000
 8009b20:	4bbebc20 	.word	0x4bbebc20
 8009b24:	4c742400 	.word	0x4c742400

08009b28 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b28:	4b4f      	ldr	r3, [pc, #316]	; (8009c68 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 8009b2a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b2c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009b2e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009b30:	6ade      	ldr	r6, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 8009b32:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009b36:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009b3a:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  if (pll1m != 0U)
 8009b3c:	d05c      	beq.n	8009bf8 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009b3e:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009b42:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b46:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009b4a:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8009b4e:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009b50:	ee07 4a90 	vmov	s15, r4
 8009b54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009b58:	d07e      	beq.n	8009c58 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8009b5a:	2902      	cmp	r1, #2
 8009b5c:	d075      	beq.n	8009c4a <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 8009b5e:	2900      	cmp	r1, #0
 8009b60:	d04f      	beq.n	8009c02 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009b62:	ee07 2a90 	vmov	s15, r2
 8009b66:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009c6c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8009b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b70:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009b74:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009c70 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b7c:	ee06 3a90 	vmov	s13, r3
 8009b80:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009b84:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009b88:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009b8c:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009b90:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009b94:	4a34      	ldr	r2, [pc, #208]	; (8009c68 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8009b96:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009b9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009b9c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009ba0:	ee07 3a10 	vmov	s14, r3
 8009ba4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009ba8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009baa:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009bb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009bb6:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009bba:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009bbc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009bc0:	ee07 3a10 	vmov	s14, r3
 8009bc4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009bc8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009bcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009bd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009bd4:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009bd8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009bda:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8009bde:	ee07 3a90 	vmov	s15, r3
 8009be2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009be6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009bea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bee:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009bf2:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009bf6:	4770      	bx	lr
 8009bf8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009bfa:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009bfe:	6082      	str	r2, [r0, #8]
}
 8009c00:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c02:	6819      	ldr	r1, [r3, #0]
 8009c04:	0689      	lsls	r1, r1, #26
 8009c06:	d5ac      	bpl.n	8009b62 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c08:	681c      	ldr	r4, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c0a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c0e:	4919      	ldr	r1, [pc, #100]	; (8009c74 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c10:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8009c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c16:	f3c4 02c1 	ubfx	r2, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c1e:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8009c70 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009c26:	40d1      	lsrs	r1, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c28:	ee06 3a90 	vmov	s13, r3
 8009c2c:	ee05 1a90 	vmov	s11, r1
 8009c30:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009c34:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8009c38:	ee76 6a86 	vadd.f32	s13, s13, s12
 8009c3c:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009c40:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009c44:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009c48:	e7a4      	b.n	8009b94 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c4a:	ee07 2a90 	vmov	s15, r2
 8009c4e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009c78 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8009c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c56:	e78a      	b.n	8009b6e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009c58:	ee07 2a90 	vmov	s15, r2
 8009c5c:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009c7c <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8009c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c64:	e783      	b.n	8009b6e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8009c66:	bf00      	nop
 8009c68:	58024400 	.word	0x58024400
 8009c6c:	4c742400 	.word	0x4c742400
 8009c70:	39000000 	.word	0x39000000
 8009c74:	03d09000 	.word	0x03d09000
 8009c78:	4bbebc20 	.word	0x4bbebc20
 8009c7c:	4a742400 	.word	0x4a742400

08009c80 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009c80:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8009c84:	b500      	push	{lr}
 8009c86:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009c88:	d074      	beq.n	8009d74 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8009c8a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009c8e:	d02c      	beq.n	8009cea <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009c90:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009c94:	f000 80cd 	beq.w	8009e32 <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009c98:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8009c9c:	d07e      	beq.n	8009d9c <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009c9e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009ca2:	d058      	beq.n	8009d56 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009ca4:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8009ca8:	f000 8102 	beq.w	8009eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009cac:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009cb0:	f000 810d 	beq.w	8009ece <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009cb4:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8009cb8:	f000 80e1 	beq.w	8009e7e <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009cbc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009cc0:	d138      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009cc2:	4b99      	ldr	r3, [pc, #612]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cc6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 8009cca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009cce:	f000 808d 	beq.w	8009dec <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8009cd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009cd6:	f000 813d 	beq.w	8009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 8009cda:	bb5b      	cbnz	r3, 8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009cdc:	4b92      	ldr	r3, [pc, #584]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009cde:	6818      	ldr	r0, [r3, #0]
 8009ce0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8009ce4:	d043      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
            frequency = HSE_VALUE;
 8009ce6:	4891      	ldr	r0, [pc, #580]	; (8009f2c <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 8009ce8:	e041      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8009cea:	4a8f      	ldr	r2, [pc, #572]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009cec:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009cee:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8009cf2:	2b80      	cmp	r3, #128	; 0x80
 8009cf4:	f000 8098 	beq.w	8009e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8009cf8:	d920      	bls.n	8009d3c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8009cfa:	2bc0      	cmp	r3, #192	; 0xc0
 8009cfc:	d036      	beq.n	8009d6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d02:	d117      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009d04:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d06:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009d08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009d0c:	0749      	lsls	r1, r1, #29
 8009d0e:	d502      	bpl.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 80ae 	beq.w	8009e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009d16:	4a84      	ldr	r2, [pc, #528]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009d18:	6812      	ldr	r2, [r2, #0]
 8009d1a:	05d0      	lsls	r0, r2, #23
 8009d1c:	d503      	bpl.n	8009d26 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8009d1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d22:	f000 80ff 	beq.w	8009f24 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009d26:	4a80      	ldr	r2, [pc, #512]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009d28:	6812      	ldr	r2, [r2, #0]
 8009d2a:	0391      	lsls	r1, r2, #14
 8009d2c:	d502      	bpl.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8009d2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d32:	d0d8      	beq.n	8009ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
      switch (srcclk)
 8009d34:	2000      	movs	r0, #0
}
 8009d36:	b005      	add	sp, #20
 8009d38:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d04c      	beq.n	8009dda <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8009d40:	2b40      	cmp	r3, #64	; 0x40
 8009d42:	d1f7      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009d44:	6810      	ldr	r0, [r2, #0]
 8009d46:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009d4a:	d010      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d4c:	a801      	add	r0, sp, #4
 8009d4e:	f7ff fd93 	bl	8009878 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009d52:	9801      	ldr	r0, [sp, #4]
 8009d54:	e00b      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8009d56:	4a74      	ldr	r2, [pc, #464]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009d58:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009d5a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8009d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d62:	d061      	beq.n	8009e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8009d64:	d937      	bls.n	8009dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 8009d66:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009d6a:	d179      	bne.n	8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          frequency = EXTERNAL_CLOCK_VALUE;
 8009d6c:	4870      	ldr	r0, [pc, #448]	; (8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
}
 8009d6e:	b005      	add	sp, #20
 8009d70:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8009d74:	4b6c      	ldr	r3, [pc, #432]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d78:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 8009d7c:	2b04      	cmp	r3, #4
 8009d7e:	d8d9      	bhi.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8009d80:	a201      	add	r2, pc, #4	; (adr r2, 8009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8009d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d86:	bf00      	nop
 8009d88:	08009ded 	.word	0x08009ded
 8009d8c:	08009e11 	.word	0x08009e11
 8009d90:	08009dfd 	.word	0x08009dfd
 8009d94:	08009d6d 	.word	0x08009d6d
 8009d98:	08009df9 	.word	0x08009df9
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009d9c:	4a62      	ldr	r2, [pc, #392]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009d9e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009da0:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009da4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009da8:	d03e      	beq.n	8009e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8009daa:	d937      	bls.n	8009e1c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
 8009dac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009db0:	d0dc      	beq.n	8009d6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009db2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009db6:	d1bd      	bne.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009db8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009dba:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009dbc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009dc0:	0752      	lsls	r2, r2, #29
 8009dc2:	d5a8      	bpl.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d1a6      	bne.n	8009d16 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009dc8:	4b57      	ldr	r3, [pc, #348]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009dca:	485a      	ldr	r0, [pc, #360]	; (8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009dd2:	40d8      	lsrs	r0, r3
 8009dd4:	e7cb      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d146      	bne.n	8009e68 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009dda:	6810      	ldr	r0, [r2, #0]
 8009ddc:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009de0:	d0c5      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009de2:	a801      	add	r0, sp, #4
 8009de4:	f7ff fea0 	bl	8009b28 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8009de8:	9802      	ldr	r0, [sp, #8]
 8009dea:	e7c0      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009dec:	4b4e      	ldr	r3, [pc, #312]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009dee:	6818      	ldr	r0, [r3, #0]
 8009df0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009df4:	d0bb      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8009df6:	e7f4      	b.n	8009de2 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009df8:	4a4b      	ldr	r2, [pc, #300]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009dfa:	e783      	b.n	8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009dfc:	4b4a      	ldr	r3, [pc, #296]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009dfe:	6818      	ldr	r0, [r3, #0]
 8009e00:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009e04:	d0b3      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009e06:	a801      	add	r0, sp, #4
 8009e08:	f7ff fde2 	bl	80099d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009e0c:	9801      	ldr	r0, [sp, #4]
 8009e0e:	e7ae      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009e10:	4b45      	ldr	r3, [pc, #276]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009e12:	6818      	ldr	r0, [r3, #0]
 8009e14:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009e18:	d0a9      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8009e1a:	e797      	b.n	8009d4c <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      switch (saiclocksource)
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d0dc      	beq.n	8009dda <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8009e20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009e24:	d08e      	beq.n	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 8009e26:	e785      	b.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009e28:	6810      	ldr	r0, [r2, #0]
 8009e2a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009e2e:	d09e      	beq.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8009e30:	e7e9      	b.n	8009e06 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8009e32:	4a3d      	ldr	r2, [pc, #244]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009e34:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009e36:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8009e3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e3e:	d0f3      	beq.n	8009e28 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8009e40:	d806      	bhi.n	8009e50 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d0c9      	beq.n	8009dda <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 8009e46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e4a:	f43f af7b 	beq.w	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 8009e4e:	e771      	b.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8009e50:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009e54:	d08a      	beq.n	8009d6c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8009e56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e5a:	f43f af53 	beq.w	8009d04 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 8009e5e:	e769      	b.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
      switch (srcclk)
 8009e60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009e64:	d0a8      	beq.n	8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009e66:	e765      	b.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8009e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e6c:	f43f af6a 	beq.w	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 8009e70:	e760      	b.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009e72:	6813      	ldr	r3, [r2, #0]
 8009e74:	482f      	ldr	r0, [pc, #188]	; (8009f34 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009e76:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009e7a:	40d8      	lsrs	r0, r3
 8009e7c:	e777      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009e7e:	4a2a      	ldr	r2, [pc, #168]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009e80:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009e82:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8009e86:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009e8a:	d06e      	beq.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8009e8c:	d83c      	bhi.n	8009f08 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 8009e8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e92:	d05f      	beq.n	8009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 8009e94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009e98:	d127      	bne.n	8009eea <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009e9a:	4b23      	ldr	r3, [pc, #140]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009e9c:	6818      	ldr	r0, [r3, #0]
 8009e9e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009ea2:	f43f af64 	beq.w	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ea6:	a801      	add	r0, sp, #4
 8009ea8:	f7ff fd92 	bl	80099d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009eac:	9802      	ldr	r0, [sp, #8]
 8009eae:	e75e      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009eb0:	4a1d      	ldr	r2, [pc, #116]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009eb2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009eb4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ebc:	d040      	beq.n	8009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 8009ebe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ec2:	f43f af79 	beq.w	8009db8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f47f af34 	bne.w	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8009ecc:	e73a      	b.n	8009d44 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8009ece:	4b16      	ldr	r3, [pc, #88]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009ed0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 8009ed2:	03d2      	lsls	r2, r2, #15
 8009ed4:	d58b      	bpl.n	8009dee <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009ed6:	6818      	ldr	r0, [r3, #0]
 8009ed8:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009edc:	f43f af47 	beq.w	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ee0:	a801      	add	r0, sp, #4
 8009ee2:	f7ff fcc9 	bl	8009878 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009ee6:	9803      	ldr	r0, [sp, #12]
 8009ee8:	e741      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	f47f af22 	bne.w	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009ef0:	f7fe fda4 	bl	8008a3c <HAL_RCC_GetHCLKFreq>
 8009ef4:	4b0c      	ldr	r3, [pc, #48]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009ef6:	4a10      	ldr	r2, [pc, #64]	; (8009f38 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009ef8:	6a1b      	ldr	r3, [r3, #32]
 8009efa:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009efe:	5cd3      	ldrb	r3, [r2, r3]
 8009f00:	f003 031f 	and.w	r3, r3, #31
 8009f04:	40d8      	lsrs	r0, r3
          break;
 8009f06:	e732      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
      switch (srcclk)
 8009f08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f0c:	d004      	beq.n	8009f18 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
 8009f0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009f12:	f43f aee3 	beq.w	8009cdc <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
 8009f16:	e70d      	b.n	8009d34 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009f18:	4b03      	ldr	r3, [pc, #12]	; (8009f28 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8009f1a:	6818      	ldr	r0, [r3, #0]
 8009f1c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8009f20:	f43f af25 	beq.w	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
            frequency = CSI_VALUE;
 8009f24:	4805      	ldr	r0, [pc, #20]	; (8009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f26:	e722      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8009f28:	58024400 	.word	0x58024400
 8009f2c:	017d7840 	.word	0x017d7840
 8009f30:	00bb8000 	.word	0x00bb8000
 8009f34:	03d09000 	.word	0x03d09000
 8009f38:	0801882c 	.word	0x0801882c
 8009f3c:	003d0900 	.word	0x003d0900
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009f40:	6810      	ldr	r0, [r2, #0]
 8009f42:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009f46:	f43f af12 	beq.w	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f4a:	a801      	add	r0, sp, #4
 8009f4c:	f7ff fd40 	bl	80099d0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009f50:	9803      	ldr	r0, [sp, #12]
 8009f52:	e70c      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009f54:	4b08      	ldr	r3, [pc, #32]	; (8009f78 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f56:	6818      	ldr	r0, [r3, #0]
 8009f58:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009f5c:	f43f af07 	beq.w	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f60:	a801      	add	r0, sp, #4
 8009f62:	f7ff fc89 	bl	8009878 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009f66:	9802      	ldr	r0, [sp, #8]
 8009f68:	e701      	b.n	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009f6a:	6810      	ldr	r0, [r2, #0]
 8009f6c:	f010 0004 	ands.w	r0, r0, #4
 8009f70:	f43f aefd 	beq.w	8009d6e <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8009f74:	e728      	b.n	8009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8009f76:	bf00      	nop
 8009f78:	58024400 	.word	0x58024400

08009f7c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	f000 80a5 	beq.w	800a0cc <HAL_TIM_Base_Init+0x150>
{
 8009f82:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f84:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009f88:	4604      	mov	r4, r0
 8009f8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d076      	beq.n	800a080 <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f92:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8009f94:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f96:	494e      	ldr	r1, [pc, #312]	; (800a0d0 <HAL_TIM_Base_Init+0x154>)
 8009f98:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 8009f9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fa0:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8009fa4:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fa6:	fab1 f181 	clz	r1, r1
 8009faa:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8009fae:	d027      	beq.n	800a000 <HAL_TIM_Base_Init+0x84>
 8009fb0:	bb31      	cbnz	r1, 800a000 <HAL_TIM_Base_Init+0x84>
 8009fb2:	4848      	ldr	r0, [pc, #288]	; (800a0d4 <HAL_TIM_Base_Init+0x158>)
 8009fb4:	4d48      	ldr	r5, [pc, #288]	; (800a0d8 <HAL_TIM_Base_Init+0x15c>)
 8009fb6:	4282      	cmp	r2, r0
 8009fb8:	d067      	beq.n	800a08a <HAL_TIM_Base_Init+0x10e>
 8009fba:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009fbe:	4282      	cmp	r2, r0
 8009fc0:	d063      	beq.n	800a08a <HAL_TIM_Base_Init+0x10e>
 8009fc2:	1b55      	subs	r5, r2, r5
 8009fc4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009fc8:	fab5 f585 	clz	r5, r5
 8009fcc:	4282      	cmp	r2, r0
 8009fce:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8009fd2:	d063      	beq.n	800a09c <HAL_TIM_Base_Init+0x120>
 8009fd4:	2d00      	cmp	r5, #0
 8009fd6:	d161      	bne.n	800a09c <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009fd8:	4840      	ldr	r0, [pc, #256]	; (800a0dc <HAL_TIM_Base_Init+0x160>)
 8009fda:	4941      	ldr	r1, [pc, #260]	; (800a0e0 <HAL_TIM_Base_Init+0x164>)
 8009fdc:	428a      	cmp	r2, r1
 8009fde:	bf18      	it	ne
 8009fe0:	4282      	cmpne	r2, r0
 8009fe2:	d065      	beq.n	800a0b0 <HAL_TIM_Base_Init+0x134>
 8009fe4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009fe8:	428a      	cmp	r2, r1
 8009fea:	d061      	beq.n	800a0b0 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009fec:	69a0      	ldr	r0, [r4, #24]
 8009fee:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ff2:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ff4:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8009ff6:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ff8:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ffa:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009ffc:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ffe:	e023      	b.n	800a048 <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a000:	4d35      	ldr	r5, [pc, #212]	; (800a0d8 <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a006:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a008:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800a00a:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a00c:	fab5 f585 	clz	r5, r5
 800a010:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a012:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a014:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a018:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a01a:	69a0      	ldr	r0, [r4, #24]
 800a01c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a020:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800a022:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a024:	68e3      	ldr	r3, [r4, #12]
 800a026:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a028:	6863      	ldr	r3, [r4, #4]
 800a02a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a02c:	b951      	cbnz	r1, 800a044 <HAL_TIM_Base_Init+0xc8>
 800a02e:	b94d      	cbnz	r5, 800a044 <HAL_TIM_Base_Init+0xc8>
 800a030:	492a      	ldr	r1, [pc, #168]	; (800a0dc <HAL_TIM_Base_Init+0x160>)
 800a032:	4b2b      	ldr	r3, [pc, #172]	; (800a0e0 <HAL_TIM_Base_Init+0x164>)
 800a034:	429a      	cmp	r2, r3
 800a036:	bf18      	it	ne
 800a038:	428a      	cmpne	r2, r1
 800a03a:	d003      	beq.n	800a044 <HAL_TIM_Base_Init+0xc8>
 800a03c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a040:	429a      	cmp	r2, r3
 800a042:	d101      	bne.n	800a048 <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a044:	6963      	ldr	r3, [r4, #20]
 800a046:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a048:	2301      	movs	r3, #1
  return HAL_OK;
 800a04a:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800a04c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a04e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a052:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800a056:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800a05a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800a05e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800a062:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a066:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a06a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800a06e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a072:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800a076:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800a07a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800a07e:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800a080:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800a084:	f7f9 fede 	bl	8003e44 <HAL_TIM_Base_MspInit>
 800a088:	e783      	b.n	8009f92 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a08a:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a08c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a090:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a092:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800a096:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a098:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a09a:	e7ba      	b.n	800a012 <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800a09c:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a09e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a0a2:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0a4:	480f      	ldr	r0, [pc, #60]	; (800a0e4 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0a6:	4282      	cmp	r2, r0
 800a0a8:	d0b3      	beq.n	800a012 <HAL_TIM_Base_Init+0x96>
 800a0aa:	2d00      	cmp	r5, #0
 800a0ac:	d1b1      	bne.n	800a012 <HAL_TIM_Base_Init+0x96>
 800a0ae:	e793      	b.n	8009fd8 <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a0b0:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a0b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a0b6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a0b8:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a0ba:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a0bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0c0:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800a0c2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800a0c4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a0c6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a0c8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0ca:	e7b1      	b.n	800a030 <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800a0cc:	2001      	movs	r0, #1
}
 800a0ce:	4770      	bx	lr
 800a0d0:	40010000 	.word	0x40010000
 800a0d4:	40000400 	.word	0x40000400
 800a0d8:	40010400 	.word	0x40010400
 800a0dc:	40014000 	.word	0x40014000
 800a0e0:	40014400 	.word	0x40014400
 800a0e4:	40000c00 	.word	0x40000c00

0800a0e8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800a0e8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d13d      	bne.n	800a16c <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0f0:	6802      	ldr	r2, [r0, #0]
 800a0f2:	4b23      	ldr	r3, [pc, #140]	; (800a180 <HAL_TIM_Base_Start+0x98>)
 800a0f4:	4923      	ldr	r1, [pc, #140]	; (800a184 <HAL_TIM_Base_Start+0x9c>)
 800a0f6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800a0fa:	bf18      	it	ne
 800a0fc:	429a      	cmpne	r2, r3
{
 800a0fe:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a100:	bf0c      	ite	eq
 800a102:	2301      	moveq	r3, #1
 800a104:	2300      	movne	r3, #0
 800a106:	4d20      	ldr	r5, [pc, #128]	; (800a188 <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a108:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a10a:	42aa      	cmp	r2, r5
 800a10c:	bf08      	it	eq
 800a10e:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800a112:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a116:	4c1d      	ldr	r4, [pc, #116]	; (800a18c <HAL_TIM_Base_Start+0xa4>)
 800a118:	428a      	cmp	r2, r1
 800a11a:	bf08      	it	eq
 800a11c:	f043 0301 	orreq.w	r3, r3, #1
 800a120:	481b      	ldr	r0, [pc, #108]	; (800a190 <HAL_TIM_Base_Start+0xa8>)
 800a122:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800a126:	42a2      	cmp	r2, r4
 800a128:	bf08      	it	eq
 800a12a:	f043 0301 	orreq.w	r3, r3, #1
 800a12e:	4282      	cmp	r2, r0
 800a130:	bf08      	it	eq
 800a132:	f043 0301 	orreq.w	r3, r3, #1
 800a136:	428a      	cmp	r2, r1
 800a138:	bf08      	it	eq
 800a13a:	f043 0301 	orreq.w	r3, r3, #1
 800a13e:	b933      	cbnz	r3, 800a14e <HAL_TIM_Base_Start+0x66>
 800a140:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800a144:	1a10      	subs	r0, r2, r0
 800a146:	fab0 f080 	clz	r0, r0
 800a14a:	0940      	lsrs	r0, r0, #5
 800a14c:	b198      	cbz	r0, 800a176 <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a14e:	6891      	ldr	r1, [r2, #8]
 800a150:	4b10      	ldr	r3, [pc, #64]	; (800a194 <HAL_TIM_Base_Start+0xac>)
 800a152:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a154:	2b06      	cmp	r3, #6
 800a156:	d00b      	beq.n	800a170 <HAL_TIM_Base_Start+0x88>
 800a158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a15c:	d008      	beq.n	800a170 <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800a15e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800a160:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800a162:	f043 0301 	orr.w	r3, r3, #1
 800a166:	6013      	str	r3, [r2, #0]
}
 800a168:	bc30      	pop	{r4, r5}
 800a16a:	4770      	bx	lr
    return HAL_ERROR;
 800a16c:	2001      	movs	r0, #1
}
 800a16e:	4770      	bx	lr
  return HAL_OK;
 800a170:	2000      	movs	r0, #0
}
 800a172:	bc30      	pop	{r4, r5}
 800a174:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800a176:	6813      	ldr	r3, [r2, #0]
 800a178:	f043 0301 	orr.w	r3, r3, #1
 800a17c:	6013      	str	r3, [r2, #0]
 800a17e:	e7f3      	b.n	800a168 <HAL_TIM_Base_Start+0x80>
 800a180:	40010000 	.word	0x40010000
 800a184:	40000800 	.word	0x40000800
 800a188:	40000400 	.word	0x40000400
 800a18c:	40000c00 	.word	0x40000c00
 800a190:	40010400 	.word	0x40010400
 800a194:	00010007 	.word	0x00010007

0800a198 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800a198:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d141      	bne.n	800a224 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1a0:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800a1a2:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1a4:	4b24      	ldr	r3, [pc, #144]	; (800a238 <HAL_TIM_Base_Start_IT+0xa0>)
 800a1a6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800a1aa:	bf18      	it	ne
 800a1ac:	429a      	cmpne	r2, r3
{
 800a1ae:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1b0:	bf0c      	ite	eq
 800a1b2:	2301      	moveq	r3, #1
 800a1b4:	2300      	movne	r3, #0
 800a1b6:	4d21      	ldr	r5, [pc, #132]	; (800a23c <HAL_TIM_Base_Start_IT+0xa4>)
 800a1b8:	4c21      	ldr	r4, [pc, #132]	; (800a240 <HAL_TIM_Base_Start_IT+0xa8>)
 800a1ba:	42aa      	cmp	r2, r5
 800a1bc:	bf08      	it	eq
 800a1be:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800a1c2:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1c6:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1c8:	42a2      	cmp	r2, r4
 800a1ca:	bf08      	it	eq
 800a1cc:	f043 0301 	orreq.w	r3, r3, #1
 800a1d0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1d4:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1d8:	481a      	ldr	r0, [pc, #104]	; (800a244 <HAL_TIM_Base_Start_IT+0xac>)
 800a1da:	42a2      	cmp	r2, r4
 800a1dc:	bf08      	it	eq
 800a1de:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1e2:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1e4:	4282      	cmp	r2, r0
 800a1e6:	bf08      	it	eq
 800a1e8:	f043 0301 	orreq.w	r3, r3, #1
 800a1ec:	4916      	ldr	r1, [pc, #88]	; (800a248 <HAL_TIM_Base_Start_IT+0xb0>)
 800a1ee:	428a      	cmp	r2, r1
 800a1f0:	bf08      	it	eq
 800a1f2:	f043 0301 	orreq.w	r3, r3, #1
 800a1f6:	b933      	cbnz	r3, 800a206 <HAL_TIM_Base_Start_IT+0x6e>
 800a1f8:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800a1fc:	1a10      	subs	r0, r2, r0
 800a1fe:	fab0 f080 	clz	r0, r0
 800a202:	0940      	lsrs	r0, r0, #5
 800a204:	b198      	cbz	r0, 800a22e <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a206:	6891      	ldr	r1, [r2, #8]
 800a208:	4b10      	ldr	r3, [pc, #64]	; (800a24c <HAL_TIM_Base_Start_IT+0xb4>)
 800a20a:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a20c:	2b06      	cmp	r3, #6
 800a20e:	d00b      	beq.n	800a228 <HAL_TIM_Base_Start_IT+0x90>
 800a210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a214:	d008      	beq.n	800a228 <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800a216:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800a218:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800a21a:	f043 0301 	orr.w	r3, r3, #1
 800a21e:	6013      	str	r3, [r2, #0]
}
 800a220:	bc30      	pop	{r4, r5}
 800a222:	4770      	bx	lr
    return HAL_ERROR;
 800a224:	2001      	movs	r0, #1
}
 800a226:	4770      	bx	lr
  return HAL_OK;
 800a228:	2000      	movs	r0, #0
}
 800a22a:	bc30      	pop	{r4, r5}
 800a22c:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800a22e:	6813      	ldr	r3, [r2, #0]
 800a230:	f043 0301 	orr.w	r3, r3, #1
 800a234:	6013      	str	r3, [r2, #0]
 800a236:	e7f3      	b.n	800a220 <HAL_TIM_Base_Start_IT+0x88>
 800a238:	40010000 	.word	0x40010000
 800a23c:	40000400 	.word	0x40000400
 800a240:	40000800 	.word	0x40000800
 800a244:	40010400 	.word	0x40010400
 800a248:	40001800 	.word	0x40001800
 800a24c:	00010007 	.word	0x00010007

0800a250 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800a250:	2800      	cmp	r0, #0
 800a252:	f000 80cc 	beq.w	800a3ee <HAL_TIM_Encoder_Init+0x19e>
{
 800a256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800a258:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800a25c:	4604      	mov	r4, r0
 800a25e:	460d      	mov	r5, r1
 800a260:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a264:	2b00      	cmp	r3, #0
 800a266:	f000 809b 	beq.w	800a3a0 <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a26a:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800a26c:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a26e:	4a61      	ldr	r2, [pc, #388]	; (800a3f4 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a270:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a278:	6899      	ldr	r1, [r3, #8]
 800a27a:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a27e:	495e      	ldr	r1, [pc, #376]	; (800a3f8 <HAL_TIM_Encoder_Init+0x1a8>)
 800a280:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a284:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800a286:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a288:	fab1 f181 	clz	r1, r1
 800a28c:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800a290:	d02b      	beq.n	800a2ea <HAL_TIM_Encoder_Init+0x9a>
 800a292:	bb51      	cbnz	r1, 800a2ea <HAL_TIM_Encoder_Init+0x9a>
 800a294:	4859      	ldr	r0, [pc, #356]	; (800a3fc <HAL_TIM_Encoder_Init+0x1ac>)
 800a296:	4283      	cmp	r3, r0
 800a298:	f000 8087 	beq.w	800a3aa <HAL_TIM_Encoder_Init+0x15a>
 800a29c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800a2a0:	4283      	cmp	r3, r0
 800a2a2:	f000 8082 	beq.w	800a3aa <HAL_TIM_Encoder_Init+0x15a>
 800a2a6:	4e56      	ldr	r6, [pc, #344]	; (800a400 <HAL_TIM_Encoder_Init+0x1b0>)
 800a2a8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800a2ac:	1b9e      	subs	r6, r3, r6
 800a2ae:	4283      	cmp	r3, r0
 800a2b0:	fab6 f686 	clz	r6, r6
 800a2b4:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800a2b8:	f000 8081 	beq.w	800a3be <HAL_TIM_Encoder_Init+0x16e>
 800a2bc:	2e00      	cmp	r6, #0
 800a2be:	d17e      	bne.n	800a3be <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2c0:	4850      	ldr	r0, [pc, #320]	; (800a404 <HAL_TIM_Encoder_Init+0x1b4>)
 800a2c2:	4951      	ldr	r1, [pc, #324]	; (800a408 <HAL_TIM_Encoder_Init+0x1b8>)
 800a2c4:	428b      	cmp	r3, r1
 800a2c6:	bf18      	it	ne
 800a2c8:	4283      	cmpne	r3, r0
 800a2ca:	f000 8082 	beq.w	800a3d2 <HAL_TIM_Encoder_Init+0x182>
 800a2ce:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a2d2:	428b      	cmp	r3, r1
 800a2d4:	d07d      	beq.n	800a3d2 <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2d6:	69a1      	ldr	r1, [r4, #24]
 800a2d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2dc:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2de:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800a2e0:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800a2e2:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2e4:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a2e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2e8:	e023      	b.n	800a332 <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2ea:	4e45      	ldr	r6, [pc, #276]	; (800a400 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a2f0:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2f2:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800a2f4:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2f6:	fab6 f686 	clz	r6, r6
 800a2fa:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2fc:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a2fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a302:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a304:	69a0      	ldr	r0, [r4, #24]
 800a306:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a30a:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800a30c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a30e:	68e2      	ldr	r2, [r4, #12]
 800a310:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a312:	6862      	ldr	r2, [r4, #4]
 800a314:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a316:	b951      	cbnz	r1, 800a32e <HAL_TIM_Encoder_Init+0xde>
 800a318:	b94e      	cbnz	r6, 800a32e <HAL_TIM_Encoder_Init+0xde>
 800a31a:	493a      	ldr	r1, [pc, #232]	; (800a404 <HAL_TIM_Encoder_Init+0x1b4>)
 800a31c:	4a3a      	ldr	r2, [pc, #232]	; (800a408 <HAL_TIM_Encoder_Init+0x1b8>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	bf18      	it	ne
 800a322:	428b      	cmpne	r3, r1
 800a324:	d003      	beq.n	800a32e <HAL_TIM_Encoder_Init+0xde>
 800a326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d101      	bne.n	800a332 <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800a32e:	6962      	ldr	r2, [r4, #20]
 800a330:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a332:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800a334:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a336:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a338:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a33c:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800a33e:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a340:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a344:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800a346:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a348:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800a34c:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a34e:	492f      	ldr	r1, [pc, #188]	; (800a40c <HAL_TIM_Encoder_Init+0x1bc>)
 800a350:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a352:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a354:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a358:	68e9      	ldr	r1, [r5, #12]
 800a35a:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800a35c:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a35e:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a362:	6a29      	ldr	r1, [r5, #32]
 800a364:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a368:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800a36a:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a36c:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800a370:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a372:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800a376:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a378:	4825      	ldr	r0, [pc, #148]	; (800a410 <HAL_TIM_Encoder_Init+0x1c0>)
 800a37a:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a37e:	4302      	orrs	r2, r0
  return HAL_OK;
 800a380:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800a382:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800a384:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a386:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a38a:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a38e:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a392:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a396:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800a39a:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800a39e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800a3a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800a3a4:	f7f9 fdac 	bl	8003f00 <HAL_TIM_Encoder_MspInit>
 800a3a8:	e75f      	b.n	800a26a <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3aa:	4e15      	ldr	r6, [pc, #84]	; (800a400 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a3b0:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3b2:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800a3b4:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3b6:	fab6 f686 	clz	r6, r6
 800a3ba:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a3bc:	e79e      	b.n	800a2fc <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800a3be:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a3c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800a3c4:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3c6:	4813      	ldr	r0, [pc, #76]	; (800a414 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a3c8:	4283      	cmp	r3, r0
 800a3ca:	d097      	beq.n	800a2fc <HAL_TIM_Encoder_Init+0xac>
 800a3cc:	2e00      	cmp	r6, #0
 800a3ce:	d195      	bne.n	800a2fc <HAL_TIM_Encoder_Init+0xac>
 800a3d0:	e776      	b.n	800a2c0 <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3d2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3d4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3d8:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3da:	69a1      	ldr	r1, [r4, #24]
 800a3dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a3e0:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3e2:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800a3e4:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800a3e6:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3e8:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800a3ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3ec:	e795      	b.n	800a31a <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800a3ee:	2001      	movs	r0, #1
}
 800a3f0:	4770      	bx	lr
 800a3f2:	bf00      	nop
 800a3f4:	fffebff8 	.word	0xfffebff8
 800a3f8:	40010000 	.word	0x40010000
 800a3fc:	40000400 	.word	0x40000400
 800a400:	40010400 	.word	0x40010400
 800a404:	40014000 	.word	0x40014000
 800a408:	40014400 	.word	0x40014400
 800a40c:	fffffcfc 	.word	0xfffffcfc
 800a410:	ffff0303 	.word	0xffff0303
 800a414:	40000c00 	.word	0x40000c00

0800a418 <HAL_TIM_Encoder_Start>:
{
 800a418:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a41a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a41e:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a422:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a426:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a428:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a42c:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800a42e:	b9c1      	cbnz	r1, 800a462 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a430:	2b01      	cmp	r3, #1
 800a432:	d123      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
 800a434:	2a01      	cmp	r2, #1
 800a436:	d121      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a438:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a43a:	2302      	movs	r3, #2
 800a43c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a440:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a444:	6a13      	ldr	r3, [r2, #32]
 800a446:	f023 0301 	bic.w	r3, r3, #1
 800a44a:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a44c:	6a13      	ldr	r3, [r2, #32]
 800a44e:	f043 0301 	orr.w	r3, r3, #1
 800a452:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800a454:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800a456:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800a458:	f043 0301 	orr.w	r3, r3, #1
 800a45c:	6013      	str	r3, [r2, #0]
}
 800a45e:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800a462:	2904      	cmp	r1, #4
 800a464:	fa5f fc8c 	uxtb.w	ip, ip
 800a468:	fa5f fe8e 	uxtb.w	lr, lr
 800a46c:	d027      	beq.n	800a4be <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a46e:	2b01      	cmp	r3, #1
 800a470:	d104      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
 800a472:	f1bc 0f01 	cmp.w	ip, #1
 800a476:	d101      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a478:	2a01      	cmp	r2, #1
 800a47a:	d002      	beq.n	800a482 <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800a47c:	2001      	movs	r0, #1
}
 800a47e:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a482:	f1be 0f01 	cmp.w	lr, #1
 800a486:	d1f9      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a488:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a48a:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a48c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a490:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a494:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a498:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800a49c:	6a13      	ldr	r3, [r2, #32]
 800a49e:	f023 0301 	bic.w	r3, r3, #1
 800a4a2:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a4a4:	6a13      	ldr	r3, [r2, #32]
 800a4a6:	f043 0301 	orr.w	r3, r3, #1
 800a4aa:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800a4ac:	6a13      	ldr	r3, [r2, #32]
 800a4ae:	f023 0310 	bic.w	r3, r3, #16
 800a4b2:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a4b4:	6a13      	ldr	r3, [r2, #32]
 800a4b6:	f043 0310 	orr.w	r3, r3, #16
 800a4ba:	6213      	str	r3, [r2, #32]
}
 800a4bc:	e7ca      	b.n	800a454 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a4be:	f1bc 0f01 	cmp.w	ip, #1
 800a4c2:	d1db      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
 800a4c4:	f1be 0f01 	cmp.w	lr, #1
 800a4c8:	d1d8      	bne.n	800a47c <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4ca:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a4cc:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4ce:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4d2:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800a4d6:	e7e9      	b.n	800a4ac <HAL_TIM_Encoder_Start+0x94>

0800a4d8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800a4d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	f000 8081 	beq.w	800a5e4 <HAL_TIM_ConfigClockSource+0x10c>
 800a4e2:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800a4e4:	2302      	movs	r3, #2
{
 800a4e6:	b470      	push	{r4, r5, r6}
  tmpsmcr = htim->Instance->SMCR;
 800a4e8:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800a4ea:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800a4ec:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800a4f0:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4f4:	4b5a      	ldr	r3, [pc, #360]	; (800a660 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800a4f6:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4f8:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800a4fa:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800a4fc:	680b      	ldr	r3, [r1, #0]
 800a4fe:	2b70      	cmp	r3, #112	; 0x70
 800a500:	f000 809c 	beq.w	800a63c <HAL_TIM_ConfigClockSource+0x164>
 800a504:	d825      	bhi.n	800a552 <HAL_TIM_ConfigClockSource+0x7a>
 800a506:	2b50      	cmp	r3, #80	; 0x50
 800a508:	d06e      	beq.n	800a5e8 <HAL_TIM_ConfigClockSource+0x110>
 800a50a:	d939      	bls.n	800a580 <HAL_TIM_ConfigClockSource+0xa8>
 800a50c:	2b60      	cmp	r3, #96	; 0x60
 800a50e:	d118      	bne.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a510:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a512:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a514:	f020 0010 	bic.w	r0, r0, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a518:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a51a:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a51c:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800a51e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a520:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a524:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800a528:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a52a:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800a52e:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a530:	4b4c      	ldr	r3, [pc, #304]	; (800a664 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800a532:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCER = tmpccer;
 800a536:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800a538:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a53a:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a53c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800a540:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800a542:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800a544:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a546:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a54a:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a54e:	bc70      	pop	{r4, r5, r6}
 800a550:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800a552:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a556:	d060      	beq.n	800a61a <HAL_TIM_ConfigClockSource+0x142>
 800a558:	d933      	bls.n	800a5c2 <HAL_TIM_ConfigClockSource+0xea>
 800a55a:	4943      	ldr	r1, [pc, #268]	; (800a668 <HAL_TIM_ConfigClockSource+0x190>)
 800a55c:	428b      	cmp	r3, r1
 800a55e:	d006      	beq.n	800a56e <HAL_TIM_ConfigClockSource+0x96>
 800a560:	d929      	bls.n	800a5b6 <HAL_TIM_ConfigClockSource+0xde>
 800a562:	4942      	ldr	r1, [pc, #264]	; (800a66c <HAL_TIM_ConfigClockSource+0x194>)
 800a564:	428b      	cmp	r3, r1
 800a566:	d002      	beq.n	800a56e <HAL_TIM_ConfigClockSource+0x96>
 800a568:	3110      	adds	r1, #16
 800a56a:	428b      	cmp	r3, r1
 800a56c:	d1e9      	bne.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800a56e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a570:	493c      	ldr	r1, [pc, #240]	; (800a664 <HAL_TIM_ConfigClockSource+0x18c>)
 800a572:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800a574:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a576:	430b      	orrs	r3, r1
 800a578:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800a57c:	60a3      	str	r3, [r4, #8]
}
 800a57e:	e7e0      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800a580:	2b40      	cmp	r3, #64	; 0x40
 800a582:	d123      	bne.n	800a5cc <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800a584:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a586:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a588:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a58a:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a58e:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a592:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800a594:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800a596:	4b33      	ldr	r3, [pc, #204]	; (800a664 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a598:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a59a:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a59c:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a5a0:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a5a4:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800a5a6:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a5a8:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800a5aa:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a5ac:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a5ae:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800a5b2:	60a3      	str	r3, [r4, #8]
}
 800a5b4:	e7c5      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800a5b6:	f023 0110 	bic.w	r1, r3, #16
 800a5ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a5be:	d1c0      	bne.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
 800a5c0:	e7d5      	b.n	800a56e <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800a5c2:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800a5c6:	bf18      	it	ne
 800a5c8:	2001      	movne	r0, #1
 800a5ca:	e7ba      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800a5cc:	d8b9      	bhi.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
 800a5ce:	2b20      	cmp	r3, #32
 800a5d0:	d0cd      	beq.n	800a56e <HAL_TIM_ConfigClockSource+0x96>
 800a5d2:	d903      	bls.n	800a5dc <HAL_TIM_ConfigClockSource+0x104>
 800a5d4:	2b30      	cmp	r3, #48	; 0x30
 800a5d6:	d0ca      	beq.n	800a56e <HAL_TIM_ConfigClockSource+0x96>
 800a5d8:	2001      	movs	r0, #1
 800a5da:	e7b2      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
 800a5dc:	f033 0110 	bics.w	r1, r3, #16
 800a5e0:	d1af      	bne.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
 800a5e2:	e7c4      	b.n	800a56e <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800a5e4:	2002      	movs	r0, #2
}
 800a5e6:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800a5e8:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5ea:	6a25      	ldr	r5, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5ec:	6848      	ldr	r0, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a5ee:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5f2:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5f6:	68ce      	ldr	r6, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 800a5f8:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800a5fa:	4b1a      	ldr	r3, [pc, #104]	; (800a664 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5fc:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5fe:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a600:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a604:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800a608:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800a60a:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800a60c:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800a60e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800a610:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a612:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800a616:	60a3      	str	r3, [r4, #8]
}
 800a618:	e793      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a61a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800a61e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a620:	432b      	orrs	r3, r5
 800a622:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a624:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800a628:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a62a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a62e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800a630:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a632:	68a3      	ldr	r3, [r4, #8]
 800a634:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a638:	60a3      	str	r3, [r4, #8]
      break;
 800a63a:	e782      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a63c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800a640:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a642:	432b      	orrs	r3, r5
 800a644:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a646:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800a64a:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a64c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800a650:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800a652:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800a654:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a656:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800a65a:	60a3      	str	r3, [r4, #8]
      break;
 800a65c:	e771      	b.n	800a542 <HAL_TIM_ConfigClockSource+0x6a>
 800a65e:	bf00      	nop
 800a660:	ffce0088 	.word	0xffce0088
 800a664:	ffcfff8f 	.word	0xffcfff8f
 800a668:	00100020 	.word	0x00100020
 800a66c:	00100030 	.word	0x00100030

0800a670 <HAL_TIM_OC_DelayElapsedCallback>:
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop

0800a674 <HAL_TIM_IC_CaptureCallback>:
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop

0800a678 <HAL_TIM_PWM_PulseFinishedCallback>:
 800a678:	4770      	bx	lr
 800a67a:	bf00      	nop

0800a67c <HAL_TIM_TriggerCallback>:
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop

0800a680 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a680:	6803      	ldr	r3, [r0, #0]
 800a682:	691a      	ldr	r2, [r3, #16]
 800a684:	0791      	lsls	r1, r2, #30
{
 800a686:	b510      	push	{r4, lr}
 800a688:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a68a:	d502      	bpl.n	800a692 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a68c:	68da      	ldr	r2, [r3, #12]
 800a68e:	0792      	lsls	r2, r2, #30
 800a690:	d468      	bmi.n	800a764 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a692:	691a      	ldr	r2, [r3, #16]
 800a694:	0752      	lsls	r2, r2, #29
 800a696:	d502      	bpl.n	800a69e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a698:	68da      	ldr	r2, [r3, #12]
 800a69a:	0750      	lsls	r0, r2, #29
 800a69c:	d44f      	bmi.n	800a73e <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a69e:	691a      	ldr	r2, [r3, #16]
 800a6a0:	0711      	lsls	r1, r2, #28
 800a6a2:	d502      	bpl.n	800a6aa <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a6a4:	68da      	ldr	r2, [r3, #12]
 800a6a6:	0712      	lsls	r2, r2, #28
 800a6a8:	d437      	bmi.n	800a71a <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a6aa:	691a      	ldr	r2, [r3, #16]
 800a6ac:	06d0      	lsls	r0, r2, #27
 800a6ae:	d502      	bpl.n	800a6b6 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a6b0:	68da      	ldr	r2, [r3, #12]
 800a6b2:	06d1      	lsls	r1, r2, #27
 800a6b4:	d41e      	bmi.n	800a6f4 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a6b6:	691a      	ldr	r2, [r3, #16]
 800a6b8:	07d2      	lsls	r2, r2, #31
 800a6ba:	d502      	bpl.n	800a6c2 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a6bc:	68da      	ldr	r2, [r3, #12]
 800a6be:	07d0      	lsls	r0, r2, #31
 800a6c0:	d469      	bmi.n	800a796 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a6c2:	691a      	ldr	r2, [r3, #16]
 800a6c4:	0611      	lsls	r1, r2, #24
 800a6c6:	d502      	bpl.n	800a6ce <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a6c8:	68da      	ldr	r2, [r3, #12]
 800a6ca:	0612      	lsls	r2, r2, #24
 800a6cc:	d46b      	bmi.n	800a7a6 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a6ce:	691a      	ldr	r2, [r3, #16]
 800a6d0:	05d0      	lsls	r0, r2, #23
 800a6d2:	d502      	bpl.n	800a6da <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a6d4:	68da      	ldr	r2, [r3, #12]
 800a6d6:	0611      	lsls	r1, r2, #24
 800a6d8:	d46d      	bmi.n	800a7b6 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a6da:	691a      	ldr	r2, [r3, #16]
 800a6dc:	0652      	lsls	r2, r2, #25
 800a6de:	d502      	bpl.n	800a6e6 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a6e0:	68da      	ldr	r2, [r3, #12]
 800a6e2:	0650      	lsls	r0, r2, #25
 800a6e4:	d46f      	bmi.n	800a7c6 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a6e6:	691a      	ldr	r2, [r3, #16]
 800a6e8:	0691      	lsls	r1, r2, #26
 800a6ea:	d502      	bpl.n	800a6f2 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a6ec:	68da      	ldr	r2, [r3, #12]
 800a6ee:	0692      	lsls	r2, r2, #26
 800a6f0:	d449      	bmi.n	800a786 <HAL_TIM_IRQHandler+0x106>
}
 800a6f2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a6f4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6f8:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800a6fa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a6fc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6fe:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a700:	69db      	ldr	r3, [r3, #28]
 800a702:	f413 7f40 	tst.w	r3, #768	; 0x300
 800a706:	d16f      	bne.n	800a7e8 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a708:	f7ff ffb2 	bl	800a670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a70c:	4620      	mov	r0, r4
 800a70e:	f7ff ffb3 	bl	800a678 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a712:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a714:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a716:	7722      	strb	r2, [r4, #28]
 800a718:	e7cd      	b.n	800a6b6 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a71a:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a71e:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800a720:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a722:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a724:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a726:	69db      	ldr	r3, [r3, #28]
 800a728:	079b      	lsls	r3, r3, #30
 800a72a:	d15a      	bne.n	800a7e2 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a72c:	f7ff ffa0 	bl	800a670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a730:	4620      	mov	r0, r4
 800a732:	f7ff ffa1 	bl	800a678 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a736:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a738:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a73a:	7722      	strb	r2, [r4, #28]
 800a73c:	e7b5      	b.n	800a6aa <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a73e:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a742:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800a744:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a746:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a748:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	f413 7f40 	tst.w	r3, #768	; 0x300
 800a750:	d144      	bne.n	800a7dc <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a752:	f7ff ff8d 	bl	800a670 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a756:	4620      	mov	r0, r4
 800a758:	f7ff ff8e 	bl	800a678 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a75c:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a75e:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a760:	7722      	strb	r2, [r4, #28]
 800a762:	e79c      	b.n	800a69e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a764:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a768:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a76a:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a76c:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a76e:	699b      	ldr	r3, [r3, #24]
 800a770:	0799      	lsls	r1, r3, #30
 800a772:	d130      	bne.n	800a7d6 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a774:	f7ff ff7c 	bl	800a670 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a778:	4620      	mov	r0, r4
 800a77a:	f7ff ff7d 	bl	800a678 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a77e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a780:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a782:	7722      	strb	r2, [r4, #28]
 800a784:	e785      	b.n	800a692 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a786:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800a78a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a78c:	611a      	str	r2, [r3, #16]
}
 800a78e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800a792:	f000 b887 	b.w	800a8a4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a796:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800a79a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a79c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800a79e:	f7f5 ff87 	bl	80006b0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	e78d      	b.n	800a6c2 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a7a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800a7aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a7ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800a7ae:	f000 f87b 	bl	800a8a8 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a7b2:	6823      	ldr	r3, [r4, #0]
 800a7b4:	e78b      	b.n	800a6ce <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a7b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800a7ba:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a7bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800a7be:	f000 f875 	bl	800a8ac <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	e789      	b.n	800a6da <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a7c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800a7ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a7cc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800a7ce:	f7ff ff55 	bl	800a67c <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a7d2:	6823      	ldr	r3, [r4, #0]
 800a7d4:	e787      	b.n	800a6e6 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800a7d6:	f7ff ff4d 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a7da:	e7d0      	b.n	800a77e <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800a7dc:	f7ff ff4a 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a7e0:	e7bc      	b.n	800a75c <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800a7e2:	f7ff ff47 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a7e6:	e7a6      	b.n	800a736 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800a7e8:	f7ff ff44 	bl	800a674 <HAL_TIM_IC_CaptureCallback>
 800a7ec:	e791      	b.n	800a712 <HAL_TIM_IRQHandler+0x92>
 800a7ee:	bf00      	nop

0800a7f0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a7f0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d04b      	beq.n	800a890 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7f8:	6803      	ldr	r3, [r0, #0]
 800a7fa:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800a7fc:	2002      	movs	r0, #2
{
 800a7fe:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a800:	4d24      	ldr	r5, [pc, #144]	; (800a894 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800a802:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a806:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800a808:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800a80a:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a80c:	d029      	beq.n	800a862 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800a80e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800a812:	42ab      	cmp	r3, r5
 800a814:	d025      	beq.n	800a862 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a816:	4d20      	ldr	r5, [pc, #128]	; (800a898 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800a818:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a81c:	42ab      	cmp	r3, r5
 800a81e:	bf18      	it	ne
 800a820:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800a824:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800a828:	bf0c      	ite	eq
 800a82a:	f04f 0c01 	moveq.w	ip, #1
 800a82e:	f04f 0c00 	movne.w	ip, #0
 800a832:	42ab      	cmp	r3, r5
 800a834:	bf08      	it	eq
 800a836:	f04c 0c01 	orreq.w	ip, ip, #1
 800a83a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800a83e:	42ab      	cmp	r3, r5
 800a840:	bf08      	it	eq
 800a842:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a846:	680d      	ldr	r5, [r1, #0]
 800a848:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a84a:	4d14      	ldr	r5, [pc, #80]	; (800a89c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800a84c:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a84e:	42ab      	cmp	r3, r5
 800a850:	bf14      	ite	ne
 800a852:	4660      	movne	r0, ip
 800a854:	f04c 0001 	orreq.w	r0, ip, #1
 800a858:	b960      	cbnz	r0, 800a874 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800a85a:	4811      	ldr	r0, [pc, #68]	; (800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a85c:	4283      	cmp	r3, r0
 800a85e:	d009      	beq.n	800a874 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800a860:	e00d      	b.n	800a87e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a862:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a864:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a868:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a86a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800a86c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a870:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800a872:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a874:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a876:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a87a:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a87c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800a87e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800a880:	2101      	movs	r1, #1

  return HAL_OK;
 800a882:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800a884:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800a888:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800a88c:	bc30      	pop	{r4, r5}
 800a88e:	4770      	bx	lr
  __HAL_LOCK(htim);
 800a890:	2002      	movs	r0, #2
}
 800a892:	4770      	bx	lr
 800a894:	40010000 	.word	0x40010000
 800a898:	40000400 	.word	0x40000400
 800a89c:	40001800 	.word	0x40001800
 800a8a0:	40014000 	.word	0x40014000

0800a8a4 <HAL_TIMEx_CommutCallback>:
 800a8a4:	4770      	bx	lr
 800a8a6:	bf00      	nop

0800a8a8 <HAL_TIMEx_BreakCallback>:
 800a8a8:	4770      	bx	lr
 800a8aa:	bf00      	nop

0800a8ac <HAL_TIMEx_Break2Callback>:
 800a8ac:	4770      	bx	lr
 800a8ae:	bf00      	nop

0800a8b0 <HAL_UART_TxCpltCallback>:
 800a8b0:	4770      	bx	lr
 800a8b2:	bf00      	nop

0800a8b4 <HAL_UART_ErrorCallback>:
 800a8b4:	4770      	bx	lr
 800a8b6:	bf00      	nop

0800a8b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a8b8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a8ba:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a8c2:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a8c6:	f7ff fff5 	bl	800a8b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8ca:	bd08      	pop	{r3, pc}

0800a8cc <HAL_UARTEx_RxEventCallback>:
}
 800a8cc:	4770      	bx	lr
 800a8ce:	bf00      	nop

0800a8d0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a8d0:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a8d2:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a8d6:	69da      	ldr	r2, [r3, #28]
  if (errorflags == 0U)
 800a8d8:	ea12 0f0c 	tst.w	r2, ip
{
 800a8dc:	b570      	push	{r4, r5, r6, lr}
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a8de:	681d      	ldr	r5, [r3, #0]
{
 800a8e0:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a8e2:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 800a8e4:	f000 811c 	beq.w	800ab20 <HAL_UART_IRQHandler+0x250>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a8e8:	4eae      	ldr	r6, [pc, #696]	; (800aba4 <HAL_UART_IRQHandler+0x2d4>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a8ea:	48af      	ldr	r0, [pc, #700]	; (800aba8 <HAL_UART_IRQHandler+0x2d8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a8ec:	ea05 0c06 	and.w	ip, r5, r6
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a8f0:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a8f2:	ea5c 0600 	orrs.w	r6, ip, r0
 800a8f6:	f040 8086 	bne.w	800aa06 <HAL_UART_IRQHandler+0x136>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8fa:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800a8fc:	2801      	cmp	r0, #1
 800a8fe:	d022      	beq.n	800a946 <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a900:	02d0      	lsls	r0, r2, #11
 800a902:	d502      	bpl.n	800a90a <HAL_UART_IRQHandler+0x3a>
 800a904:	024e      	lsls	r6, r1, #9
 800a906:	f100 8134 	bmi.w	800ab72 <HAL_UART_IRQHandler+0x2a2>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a90a:	0610      	lsls	r0, r2, #24
 800a90c:	d506      	bpl.n	800a91c <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a90e:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a912:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a916:	4301      	orrs	r1, r0
 800a918:	f040 8123 	bne.w	800ab62 <HAL_UART_IRQHandler+0x292>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a91c:	0651      	lsls	r1, r2, #25
 800a91e:	d564      	bpl.n	800a9ea <HAL_UART_IRQHandler+0x11a>
 800a920:	066e      	lsls	r6, r5, #25
 800a922:	d562      	bpl.n	800a9ea <HAL_UART_IRQHandler+0x11a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a924:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a928:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a92c:	e843 2100 	strex	r1, r2, [r3]
 800a930:	2900      	cmp	r1, #0
 800a932:	d1f7      	bne.n	800a924 <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a934:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a936:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a938:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800a93a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800a93e:	6763      	str	r3, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 800a940:	f7ff ffb6 	bl	800a8b0 <HAL_UART_TxCpltCallback>
}
 800a944:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a946:	06d0      	lsls	r0, r2, #27
 800a948:	d5da      	bpl.n	800a900 <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a94a:	06ee      	lsls	r6, r5, #27
 800a94c:	d5d8      	bpl.n	800a900 <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a94e:	2210      	movs	r2, #16
 800a950:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a952:	689a      	ldr	r2, [r3, #8]
 800a954:	0655      	lsls	r5, r2, #25
 800a956:	f140 8136 	bpl.w	800abc6 <HAL_UART_IRQHandler+0x2f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a95a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a95c:	6801      	ldr	r1, [r0, #0]
 800a95e:	684a      	ldr	r2, [r1, #4]
 800a960:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800a962:	2a00      	cmp	r2, #0
 800a964:	d0ee      	beq.n	800a944 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a966:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800a96a:	4291      	cmp	r1, r2
 800a96c:	d9ea      	bls.n	800a944 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800a96e:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a972:	69c2      	ldr	r2, [r0, #28]
 800a974:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800a978:	d02f      	beq.n	800a9da <HAL_UART_IRQHandler+0x10a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a97e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a982:	e843 2100 	strex	r1, r2, [r3]
 800a986:	2900      	cmp	r1, #0
 800a988:	d1f7      	bne.n	800a97a <HAL_UART_IRQHandler+0xaa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98a:	f103 0208 	add.w	r2, r3, #8
 800a98e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a992:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a996:	f103 0508 	add.w	r5, r3, #8
 800a99a:	e845 2100 	strex	r1, r2, [r5]
 800a99e:	2900      	cmp	r1, #0
 800a9a0:	d1f3      	bne.n	800a98a <HAL_UART_IRQHandler+0xba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9a2:	f103 0208 	add.w	r2, r3, #8
 800a9a6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ae:	f103 0508 	add.w	r5, r3, #8
 800a9b2:	e845 2100 	strex	r1, r2, [r5]
 800a9b6:	2900      	cmp	r1, #0
 800a9b8:	d1f3      	bne.n	800a9a2 <HAL_UART_IRQHandler+0xd2>
          huart->RxState = HAL_UART_STATE_READY;
 800a9ba:	2220      	movs	r2, #32
 800a9bc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9c0:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9c6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ca:	e843 2100 	strex	r1, r2, [r3]
 800a9ce:	2900      	cmp	r1, #0
 800a9d0:	d1f7      	bne.n	800a9c2 <HAL_UART_IRQHandler+0xf2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a9d2:	f7fb fdb1 	bl	8006538 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a9d6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800a9da:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800a9de:	4620      	mov	r0, r4
 800a9e0:	1ac9      	subs	r1, r1, r3
 800a9e2:	b289      	uxth	r1, r1
 800a9e4:	f7ff ff72 	bl	800a8cc <HAL_UARTEx_RxEventCallback>
}
 800a9e8:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a9ea:	0210      	lsls	r0, r2, #8
 800a9ec:	d502      	bpl.n	800a9f4 <HAL_UART_IRQHandler+0x124>
 800a9ee:	0069      	lsls	r1, r5, #1
 800a9f0:	f100 80e4 	bmi.w	800abbc <HAL_UART_IRQHandler+0x2ec>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a9f4:	01d3      	lsls	r3, r2, #7
 800a9f6:	d5a5      	bpl.n	800a944 <HAL_UART_IRQHandler+0x74>
 800a9f8:	2d00      	cmp	r5, #0
 800a9fa:	daa3      	bge.n	800a944 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a9fc:	4620      	mov	r0, r4
}
 800a9fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800aa02:	f000 bcf5 	b.w	800b3f0 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800aa06:	07d6      	lsls	r6, r2, #31
 800aa08:	d509      	bpl.n	800aa1e <HAL_UART_IRQHandler+0x14e>
 800aa0a:	05ee      	lsls	r6, r5, #23
 800aa0c:	d507      	bpl.n	800aa1e <HAL_UART_IRQHandler+0x14e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aa0e:	2601      	movs	r6, #1
 800aa10:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aa12:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800aa16:	f046 0601 	orr.w	r6, r6, #1
 800aa1a:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa1e:	0796      	lsls	r6, r2, #30
 800aa20:	f140 8090 	bpl.w	800ab44 <HAL_UART_IRQHandler+0x274>
 800aa24:	07ce      	lsls	r6, r1, #31
 800aa26:	d50a      	bpl.n	800aa3e <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aa28:	2602      	movs	r6, #2
 800aa2a:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aa2c:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800aa30:	f046 0604 	orr.w	r6, r6, #4
 800aa34:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa38:	0756      	lsls	r6, r2, #29
 800aa3a:	f100 8089 	bmi.w	800ab50 <HAL_UART_IRQHandler+0x280>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aa3e:	0716      	lsls	r6, r2, #28
 800aa40:	d50b      	bpl.n	800aa5a <HAL_UART_IRQHandler+0x18a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aa42:	f005 0620 	and.w	r6, r5, #32
 800aa46:	4330      	orrs	r0, r6
 800aa48:	d007      	beq.n	800aa5a <HAL_UART_IRQHandler+0x18a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa4a:	2008      	movs	r0, #8
 800aa4c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa4e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800aa52:	f040 0008 	orr.w	r0, r0, #8
 800aa56:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aa5a:	0516      	lsls	r6, r2, #20
 800aa5c:	d50a      	bpl.n	800aa74 <HAL_UART_IRQHandler+0x1a4>
 800aa5e:	0168      	lsls	r0, r5, #5
 800aa60:	d508      	bpl.n	800aa74 <HAL_UART_IRQHandler+0x1a4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa62:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800aa66:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa68:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800aa6c:	f040 0020 	orr.w	r0, r0, #32
 800aa70:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa74:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	f43f af63 	beq.w	800a944 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aa7e:	0696      	lsls	r6, r2, #26
 800aa80:	d50b      	bpl.n	800aa9a <HAL_UART_IRQHandler+0x1ca>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aa82:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aa86:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800aa8a:	ea55 0201 	orrs.w	r2, r5, r1
 800aa8e:	d004      	beq.n	800aa9a <HAL_UART_IRQHandler+0x1ca>
        if (huart->RxISR != NULL)
 800aa90:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800aa92:	b112      	cbz	r2, 800aa9a <HAL_UART_IRQHandler+0x1ca>
          huart->RxISR(huart);
 800aa94:	4620      	mov	r0, r4
 800aa96:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa98:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800aa9a:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa9e:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aaa0:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aaa4:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800aaa8:	4315      	orrs	r5, r2
 800aaaa:	f000 80c0 	beq.w	800ac2e <HAL_UART_IRQHandler+0x35e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaae:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aab2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aab6:	e843 2100 	strex	r1, r2, [r3]
 800aaba:	2900      	cmp	r1, #0
 800aabc:	d1f7      	bne.n	800aaae <HAL_UART_IRQHandler+0x1de>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aabe:	483b      	ldr	r0, [pc, #236]	; (800abac <HAL_UART_IRQHandler+0x2dc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac0:	f103 0208 	add.w	r2, r3, #8
 800aac4:	e852 2f00 	ldrex	r2, [r2]
 800aac8:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaca:	f103 0508 	add.w	r5, r3, #8
 800aace:	e845 2100 	strex	r1, r2, [r5]
 800aad2:	2900      	cmp	r1, #0
 800aad4:	d1f4      	bne.n	800aac0 <HAL_UART_IRQHandler+0x1f0>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aad6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800aad8:	2a01      	cmp	r2, #1
 800aada:	d052      	beq.n	800ab82 <HAL_UART_IRQHandler+0x2b2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aadc:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800aade:	2120      	movs	r1, #32
 800aae0:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aae4:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aae6:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800aae8:	6722      	str	r2, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaea:	064d      	lsls	r5, r1, #25
 800aaec:	d562      	bpl.n	800abb4 <HAL_UART_IRQHandler+0x2e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaee:	f103 0208 	add.w	r2, r3, #8
 800aaf2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aaf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aafa:	f103 0008 	add.w	r0, r3, #8
 800aafe:	e840 2100 	strex	r1, r2, [r0]
 800ab02:	2900      	cmp	r1, #0
 800ab04:	d1f3      	bne.n	800aaee <HAL_UART_IRQHandler+0x21e>
          if (huart->hdmarx != NULL)
 800ab06:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	d053      	beq.n	800abb4 <HAL_UART_IRQHandler+0x2e4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab0c:	4b28      	ldr	r3, [pc, #160]	; (800abb0 <HAL_UART_IRQHandler+0x2e0>)
 800ab0e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab10:	f7fb fe8a 	bl	8006828 <HAL_DMA_Abort_IT>
 800ab14:	2800      	cmp	r0, #0
 800ab16:	f43f af15 	beq.w	800a944 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab1a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800ab1c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ab1e:	e00e      	b.n	800ab3e <HAL_UART_IRQHandler+0x26e>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ab20:	0696      	lsls	r6, r2, #26
 800ab22:	f57f aeea 	bpl.w	800a8fa <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ab26:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ab2a:	f001 5c80 	and.w	ip, r1, #268435456	; 0x10000000
 800ab2e:	ea56 060c 	orrs.w	r6, r6, ip
 800ab32:	f43f aee2 	beq.w	800a8fa <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800ab36:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f43f af03 	beq.w	800a944 <HAL_UART_IRQHandler+0x74>
}
 800ab3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab42:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab44:	0756      	lsls	r6, r2, #29
 800ab46:	f57f af7a 	bpl.w	800aa3e <HAL_UART_IRQHandler+0x16e>
 800ab4a:	07ce      	lsls	r6, r1, #31
 800ab4c:	f57f af77 	bpl.w	800aa3e <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ab50:	2604      	movs	r6, #4
 800ab52:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ab54:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800ab58:	f046 0602 	orr.w	r6, r6, #2
 800ab5c:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 800ab60:	e76d      	b.n	800aa3e <HAL_UART_IRQHandler+0x16e>
    if (huart->TxISR != NULL)
 800ab62:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	f43f aeed 	beq.w	800a944 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800ab6a:	4620      	mov	r0, r4
}
 800ab6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800ab70:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ab72:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800ab76:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ab78:	621a      	str	r2, [r3, #32]
}
 800ab7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800ab7e:	f000 bc35 	b.w	800b3ec <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab82:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab86:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab8a:	e843 2100 	strex	r1, r2, [r3]
 800ab8e:	2900      	cmp	r1, #0
 800ab90:	d0a4      	beq.n	800aadc <HAL_UART_IRQHandler+0x20c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab92:	e853 2f00 	ldrex	r2, [r3]
 800ab96:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9a:	e843 2100 	strex	r1, r2, [r3]
 800ab9e:	2900      	cmp	r1, #0
 800aba0:	d1ef      	bne.n	800ab82 <HAL_UART_IRQHandler+0x2b2>
 800aba2:	e79b      	b.n	800aadc <HAL_UART_IRQHandler+0x20c>
 800aba4:	04000120 	.word	0x04000120
 800aba8:	10000001 	.word	0x10000001
 800abac:	effffffe 	.word	0xeffffffe
 800abb0:	0800a8b9 	.word	0x0800a8b9
            HAL_UART_ErrorCallback(huart);
 800abb4:	4620      	mov	r0, r4
 800abb6:	f7ff fe7d 	bl	800a8b4 <HAL_UART_ErrorCallback>
}
 800abba:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800abbc:	4620      	mov	r0, r4
}
 800abbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800abc2:	f000 bc17 	b.w	800b3f4 <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800abc6:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800abca:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800abce:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800abd2:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800abd4:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800abd6:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800abd8:	2a00      	cmp	r2, #0
 800abda:	f43f aeb3 	beq.w	800a944 <HAL_UART_IRQHandler+0x74>
 800abde:	2900      	cmp	r1, #0
 800abe0:	f43f aeb0 	beq.w	800a944 <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe4:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800abe8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abec:	e843 2000 	strex	r0, r2, [r3]
 800abf0:	2800      	cmp	r0, #0
 800abf2:	d1f7      	bne.n	800abe4 <HAL_UART_IRQHandler+0x314>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800abf4:	4d11      	ldr	r5, [pc, #68]	; (800ac3c <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf6:	f103 0208 	add.w	r2, r3, #8
 800abfa:	e852 2f00 	ldrex	r2, [r2]
 800abfe:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac00:	f103 0608 	add.w	r6, r3, #8
 800ac04:	e846 2000 	strex	r0, r2, [r6]
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	d1f4      	bne.n	800abf6 <HAL_UART_IRQHandler+0x326>
        huart->RxState = HAL_UART_STATE_READY;
 800ac0c:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800ac0e:	6720      	str	r0, [r4, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 800ac10:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac14:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac16:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac1a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac1e:	e843 2000 	strex	r0, r2, [r3]
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d1f7      	bne.n	800ac16 <HAL_UART_IRQHandler+0x346>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ac26:	4620      	mov	r0, r4
 800ac28:	f7ff fe50 	bl	800a8cc <HAL_UARTEx_RxEventCallback>
}
 800ac2c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f7ff fe40 	bl	800a8b4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac34:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
}
 800ac38:	bd70      	pop	{r4, r5, r6, pc}
 800ac3a:	bf00      	nop
 800ac3c:	effffffe 	.word	0xeffffffe

0800ac40 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac40:	6901      	ldr	r1, [r0, #16]
 800ac42:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac44:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac46:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac48:	49c0      	ldr	r1, [pc, #768]	; (800af4c <UART_SetConfig+0x30c>)
{
 800ac4a:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac4c:	6945      	ldr	r5, [r0, #20]
{
 800ac4e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac50:	69c0      	ldr	r0, [r0, #28]
{
 800ac52:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac54:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac56:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac58:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac5a:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac5c:	4dbc      	ldr	r5, [pc, #752]	; (800af50 <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac5e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac60:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac62:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac64:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac66:	685a      	ldr	r2, [r3, #4]
 800ac68:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800ac6c:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac70:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac72:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ac74:	f000 80e0 	beq.w	800ae38 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800ac78:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac7a:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800ac7c:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac7e:	4ab5      	ldr	r2, [pc, #724]	; (800af54 <UART_SetConfig+0x314>)
 800ac80:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ac82:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac84:	4311      	orrs	r1, r2
 800ac86:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ac88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac8a:	f022 020f 	bic.w	r2, r2, #15
 800ac8e:	432a      	orrs	r2, r5
 800ac90:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac92:	4ab1      	ldr	r2, [pc, #708]	; (800af58 <UART_SetConfig+0x318>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d023      	beq.n	800ace0 <UART_SetConfig+0xa0>
 800ac98:	4ab0      	ldr	r2, [pc, #704]	; (800af5c <UART_SetConfig+0x31c>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d076      	beq.n	800ad8c <UART_SetConfig+0x14c>
 800ac9e:	4ab0      	ldr	r2, [pc, #704]	; (800af60 <UART_SetConfig+0x320>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	f000 818f 	beq.w	800afc4 <UART_SetConfig+0x384>
 800aca6:	4aaf      	ldr	r2, [pc, #700]	; (800af64 <UART_SetConfig+0x324>)
 800aca8:	4293      	cmp	r3, r2
 800acaa:	f000 81e1 	beq.w	800b070 <UART_SetConfig+0x430>
 800acae:	4aae      	ldr	r2, [pc, #696]	; (800af68 <UART_SetConfig+0x328>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	f000 8121 	beq.w	800aef8 <UART_SetConfig+0x2b8>
 800acb6:	4aad      	ldr	r2, [pc, #692]	; (800af6c <UART_SetConfig+0x32c>)
 800acb8:	4293      	cmp	r3, r2
 800acba:	f000 81e3 	beq.w	800b084 <UART_SetConfig+0x444>
 800acbe:	4aac      	ldr	r2, [pc, #688]	; (800af70 <UART_SetConfig+0x330>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	f000 8234 	beq.w	800b12e <UART_SetConfig+0x4ee>
 800acc6:	4aab      	ldr	r2, [pc, #684]	; (800af74 <UART_SetConfig+0x334>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	f000 81e7 	beq.w	800b09c <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800acce:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800acd0:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800acd2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800acd6:	6723      	str	r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 800acd8:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800acda:	6763      	str	r3, [r4, #116]	; 0x74
}
 800acdc:	b007      	add	sp, #28
 800acde:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ace0:	4ba5      	ldr	r3, [pc, #660]	; (800af78 <UART_SetConfig+0x338>)
 800ace2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ace4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ace8:	2b28      	cmp	r3, #40	; 0x28
 800acea:	d8f0      	bhi.n	800acce <UART_SetConfig+0x8e>
 800acec:	4aa3      	ldr	r2, [pc, #652]	; (800af7c <UART_SetConfig+0x33c>)
 800acee:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800acf0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800acf4:	d055      	beq.n	800ada2 <UART_SetConfig+0x162>
    switch (clocksource)
 800acf6:	2b20      	cmp	r3, #32
 800acf8:	f200 814a 	bhi.w	800af90 <UART_SetConfig+0x350>
 800acfc:	2b20      	cmp	r3, #32
 800acfe:	d8e6      	bhi.n	800acce <UART_SetConfig+0x8e>
 800ad00:	a201      	add	r2, pc, #4	; (adr r2, 800ad08 <UART_SetConfig+0xc8>)
 800ad02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad06:	bf00      	nop
 800ad08:	0800af47 	.word	0x0800af47
 800ad0c:	0800af41 	.word	0x0800af41
 800ad10:	0800accf 	.word	0x0800accf
 800ad14:	0800accf 	.word	0x0800accf
 800ad18:	0800af31 	.word	0x0800af31
 800ad1c:	0800accf 	.word	0x0800accf
 800ad20:	0800accf 	.word	0x0800accf
 800ad24:	0800accf 	.word	0x0800accf
 800ad28:	0800af23 	.word	0x0800af23
 800ad2c:	0800accf 	.word	0x0800accf
 800ad30:	0800accf 	.word	0x0800accf
 800ad34:	0800accf 	.word	0x0800accf
 800ad38:	0800accf 	.word	0x0800accf
 800ad3c:	0800accf 	.word	0x0800accf
 800ad40:	0800accf 	.word	0x0800accf
 800ad44:	0800accf 	.word	0x0800accf
 800ad48:	0800af0d 	.word	0x0800af0d
 800ad4c:	0800accf 	.word	0x0800accf
 800ad50:	0800accf 	.word	0x0800accf
 800ad54:	0800accf 	.word	0x0800accf
 800ad58:	0800accf 	.word	0x0800accf
 800ad5c:	0800accf 	.word	0x0800accf
 800ad60:	0800accf 	.word	0x0800accf
 800ad64:	0800accf 	.word	0x0800accf
 800ad68:	0800accf 	.word	0x0800accf
 800ad6c:	0800accf 	.word	0x0800accf
 800ad70:	0800accf 	.word	0x0800accf
 800ad74:	0800accf 	.word	0x0800accf
 800ad78:	0800accf 	.word	0x0800accf
 800ad7c:	0800accf 	.word	0x0800accf
 800ad80:	0800accf 	.word	0x0800accf
 800ad84:	0800accf 	.word	0x0800accf
 800ad88:	0800b0b1 	.word	0x0800b0b1
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad8c:	4b7a      	ldr	r3, [pc, #488]	; (800af78 <UART_SetConfig+0x338>)
 800ad8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad90:	f003 0307 	and.w	r3, r3, #7
 800ad94:	2b05      	cmp	r3, #5
 800ad96:	d89a      	bhi.n	800acce <UART_SetConfig+0x8e>
 800ad98:	4a79      	ldr	r2, [pc, #484]	; (800af80 <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad9a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800ad9e:	5cd3      	ldrb	r3, [r2, r3]
 800ada0:	d1a9      	bne.n	800acf6 <UART_SetConfig+0xb6>
    switch (clocksource)
 800ada2:	2b20      	cmp	r3, #32
 800ada4:	f200 8145 	bhi.w	800b032 <UART_SetConfig+0x3f2>
 800ada8:	2b20      	cmp	r3, #32
 800adaa:	d890      	bhi.n	800acce <UART_SetConfig+0x8e>
 800adac:	a201      	add	r2, pc, #4	; (adr r2, 800adb4 <UART_SetConfig+0x174>)
 800adae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adb2:	bf00      	nop
 800adb4:	0800b11b 	.word	0x0800b11b
 800adb8:	0800b115 	.word	0x0800b115
 800adbc:	0800accf 	.word	0x0800accf
 800adc0:	0800accf 	.word	0x0800accf
 800adc4:	0800b121 	.word	0x0800b121
 800adc8:	0800accf 	.word	0x0800accf
 800adcc:	0800accf 	.word	0x0800accf
 800add0:	0800accf 	.word	0x0800accf
 800add4:	0800b103 	.word	0x0800b103
 800add8:	0800accf 	.word	0x0800accf
 800addc:	0800accf 	.word	0x0800accf
 800ade0:	0800accf 	.word	0x0800accf
 800ade4:	0800accf 	.word	0x0800accf
 800ade8:	0800accf 	.word	0x0800accf
 800adec:	0800accf 	.word	0x0800accf
 800adf0:	0800accf 	.word	0x0800accf
 800adf4:	0800b0ef 	.word	0x0800b0ef
 800adf8:	0800accf 	.word	0x0800accf
 800adfc:	0800accf 	.word	0x0800accf
 800ae00:	0800accf 	.word	0x0800accf
 800ae04:	0800accf 	.word	0x0800accf
 800ae08:	0800accf 	.word	0x0800accf
 800ae0c:	0800accf 	.word	0x0800accf
 800ae10:	0800accf 	.word	0x0800accf
 800ae14:	0800accf 	.word	0x0800accf
 800ae18:	0800accf 	.word	0x0800accf
 800ae1c:	0800accf 	.word	0x0800accf
 800ae20:	0800accf 	.word	0x0800accf
 800ae24:	0800accf 	.word	0x0800accf
 800ae28:	0800accf 	.word	0x0800accf
 800ae2c:	0800accf 	.word	0x0800accf
 800ae30:	0800accf 	.word	0x0800accf
 800ae34:	0800b12b 	.word	0x0800b12b
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ae38:	6898      	ldr	r0, [r3, #8]
 800ae3a:	4a46      	ldr	r2, [pc, #280]	; (800af54 <UART_SetConfig+0x314>)
 800ae3c:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ae3e:	484e      	ldr	r0, [pc, #312]	; (800af78 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ae40:	430a      	orrs	r2, r1
 800ae42:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ae44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae46:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ae48:	f022 020f 	bic.w	r2, r2, #15
 800ae4c:	430a      	orrs	r2, r1
 800ae4e:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ae50:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800ae52:	f003 0307 	and.w	r3, r3, #7
 800ae56:	2b05      	cmp	r3, #5
 800ae58:	f63f af39 	bhi.w	800acce <UART_SetConfig+0x8e>
 800ae5c:	4a49      	ldr	r2, [pc, #292]	; (800af84 <UART_SetConfig+0x344>)
 800ae5e:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800ae60:	2b20      	cmp	r3, #32
 800ae62:	f200 80b9 	bhi.w	800afd8 <UART_SetConfig+0x398>
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	f67f af31 	bls.w	800acce <UART_SetConfig+0x8e>
 800ae6c:	3b02      	subs	r3, #2
 800ae6e:	2b1e      	cmp	r3, #30
 800ae70:	f63f af2d 	bhi.w	800acce <UART_SetConfig+0x8e>
 800ae74:	a201      	add	r2, pc, #4	; (adr r2, 800ae7c <UART_SetConfig+0x23c>)
 800ae76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae7a:	bf00      	nop
 800ae7c:	0800b0e5 	.word	0x0800b0e5
 800ae80:	0800accf 	.word	0x0800accf
 800ae84:	0800b0db 	.word	0x0800b0db
 800ae88:	0800accf 	.word	0x0800accf
 800ae8c:	0800accf 	.word	0x0800accf
 800ae90:	0800accf 	.word	0x0800accf
 800ae94:	0800b0c9 	.word	0x0800b0c9
 800ae98:	0800accf 	.word	0x0800accf
 800ae9c:	0800accf 	.word	0x0800accf
 800aea0:	0800accf 	.word	0x0800accf
 800aea4:	0800accf 	.word	0x0800accf
 800aea8:	0800accf 	.word	0x0800accf
 800aeac:	0800accf 	.word	0x0800accf
 800aeb0:	0800accf 	.word	0x0800accf
 800aeb4:	0800b0b5 	.word	0x0800b0b5
 800aeb8:	0800accf 	.word	0x0800accf
 800aebc:	0800accf 	.word	0x0800accf
 800aec0:	0800accf 	.word	0x0800accf
 800aec4:	0800accf 	.word	0x0800accf
 800aec8:	0800accf 	.word	0x0800accf
 800aecc:	0800accf 	.word	0x0800accf
 800aed0:	0800accf 	.word	0x0800accf
 800aed4:	0800accf 	.word	0x0800accf
 800aed8:	0800accf 	.word	0x0800accf
 800aedc:	0800accf 	.word	0x0800accf
 800aee0:	0800accf 	.word	0x0800accf
 800aee4:	0800accf 	.word	0x0800accf
 800aee8:	0800accf 	.word	0x0800accf
 800aeec:	0800accf 	.word	0x0800accf
 800aef0:	0800accf 	.word	0x0800accf
 800aef4:	0800b0eb 	.word	0x0800b0eb
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aef8:	4b1f      	ldr	r3, [pc, #124]	; (800af78 <UART_SetConfig+0x338>)
 800aefa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aefc:	f003 0307 	and.w	r3, r3, #7
 800af00:	2b05      	cmp	r3, #5
 800af02:	f63f aee4 	bhi.w	800acce <UART_SetConfig+0x8e>
 800af06:	4a20      	ldr	r2, [pc, #128]	; (800af88 <UART_SetConfig+0x348>)
 800af08:	5cd3      	ldrb	r3, [r2, r3]
 800af0a:	e6f1      	b.n	800acf0 <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af0c:	4b1a      	ldr	r3, [pc, #104]	; (800af78 <UART_SetConfig+0x338>)
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	0692      	lsls	r2, r2, #26
 800af12:	f140 80c1 	bpl.w	800b098 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	481c      	ldr	r0, [pc, #112]	; (800af8c <UART_SetConfig+0x34c>)
 800af1a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800af1e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800af20:	e03b      	b.n	800af9a <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af22:	a803      	add	r0, sp, #12
 800af24:	f7fe fd54 	bl	80099d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af28:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800af2a:	b938      	cbnz	r0, 800af3c <UART_SetConfig+0x2fc>
          pclk = (uint32_t) HSI_VALUE;
 800af2c:	2000      	movs	r0, #0
 800af2e:	e6cf      	b.n	800acd0 <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af30:	4668      	mov	r0, sp
 800af32:	f7fe fca1 	bl	8009878 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af36:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800af38:	2800      	cmp	r0, #0
 800af3a:	d0f7      	beq.n	800af2c <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af3c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800af3e:	e02c      	b.n	800af9a <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800af40:	f7fd fe04 	bl	8008b4c <HAL_RCC_GetPCLK2Freq>
        break;
 800af44:	e7f1      	b.n	800af2a <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800af46:	f7fd fdb9 	bl	8008abc <HAL_RCC_GetPCLK1Freq>
        break;
 800af4a:	e7ee      	b.n	800af2a <UART_SetConfig+0x2ea>
 800af4c:	cfff69f3 	.word	0xcfff69f3
 800af50:	58000c00 	.word	0x58000c00
 800af54:	11fff4ff 	.word	0x11fff4ff
 800af58:	40011000 	.word	0x40011000
 800af5c:	40004400 	.word	0x40004400
 800af60:	40004800 	.word	0x40004800
 800af64:	40004c00 	.word	0x40004c00
 800af68:	40005000 	.word	0x40005000
 800af6c:	40011400 	.word	0x40011400
 800af70:	40007800 	.word	0x40007800
 800af74:	40007c00 	.word	0x40007c00
 800af78:	58024400 	.word	0x58024400
 800af7c:	08018844 	.word	0x08018844
 800af80:	08018870 	.word	0x08018870
 800af84:	08018878 	.word	0x08018878
 800af88:	08018870 	.word	0x08018870
 800af8c:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800af90:	2b40      	cmp	r3, #64	; 0x40
 800af92:	f47f ae9c 	bne.w	800acce <UART_SetConfig+0x8e>
 800af96:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af9a:	4b6c      	ldr	r3, [pc, #432]	; (800b14c <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af9c:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afa0:	6862      	ldr	r2, [r4, #4]
 800afa2:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800afa6:	fbb0 f3f3 	udiv	r3, r0, r3
 800afaa:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800afae:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afb2:	f1a3 0210 	sub.w	r2, r3, #16
 800afb6:	428a      	cmp	r2, r1
 800afb8:	f63f ae89 	bhi.w	800acce <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800afbc:	6822      	ldr	r2, [r4, #0]
 800afbe:	2000      	movs	r0, #0
 800afc0:	60d3      	str	r3, [r2, #12]
 800afc2:	e685      	b.n	800acd0 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800afc4:	4b62      	ldr	r3, [pc, #392]	; (800b150 <UART_SetConfig+0x510>)
 800afc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afc8:	f003 0307 	and.w	r3, r3, #7
 800afcc:	2b05      	cmp	r3, #5
 800afce:	f63f ae7e 	bhi.w	800acce <UART_SetConfig+0x8e>
 800afd2:	4a60      	ldr	r2, [pc, #384]	; (800b154 <UART_SetConfig+0x514>)
 800afd4:	5cd3      	ldrb	r3, [r2, r3]
 800afd6:	e68b      	b.n	800acf0 <UART_SetConfig+0xb0>
    switch (clocksource)
 800afd8:	2b40      	cmp	r3, #64	; 0x40
 800afda:	f47f ae78 	bne.w	800acce <UART_SetConfig+0x8e>
 800afde:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afe2:	4b5a      	ldr	r3, [pc, #360]	; (800b14c <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afe4:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afe6:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afea:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afee:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aff2:	4299      	cmp	r1, r3
 800aff4:	f63f ae6b 	bhi.w	800acce <UART_SetConfig+0x8e>
 800aff8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800affc:	f63f ae67 	bhi.w	800acce <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b000:	2300      	movs	r3, #0
 800b002:	4619      	mov	r1, r3
 800b004:	f7f5 f9c4 	bl	8000390 <__aeabi_uldivmod>
 800b008:	462a      	mov	r2, r5
 800b00a:	0209      	lsls	r1, r1, #8
 800b00c:	0203      	lsls	r3, r0, #8
 800b00e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800b012:	0868      	lsrs	r0, r5, #1
 800b014:	1818      	adds	r0, r3, r0
 800b016:	f04f 0300 	mov.w	r3, #0
 800b01a:	f141 0100 	adc.w	r1, r1, #0
 800b01e:	f7f5 f9b7 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b022:	4a4d      	ldr	r2, [pc, #308]	; (800b158 <UART_SetConfig+0x518>)
 800b024:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b028:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b02a:	4291      	cmp	r1, r2
 800b02c:	f63f ae4f 	bhi.w	800acce <UART_SetConfig+0x8e>
 800b030:	e7c4      	b.n	800afbc <UART_SetConfig+0x37c>
    switch (clocksource)
 800b032:	2b40      	cmp	r3, #64	; 0x40
 800b034:	f47f ae4b 	bne.w	800acce <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b038:	4b44      	ldr	r3, [pc, #272]	; (800b14c <UART_SetConfig+0x50c>)
 800b03a:	6862      	ldr	r2, [r4, #4]
 800b03c:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800b040:	0853      	lsrs	r3, r2, #1
 800b042:	fbb0 f0f1 	udiv	r0, r0, r1
 800b046:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b04a:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b04e:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b052:	f1a0 0210 	sub.w	r2, r0, #16
 800b056:	429a      	cmp	r2, r3
 800b058:	f63f ae39 	bhi.w	800acce <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b05c:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b060:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800b064:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b066:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800b068:	4303      	orrs	r3, r0
 800b06a:	2000      	movs	r0, #0
 800b06c:	60d3      	str	r3, [r2, #12]
 800b06e:	e62f      	b.n	800acd0 <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b070:	4b37      	ldr	r3, [pc, #220]	; (800b150 <UART_SetConfig+0x510>)
 800b072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b074:	f003 0307 	and.w	r3, r3, #7
 800b078:	2b05      	cmp	r3, #5
 800b07a:	f63f ae28 	bhi.w	800acce <UART_SetConfig+0x8e>
 800b07e:	4a37      	ldr	r2, [pc, #220]	; (800b15c <UART_SetConfig+0x51c>)
 800b080:	5cd3      	ldrb	r3, [r2, r3]
 800b082:	e635      	b.n	800acf0 <UART_SetConfig+0xb0>
 800b084:	4b32      	ldr	r3, [pc, #200]	; (800b150 <UART_SetConfig+0x510>)
 800b086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b088:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b08c:	2b28      	cmp	r3, #40	; 0x28
 800b08e:	f63f ae1e 	bhi.w	800acce <UART_SetConfig+0x8e>
 800b092:	4a33      	ldr	r2, [pc, #204]	; (800b160 <UART_SetConfig+0x520>)
 800b094:	5cd3      	ldrb	r3, [r2, r3]
 800b096:	e62b      	b.n	800acf0 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800b098:	4832      	ldr	r0, [pc, #200]	; (800b164 <UART_SetConfig+0x524>)
 800b09a:	e77e      	b.n	800af9a <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b09c:	4b2c      	ldr	r3, [pc, #176]	; (800b150 <UART_SetConfig+0x510>)
 800b09e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0a0:	f003 0307 	and.w	r3, r3, #7
 800b0a4:	2b05      	cmp	r3, #5
 800b0a6:	f63f ae12 	bhi.w	800acce <UART_SetConfig+0x8e>
 800b0aa:	4a2f      	ldr	r2, [pc, #188]	; (800b168 <UART_SetConfig+0x528>)
 800b0ac:	5cd3      	ldrb	r3, [r2, r3]
 800b0ae:	e61f      	b.n	800acf0 <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800b0b0:	482e      	ldr	r0, [pc, #184]	; (800b16c <UART_SetConfig+0x52c>)
 800b0b2:	e772      	b.n	800af9a <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0b4:	4b26      	ldr	r3, [pc, #152]	; (800b150 <UART_SetConfig+0x510>)
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	0690      	lsls	r0, r2, #26
 800b0ba:	d542      	bpl.n	800b142 <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4829      	ldr	r0, [pc, #164]	; (800b164 <UART_SetConfig+0x524>)
 800b0c0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b0c4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800b0c6:	e78c      	b.n	800afe2 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0c8:	a803      	add	r0, sp, #12
 800b0ca:	f7fe fc81 	bl	80099d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b0ce:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800b0d0:	2800      	cmp	r0, #0
 800b0d2:	f43f af2b 	beq.w	800af2c <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b0d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b0d8:	e783      	b.n	800afe2 <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0da:	4668      	mov	r0, sp
 800b0dc:	f7fe fbcc 	bl	8009878 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b0e0:	9801      	ldr	r0, [sp, #4]
        break;
 800b0e2:	e7f5      	b.n	800b0d0 <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b0e4:	f7fe fbb6 	bl	8009854 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800b0e8:	e7f2      	b.n	800b0d0 <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800b0ea:	4820      	ldr	r0, [pc, #128]	; (800b16c <UART_SetConfig+0x52c>)
 800b0ec:	e779      	b.n	800afe2 <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0ee:	4b18      	ldr	r3, [pc, #96]	; (800b150 <UART_SetConfig+0x510>)
 800b0f0:	681a      	ldr	r2, [r3, #0]
 800b0f2:	0691      	lsls	r1, r2, #26
 800b0f4:	d527      	bpl.n	800b146 <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	481a      	ldr	r0, [pc, #104]	; (800b164 <UART_SetConfig+0x524>)
 800b0fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b0fe:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800b100:	e79a      	b.n	800b038 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b102:	a803      	add	r0, sp, #12
 800b104:	f7fe fc64 	bl	80099d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b108:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800b10a:	2800      	cmp	r0, #0
 800b10c:	f43f af0e 	beq.w	800af2c <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b110:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b112:	e791      	b.n	800b038 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800b114:	f7fd fd1a 	bl	8008b4c <HAL_RCC_GetPCLK2Freq>
        break;
 800b118:	e7f7      	b.n	800b10a <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b11a:	f7fd fccf 	bl	8008abc <HAL_RCC_GetPCLK1Freq>
        break;
 800b11e:	e7f4      	b.n	800b10a <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b120:	4668      	mov	r0, sp
 800b122:	f7fe fba9 	bl	8009878 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b126:	9801      	ldr	r0, [sp, #4]
        break;
 800b128:	e7ef      	b.n	800b10a <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800b12a:	4810      	ldr	r0, [pc, #64]	; (800b16c <UART_SetConfig+0x52c>)
 800b12c:	e784      	b.n	800b038 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b12e:	4b08      	ldr	r3, [pc, #32]	; (800b150 <UART_SetConfig+0x510>)
 800b130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b132:	f003 0307 	and.w	r3, r3, #7
 800b136:	2b05      	cmp	r3, #5
 800b138:	f63f adc9 	bhi.w	800acce <UART_SetConfig+0x8e>
 800b13c:	4a0c      	ldr	r2, [pc, #48]	; (800b170 <UART_SetConfig+0x530>)
 800b13e:	5cd3      	ldrb	r3, [r2, r3]
 800b140:	e5d6      	b.n	800acf0 <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800b142:	4808      	ldr	r0, [pc, #32]	; (800b164 <UART_SetConfig+0x524>)
 800b144:	e74d      	b.n	800afe2 <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800b146:	4807      	ldr	r0, [pc, #28]	; (800b164 <UART_SetConfig+0x524>)
 800b148:	e776      	b.n	800b038 <UART_SetConfig+0x3f8>
 800b14a:	bf00      	nop
 800b14c:	08018880 	.word	0x08018880
 800b150:	58024400 	.word	0x58024400
 800b154:	08018870 	.word	0x08018870
 800b158:	000ffcff 	.word	0x000ffcff
 800b15c:	08018870 	.word	0x08018870
 800b160:	08018844 	.word	0x08018844
 800b164:	03d09000 	.word	0x03d09000
 800b168:	08018870 	.word	0x08018870
 800b16c:	003d0900 	.word	0x003d0900
 800b170:	08018870 	.word	0x08018870

0800b174 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b174:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b176:	07da      	lsls	r2, r3, #31
{
 800b178:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b17a:	d506      	bpl.n	800b18a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b17c:	6801      	ldr	r1, [r0, #0]
 800b17e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800b180:	684a      	ldr	r2, [r1, #4]
 800b182:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b186:	4322      	orrs	r2, r4
 800b188:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b18a:	079c      	lsls	r4, r3, #30
 800b18c:	d506      	bpl.n	800b19c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b18e:	6801      	ldr	r1, [r0, #0]
 800b190:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800b192:	684a      	ldr	r2, [r1, #4]
 800b194:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b198:	4322      	orrs	r2, r4
 800b19a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b19c:	0759      	lsls	r1, r3, #29
 800b19e:	d506      	bpl.n	800b1ae <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b1a0:	6801      	ldr	r1, [r0, #0]
 800b1a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b1a4:	684a      	ldr	r2, [r1, #4]
 800b1a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b1aa:	4322      	orrs	r2, r4
 800b1ac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b1ae:	071a      	lsls	r2, r3, #28
 800b1b0:	d506      	bpl.n	800b1c0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b1b2:	6801      	ldr	r1, [r0, #0]
 800b1b4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800b1b6:	684a      	ldr	r2, [r1, #4]
 800b1b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b1bc:	4322      	orrs	r2, r4
 800b1be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b1c0:	06dc      	lsls	r4, r3, #27
 800b1c2:	d506      	bpl.n	800b1d2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b1c4:	6801      	ldr	r1, [r0, #0]
 800b1c6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800b1c8:	688a      	ldr	r2, [r1, #8]
 800b1ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b1ce:	4322      	orrs	r2, r4
 800b1d0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b1d2:	0699      	lsls	r1, r3, #26
 800b1d4:	d506      	bpl.n	800b1e4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b1d6:	6801      	ldr	r1, [r0, #0]
 800b1d8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800b1da:	688a      	ldr	r2, [r1, #8]
 800b1dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b1e0:	4322      	orrs	r2, r4
 800b1e2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b1e4:	065a      	lsls	r2, r3, #25
 800b1e6:	d50a      	bpl.n	800b1fe <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b1e8:	6801      	ldr	r1, [r0, #0]
 800b1ea:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800b1ec:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b1ee:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b1f2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800b1f6:	ea42 0204 	orr.w	r2, r2, r4
 800b1fa:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b1fc:	d00b      	beq.n	800b216 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b1fe:	061b      	lsls	r3, r3, #24
 800b200:	d506      	bpl.n	800b210 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b202:	6802      	ldr	r2, [r0, #0]
 800b204:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800b206:	6853      	ldr	r3, [r2, #4]
 800b208:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b20c:	430b      	orrs	r3, r1
 800b20e:	6053      	str	r3, [r2, #4]
}
 800b210:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b214:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b216:	684a      	ldr	r2, [r1, #4]
 800b218:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800b21a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800b21e:	4322      	orrs	r2, r4
 800b220:	604a      	str	r2, [r1, #4]
 800b222:	e7ec      	b.n	800b1fe <UART_AdvFeatureConfig+0x8a>

0800b224 <UART_WaitOnFlagUntilTimeout>:
{
 800b224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b228:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b22c:	4607      	mov	r7, r0
 800b22e:	460e      	mov	r6, r1
 800b230:	4615      	mov	r5, r2
 800b232:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b234:	6804      	ldr	r4, [r0, #0]
 800b236:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b23a:	d10a      	bne.n	800b252 <UART_WaitOnFlagUntilTimeout+0x2e>
 800b23c:	69e3      	ldr	r3, [r4, #28]
 800b23e:	ea36 0303 	bics.w	r3, r6, r3
 800b242:	bf0c      	ite	eq
 800b244:	2301      	moveq	r3, #1
 800b246:	2300      	movne	r3, #0
 800b248:	429d      	cmp	r5, r3
 800b24a:	d0f7      	beq.n	800b23c <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 800b24c:	2000      	movs	r0, #0
}
 800b24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b252:	69e3      	ldr	r3, [r4, #28]
 800b254:	ea36 0303 	bics.w	r3, r6, r3
 800b258:	bf0c      	ite	eq
 800b25a:	2301      	moveq	r3, #1
 800b25c:	2300      	movne	r3, #0
 800b25e:	42ab      	cmp	r3, r5
 800b260:	d1f4      	bne.n	800b24c <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b262:	f7f9 f8ab 	bl	80043bc <HAL_GetTick>
 800b266:	eba0 0009 	sub.w	r0, r0, r9
 800b26a:	4540      	cmp	r0, r8
 800b26c:	d833      	bhi.n	800b2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b26e:	f1b8 0f00 	cmp.w	r8, #0
 800b272:	d030      	beq.n	800b2d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b274:	683c      	ldr	r4, [r7, #0]
 800b276:	6823      	ldr	r3, [r4, #0]
 800b278:	4622      	mov	r2, r4
 800b27a:	0759      	lsls	r1, r3, #29
 800b27c:	d5db      	bpl.n	800b236 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b27e:	69e3      	ldr	r3, [r4, #28]
 800b280:	051b      	lsls	r3, r3, #20
 800b282:	d5d8      	bpl.n	800b236 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b284:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b288:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b28a:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b28e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b292:	e844 3100 	strex	r1, r3, [r4]
 800b296:	b139      	cbz	r1, 800b2a8 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b298:	e852 3f00 	ldrex	r3, [r2]
 800b29c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2a0:	e842 3100 	strex	r1, r3, [r2]
 800b2a4:	2900      	cmp	r1, #0
 800b2a6:	d1f7      	bne.n	800b298 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2a8:	f102 0308 	add.w	r3, r2, #8
 800b2ac:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2b0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b4:	f102 0008 	add.w	r0, r2, #8
 800b2b8:	e840 3100 	strex	r1, r3, [r0]
 800b2bc:	2900      	cmp	r1, #0
 800b2be:	d1f3      	bne.n	800b2a8 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 800b2c0:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800b2c2:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 800b2c4:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->gState = HAL_UART_STATE_READY;
 800b2c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800b2cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b2d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 800b2d4:	e7bb      	b.n	800b24e <UART_WaitOnFlagUntilTimeout+0x2a>
 800b2d6:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d8:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800b2dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e0:	e842 3100 	strex	r1, r3, [r2]
 800b2e4:	2900      	cmp	r1, #0
 800b2e6:	d1f7      	bne.n	800b2d8 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e8:	f102 0308 	add.w	r3, r2, #8
 800b2ec:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f4:	f102 0008 	add.w	r0, r2, #8
 800b2f8:	e840 3100 	strex	r1, r3, [r0]
 800b2fc:	2900      	cmp	r1, #0
 800b2fe:	d1f3      	bne.n	800b2e8 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800b300:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800b302:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800b304:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 800b308:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800b30c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800b310:	e79d      	b.n	800b24e <UART_WaitOnFlagUntilTimeout+0x2a>
 800b312:	bf00      	nop

0800b314 <HAL_UART_Init>:
  if (huart == NULL)
 800b314:	2800      	cmp	r0, #0
 800b316:	d066      	beq.n	800b3e6 <HAL_UART_Init+0xd2>
  if (huart->gState == HAL_UART_STATE_RESET)
 800b318:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800b31c:	b570      	push	{r4, r5, r6, lr}
 800b31e:	4604      	mov	r4, r0
 800b320:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_RESET)
 800b322:	2b00      	cmp	r3, #0
 800b324:	d04c      	beq.n	800b3c0 <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 800b326:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b328:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b32a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800b32c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800b330:	6813      	ldr	r3, [r2, #0]
 800b332:	f023 0301 	bic.w	r3, r3, #1
 800b336:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b338:	f7ff fc82 	bl	800ac40 <UART_SetConfig>
 800b33c:	2801      	cmp	r0, #1
 800b33e:	d03c      	beq.n	800b3ba <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b340:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b342:	2b00      	cmp	r3, #0
 800b344:	d135      	bne.n	800b3b2 <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b346:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b348:	2500      	movs	r5, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b34a:	6859      	ldr	r1, [r3, #4]
 800b34c:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800b350:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b352:	6899      	ldr	r1, [r3, #8]
 800b354:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 800b358:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800b35a:	6819      	ldr	r1, [r3, #0]
 800b35c:	f041 0101 	orr.w	r1, r1, #1
 800b360:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b362:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800b366:	f7f9 f829 	bl	80043bc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b36a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800b36c:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	0712      	lsls	r2, r2, #28
 800b372:	d40e      	bmi.n	800b392 <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	075b      	lsls	r3, r3, #29
 800b378:	d427      	bmi.n	800b3ca <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b37a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800b37c:	2220      	movs	r2, #32
  return HAL_OK;
 800b37e:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800b380:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b384:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800b388:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b38c:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800b38e:	b002      	add	sp, #8
 800b390:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b392:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 800b396:	4603      	mov	r3, r0
 800b398:	462a      	mov	r2, r5
 800b39a:	4620      	mov	r0, r4
 800b39c:	9100      	str	r1, [sp, #0]
 800b39e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b3a2:	f7ff ff3f 	bl	800b224 <UART_WaitOnFlagUntilTimeout>
 800b3a6:	b9e0      	cbnz	r0, 800b3e2 <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b3a8:	6823      	ldr	r3, [r4, #0]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	075b      	lsls	r3, r3, #29
 800b3ae:	d40c      	bmi.n	800b3ca <HAL_UART_Init+0xb6>
 800b3b0:	e7e3      	b.n	800b37a <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	f7ff fede 	bl	800b174 <UART_AdvFeatureConfig>
 800b3b8:	e7c5      	b.n	800b346 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 800b3ba:	2001      	movs	r0, #1
}
 800b3bc:	b002      	add	sp, #8
 800b3be:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800b3c0:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800b3c4:	f7f8 fdde 	bl	8003f84 <HAL_UART_MspInit>
 800b3c8:	e7ad      	b.n	800b326 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3ca:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 800b3ce:	4633      	mov	r3, r6
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b3d6:	9000      	str	r0, [sp, #0]
 800b3d8:	4620      	mov	r0, r4
 800b3da:	f7ff ff23 	bl	800b224 <UART_WaitOnFlagUntilTimeout>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	d0cb      	beq.n	800b37a <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800b3e2:	2003      	movs	r0, #3
 800b3e4:	e7d3      	b.n	800b38e <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 800b3e6:	2001      	movs	r0, #1
}
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop

0800b3ec <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b3ec:	4770      	bx	lr
 800b3ee:	bf00      	nop

0800b3f0 <HAL_UARTEx_RxFifoFullCallback>:
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop

0800b3f4 <HAL_UARTEx_TxFifoEmptyCallback>:
 800b3f4:	4770      	bx	lr
 800b3f6:	bf00      	nop

0800b3f8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3f8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b3fc:	2a01      	cmp	r2, #1
 800b3fe:	d017      	beq.n	800b430 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b400:	6802      	ldr	r2, [r0, #0]
 800b402:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800b404:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b406:	2100      	movs	r1, #0
{
 800b408:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800b40a:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800b40e:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b410:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800b412:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b414:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800b418:	f024 0401 	bic.w	r4, r4, #1
 800b41c:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b41e:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b420:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800b422:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b424:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b428:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800b42c:	bc30      	pop	{r4, r5}
 800b42e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800b430:	2002      	movs	r0, #2
}
 800b432:	4770      	bx	lr

0800b434 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b434:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b438:	2a01      	cmp	r2, #1
 800b43a:	d037      	beq.n	800b4ac <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b43c:	6802      	ldr	r2, [r0, #0]
 800b43e:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800b440:	2024      	movs	r0, #36	; 0x24
{
 800b442:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800b444:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b448:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b44a:	6810      	ldr	r0, [r2, #0]
 800b44c:	f020 0001 	bic.w	r0, r0, #1
 800b450:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b452:	6890      	ldr	r0, [r2, #8]
 800b454:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800b458:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b45a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b45c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b45e:	b310      	cbz	r0, 800b4a6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b460:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b462:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b464:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b468:	4911      	ldr	r1, [pc, #68]	; (800b4b0 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b46a:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800b46e:	4d11      	ldr	r5, [pc, #68]	; (800b4b4 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b470:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b474:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800b478:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b47c:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800b47e:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b482:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b484:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b488:	fbb1 f1f5 	udiv	r1, r1, r5
 800b48c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800b490:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800b492:	2100      	movs	r1, #0
 800b494:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b498:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800b49a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b49c:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b4a0:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800b4a4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800b4a6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b4a8:	4608      	mov	r0, r1
 800b4aa:	e7ef      	b.n	800b48c <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800b4ac:	2002      	movs	r0, #2
}
 800b4ae:	4770      	bx	lr
 800b4b0:	080188a0 	.word	0x080188a0
 800b4b4:	08018898 	.word	0x08018898

0800b4b8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800b4b8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800b4bc:	2a01      	cmp	r2, #1
 800b4be:	d037      	beq.n	800b530 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4c0:	6802      	ldr	r2, [r0, #0]
 800b4c2:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800b4c4:	2024      	movs	r0, #36	; 0x24
{
 800b4c6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800b4c8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b4cc:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800b4ce:	6810      	ldr	r0, [r2, #0]
 800b4d0:	f020 0001 	bic.w	r0, r0, #1
 800b4d4:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b4d6:	6890      	ldr	r0, [r2, #8]
 800b4d8:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800b4dc:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b4de:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b4e0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b4e2:	b310      	cbz	r0, 800b52a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b4e4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b4e6:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b4e8:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b4ec:	4911      	ldr	r1, [pc, #68]	; (800b534 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b4ee:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800b4f2:	4d11      	ldr	r5, [pc, #68]	; (800b538 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b4f4:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b4f8:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800b4fc:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b500:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800b502:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b506:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b508:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b50c:	fbb1 f1f5 	udiv	r1, r1, r5
 800b510:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800b514:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800b516:	2100      	movs	r1, #0
 800b518:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b51c:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800b51e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800b520:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800b524:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800b528:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800b52a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800b52c:	4608      	mov	r0, r1
 800b52e:	e7ef      	b.n	800b510 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800b530:	2002      	movs	r0, #2
}
 800b532:	4770      	bx	lr
 800b534:	080188a0 	.word	0x080188a0
 800b538:	08018898 	.word	0x08018898

0800b53c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b53c:	b084      	sub	sp, #16
 800b53e:	4684      	mov	ip, r0
 800b540:	b500      	push	{lr}
 800b542:	b083      	sub	sp, #12
 800b544:	f10d 0e14 	add.w	lr, sp, #20
 800b548:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b54c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b54e:	2b01      	cmp	r3, #1
 800b550:	d13d      	bne.n	800b5ce <USB_CoreInit+0x92>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b552:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b554:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800b558:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b55a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800b55e:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b560:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b562:	68c2      	ldr	r2, [r0, #12]
 800b564:	ea03 0302 	and.w	r3, r3, r2
 800b568:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b56a:	68c3      	ldr	r3, [r0, #12]
 800b56c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b570:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800b572:	d078      	beq.n	800b666 <USB_CoreInit+0x12a>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800b574:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b576:	4a3e      	ldr	r2, [pc, #248]	; (800b670 <USB_CoreInit+0x134>)
  __IO uint32_t count = 0U;
 800b578:	9300      	str	r3, [sp, #0]
 800b57a:	e003      	b.n	800b584 <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b57c:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800b580:	2b00      	cmp	r3, #0
 800b582:	db3f      	blt.n	800b604 <USB_CoreInit+0xc8>
    if (++count > 200000U)
 800b584:	9b00      	ldr	r3, [sp, #0]
 800b586:	3301      	adds	r3, #1
 800b588:	4293      	cmp	r3, r2
 800b58a:	9300      	str	r3, [sp, #0]
 800b58c:	d9f6      	bls.n	800b57c <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800b58e:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800b590:	9b08      	ldr	r3, [sp, #32]
 800b592:	2b01      	cmp	r3, #1
 800b594:	d116      	bne.n	800b5c4 <USB_CoreInit+0x88>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b596:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b59a:	4b36      	ldr	r3, [pc, #216]	; (800b674 <USB_CoreInit+0x138>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b59c:	b292      	uxth	r2, r2
 800b59e:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b5a2:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b5ac:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800b5b0:	f043 0306 	orr.w	r3, r3, #6
 800b5b4:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b5b8:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800b5bc:	f043 0320 	orr.w	r3, r3, #32
 800b5c0:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800b5c4:	b003      	add	sp, #12
 800b5c6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b5ca:	b004      	add	sp, #16
 800b5cc:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b5ce:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800b5d0:	2100      	movs	r1, #0
    if (++count > 200000U)
 800b5d2:	4a27      	ldr	r2, [pc, #156]	; (800b670 <USB_CoreInit+0x134>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5d8:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800b5da:	9101      	str	r1, [sp, #4]
 800b5dc:	e003      	b.n	800b5e6 <USB_CoreInit+0xaa>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5de:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	db2a      	blt.n	800b63c <USB_CoreInit+0x100>
    if (++count > 200000U)
 800b5e6:	9b01      	ldr	r3, [sp, #4]
 800b5e8:	3301      	adds	r3, #1
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	9301      	str	r3, [sp, #4]
 800b5ee:	d9f6      	bls.n	800b5de <USB_CoreInit+0xa2>
      return HAL_TIMEOUT;
 800b5f0:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800b5f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5f4:	b9db      	cbnz	r3, 800b62e <USB_CoreInit+0xf2>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b5f6:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800b5fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b5fe:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800b602:	e7c5      	b.n	800b590 <USB_CoreInit+0x54>

  /* Core Soft Reset */
  count = 0U;
 800b604:	2300      	movs	r3, #0
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;

  do
  {
    if (++count > 200000U)
 800b606:	4a1a      	ldr	r2, [pc, #104]	; (800b670 <USB_CoreInit+0x134>)
  count = 0U;
 800b608:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b60a:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800b60e:	f043 0301 	orr.w	r3, r3, #1
 800b612:	f8cc 3010 	str.w	r3, [ip, #16]
 800b616:	e004      	b.n	800b622 <USB_CoreInit+0xe6>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b618:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800b61c:	f010 0001 	ands.w	r0, r0, #1
 800b620:	d0b6      	beq.n	800b590 <USB_CoreInit+0x54>
    if (++count > 200000U)
 800b622:	9b00      	ldr	r3, [sp, #0]
 800b624:	3301      	adds	r3, #1
 800b626:	4293      	cmp	r3, r2
 800b628:	9300      	str	r3, [sp, #0]
 800b62a:	d9f5      	bls.n	800b618 <USB_CoreInit+0xdc>
 800b62c:	e7af      	b.n	800b58e <USB_CoreInit+0x52>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b62e:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800b632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b636:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800b63a:	e7a9      	b.n	800b590 <USB_CoreInit+0x54>
  count = 0U;
 800b63c:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b63e:	4a0c      	ldr	r2, [pc, #48]	; (800b670 <USB_CoreInit+0x134>)
  count = 0U;
 800b640:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b642:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800b646:	f043 0301 	orr.w	r3, r3, #1
 800b64a:	f8cc 3010 	str.w	r3, [ip, #16]
 800b64e:	e004      	b.n	800b65a <USB_CoreInit+0x11e>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b650:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800b654:	f010 0001 	ands.w	r0, r0, #1
 800b658:	d0cb      	beq.n	800b5f2 <USB_CoreInit+0xb6>
    if (++count > 200000U)
 800b65a:	9b01      	ldr	r3, [sp, #4]
 800b65c:	3301      	adds	r3, #1
 800b65e:	4293      	cmp	r3, r2
 800b660:	9301      	str	r3, [sp, #4]
 800b662:	d9f5      	bls.n	800b650 <USB_CoreInit+0x114>
 800b664:	e7c4      	b.n	800b5f0 <USB_CoreInit+0xb4>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b666:	68c3      	ldr	r3, [r0, #12]
 800b668:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b66c:	60c3      	str	r3, [r0, #12]
 800b66e:	e781      	b.n	800b574 <USB_CoreInit+0x38>
 800b670:	00030d40 	.word	0x00030d40
 800b674:	03ee0000 	.word	0x03ee0000

0800b678 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800b678:	2a02      	cmp	r2, #2
{
 800b67a:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 800b67c:	d00b      	beq.n	800b696 <USB_SetTurnaroundTime+0x1e>
 800b67e:	f44f 5c10 	mov.w	ip, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b682:	68d9      	ldr	r1, [r3, #12]
}
 800b684:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b686:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800b68a:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b68c:	68da      	ldr	r2, [r3, #12]
 800b68e:	ea42 020c 	orr.w	r2, r2, ip
 800b692:	60da      	str	r2, [r3, #12]
}
 800b694:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b696:	4a23      	ldr	r2, [pc, #140]	; (800b724 <USB_SetTurnaroundTime+0xac>)
 800b698:	4823      	ldr	r0, [pc, #140]	; (800b728 <USB_SetTurnaroundTime+0xb0>)
 800b69a:	440a      	add	r2, r1
 800b69c:	4282      	cmp	r2, r0
 800b69e:	d92c      	bls.n	800b6fa <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b6a0:	4a22      	ldr	r2, [pc, #136]	; (800b72c <USB_SetTurnaroundTime+0xb4>)
 800b6a2:	4823      	ldr	r0, [pc, #140]	; (800b730 <USB_SetTurnaroundTime+0xb8>)
 800b6a4:	440a      	add	r2, r1
 800b6a6:	4282      	cmp	r2, r0
 800b6a8:	d92a      	bls.n	800b700 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b6aa:	4a22      	ldr	r2, [pc, #136]	; (800b734 <USB_SetTurnaroundTime+0xbc>)
 800b6ac:	4822      	ldr	r0, [pc, #136]	; (800b738 <USB_SetTurnaroundTime+0xc0>)
 800b6ae:	440a      	add	r2, r1
 800b6b0:	4282      	cmp	r2, r0
 800b6b2:	d928      	bls.n	800b706 <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b6b4:	4a21      	ldr	r2, [pc, #132]	; (800b73c <USB_SetTurnaroundTime+0xc4>)
 800b6b6:	4822      	ldr	r0, [pc, #136]	; (800b740 <USB_SetTurnaroundTime+0xc8>)
 800b6b8:	440a      	add	r2, r1
 800b6ba:	4282      	cmp	r2, r0
 800b6bc:	d326      	bcc.n	800b70c <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b6be:	4a21      	ldr	r2, [pc, #132]	; (800b744 <USB_SetTurnaroundTime+0xcc>)
 800b6c0:	4821      	ldr	r0, [pc, #132]	; (800b748 <USB_SetTurnaroundTime+0xd0>)
 800b6c2:	440a      	add	r2, r1
 800b6c4:	4282      	cmp	r2, r0
 800b6c6:	d924      	bls.n	800b712 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b6c8:	4a20      	ldr	r2, [pc, #128]	; (800b74c <USB_SetTurnaroundTime+0xd4>)
 800b6ca:	4821      	ldr	r0, [pc, #132]	; (800b750 <USB_SetTurnaroundTime+0xd8>)
 800b6cc:	440a      	add	r2, r1
 800b6ce:	4282      	cmp	r2, r0
 800b6d0:	d322      	bcc.n	800b718 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b6d2:	4a20      	ldr	r2, [pc, #128]	; (800b754 <USB_SetTurnaroundTime+0xdc>)
 800b6d4:	4820      	ldr	r0, [pc, #128]	; (800b758 <USB_SetTurnaroundTime+0xe0>)
 800b6d6:	440a      	add	r2, r1
 800b6d8:	4282      	cmp	r2, r0
 800b6da:	d3d0      	bcc.n	800b67e <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b6dc:	4a1f      	ldr	r2, [pc, #124]	; (800b75c <USB_SetTurnaroundTime+0xe4>)
 800b6de:	4820      	ldr	r0, [pc, #128]	; (800b760 <USB_SetTurnaroundTime+0xe8>)
 800b6e0:	440a      	add	r2, r1
 800b6e2:	4282      	cmp	r2, r0
 800b6e4:	d31b      	bcc.n	800b71e <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b6e6:	4a1f      	ldr	r2, [pc, #124]	; (800b764 <USB_SetTurnaroundTime+0xec>)
 800b6e8:	481f      	ldr	r0, [pc, #124]	; (800b768 <USB_SetTurnaroundTime+0xf0>)
 800b6ea:	440a      	add	r2, r1
 800b6ec:	4282      	cmp	r2, r0
 800b6ee:	bf34      	ite	cc
 800b6f0:	f44f 5ce0 	movcc.w	ip, #7168	; 0x1c00
 800b6f4:	f44f 5cc0 	movcs.w	ip, #6144	; 0x1800
 800b6f8:	e7c3      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b6fa:	f44f 5c70 	mov.w	ip, #15360	; 0x3c00
 800b6fe:	e7c0      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b700:	f44f 5c60 	mov.w	ip, #14336	; 0x3800
 800b704:	e7bd      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b706:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 800b70a:	e7ba      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b70c:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 800b710:	e7b7      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b712:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 800b716:	e7b4      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b718:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 800b71c:	e7b1      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b71e:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 800b722:	e7ae      	b.n	800b682 <USB_SetTurnaroundTime+0xa>
 800b724:	ff275340 	.word	0xff275340
 800b728:	000c34ff 	.word	0x000c34ff
 800b72c:	ff1b1e40 	.word	0xff1b1e40
 800b730:	000f423f 	.word	0x000f423f
 800b734:	ff0bdc00 	.word	0xff0bdc00
 800b738:	00124f7f 	.word	0x00124f7f
 800b73c:	fef98c80 	.word	0xfef98c80
 800b740:	0013d620 	.word	0x0013d620
 800b744:	fee5b660 	.word	0xfee5b660
 800b748:	0016e35f 	.word	0x0016e35f
 800b74c:	feced300 	.word	0xfeced300
 800b750:	001b7740 	.word	0x001b7740
 800b754:	feb35bc0 	.word	0xfeb35bc0
 800b758:	002191c0 	.word	0x002191c0
 800b75c:	fe91ca00 	.word	0xfe91ca00
 800b760:	00387520 	.word	0x00387520
 800b764:	fe5954e0 	.word	0xfe5954e0
 800b768:	00419ce0 	.word	0x00419ce0

0800b76c <USB_EnableGlobalInt>:
{
 800b76c:	4603      	mov	r3, r0
}
 800b76e:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b770:	689a      	ldr	r2, [r3, #8]
 800b772:	f042 0201 	orr.w	r2, r2, #1
 800b776:	609a      	str	r2, [r3, #8]
}
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop

0800b77c <USB_DisableGlobalInt>:
{
 800b77c:	4603      	mov	r3, r0
}
 800b77e:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b780:	689a      	ldr	r2, [r3, #8]
 800b782:	f022 0201 	bic.w	r2, r2, #1
 800b786:	609a      	str	r2, [r3, #8]
}
 800b788:	4770      	bx	lr
 800b78a:	bf00      	nop

0800b78c <USB_SetCurrentMode>:
{
 800b78c:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b78e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800b790:	2901      	cmp	r1, #1
{
 800b792:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b794:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b798:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800b79a:	d017      	beq.n	800b7cc <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800b79c:	b9a1      	cbnz	r1, 800b7c8 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b79e:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800b7a0:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b7a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b7a6:	60c3      	str	r3, [r0, #12]
 800b7a8:	e001      	b.n	800b7ae <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b7aa:	2c32      	cmp	r4, #50	; 0x32
 800b7ac:	d00c      	beq.n	800b7c8 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800b7ae:	2001      	movs	r0, #1
      ms++;
 800b7b0:	4404      	add	r4, r0
      HAL_Delay(1U);
 800b7b2:	f7f8 fe09 	bl	80043c8 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800b7b6:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b7b8:	07db      	lsls	r3, r3, #31
 800b7ba:	d4f6      	bmi.n	800b7aa <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800b7bc:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800b7c0:	fab0 f080 	clz	r0, r0
 800b7c4:	0940      	lsrs	r0, r0, #5
}
 800b7c6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b7c8:	2001      	movs	r0, #1
}
 800b7ca:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b7cc:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800b7ce:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b7d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b7d4:	60c3      	str	r3, [r0, #12]
 800b7d6:	e001      	b.n	800b7dc <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b7d8:	2c32      	cmp	r4, #50	; 0x32
 800b7da:	d0f5      	beq.n	800b7c8 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800b7dc:	2001      	movs	r0, #1
      ms++;
 800b7de:	4404      	add	r4, r0
      HAL_Delay(1U);
 800b7e0:	f7f8 fdf2 	bl	80043c8 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800b7e4:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b7e6:	07da      	lsls	r2, r3, #31
 800b7e8:	d5f6      	bpl.n	800b7d8 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800b7ea:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800b7ee:	fab0 f080 	clz	r0, r0
 800b7f2:	0940      	lsrs	r0, r0, #5
 800b7f4:	e7e7      	b.n	800b7c6 <USB_SetCurrentMode+0x3a>
 800b7f6:	bf00      	nop

0800b7f8 <USB_DevInit>:
{
 800b7f8:	b084      	sub	sp, #16
 800b7fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7fe:	b083      	sub	sp, #12
 800b800:	ac0b      	add	r4, sp, #44	; 0x2c
 800b802:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800b806:	2300      	movs	r3, #0
 800b808:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800b80a:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800b80e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800b812:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800b816:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800b81a:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800b81e:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800b822:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800b826:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800b82a:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800b82e:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800b832:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800b836:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800b83a:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800b83e:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800b842:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800b846:	2c00      	cmp	r4, #0
 800b848:	f040 80a8 	bne.w	800b99c <USB_DevInit+0x1a4>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b84c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800b850:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
 800b854:	f043 0302 	orr.w	r3, r3, #2
 800b858:	f8cc 3004 	str.w	r3, [ip, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b85c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b85e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b862:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b864:	6803      	ldr	r3, [r0, #0]
 800b866:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b86a:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b86c:	6803      	ldr	r3, [r0, #0]
 800b86e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b872:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800b874:	2300      	movs	r3, #0
 800b876:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b87a:	f8dc 3000 	ldr.w	r3, [ip]
 800b87e:	f8cc 3000 	str.w	r3, [ip]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b882:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b884:	2b01      	cmp	r3, #1
 800b886:	f000 80b0 	beq.w	800b9ea <USB_DevInit+0x1f2>
  USBx_DEVICE->DCFG |= speed;
 800b88a:	f8dc 3000 	ldr.w	r3, [ip]
 800b88e:	f043 0303 	orr.w	r3, r3, #3
 800b892:	f8cc 3000 	str.w	r3, [ip]
  __IO uint32_t count = 0U;
 800b896:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b898:	4a5c      	ldr	r2, [pc, #368]	; (800ba0c <USB_DevInit+0x214>)
  __IO uint32_t count = 0U;
 800b89a:	9300      	str	r3, [sp, #0]
 800b89c:	e003      	b.n	800b8a6 <USB_DevInit+0xae>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b89e:	6903      	ldr	r3, [r0, #16]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	f2c0 8091 	blt.w	800b9c8 <USB_DevInit+0x1d0>
    if (++count > 200000U)
 800b8a6:	9b00      	ldr	r3, [sp, #0]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	9300      	str	r3, [sp, #0]
 800b8ae:	d9f6      	bls.n	800b89e <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 800b8b0:	f04f 0e01 	mov.w	lr, #1
  __IO uint32_t count = 0U;
 800b8b4:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b8b6:	4a55      	ldr	r2, [pc, #340]	; (800ba0c <USB_DevInit+0x214>)
  __IO uint32_t count = 0U;
 800b8b8:	9301      	str	r3, [sp, #4]
 800b8ba:	e002      	b.n	800b8c2 <USB_DevInit+0xca>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b8bc:	6903      	ldr	r3, [r0, #16]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	db73      	blt.n	800b9aa <USB_DevInit+0x1b2>
    if (++count > 200000U)
 800b8c2:	9b01      	ldr	r3, [sp, #4]
 800b8c4:	3301      	adds	r3, #1
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	9301      	str	r3, [sp, #4]
 800b8ca:	d9f7      	bls.n	800b8bc <USB_DevInit+0xc4>
    ret = HAL_ERROR;
 800b8cc:	f04f 0e01 	mov.w	lr, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	f8cc 2010 	str.w	r2, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b8d6:	f8cc 2014 	str.w	r2, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b8da:	f8cc 201c 	str.w	r2, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b8de:	b1d1      	cbz	r1, 800b916 <USB_DevInit+0x11e>
 800b8e0:	f500 6310 	add.w	r3, r0, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b8e4:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b8e8:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800b8ec:	4616      	mov	r6, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b8ee:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800b8f2:	e006      	b.n	800b902 <USB_DevInit+0x10a>
      USBx_INEP(i)->DIEPCTL = 0U;
 800b8f4:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b8f6:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b8f8:	611e      	str	r6, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b8fa:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b8fc:	3320      	adds	r3, #32
 800b8fe:	4291      	cmp	r1, r2
 800b900:	d030      	beq.n	800b964 <USB_DevInit+0x16c>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b902:	681d      	ldr	r5, [r3, #0]
 800b904:	2d00      	cmp	r5, #0
 800b906:	daf5      	bge.n	800b8f4 <USB_DevInit+0xfc>
      if (i == 0U)
 800b908:	b112      	cbz	r2, 800b910 <USB_DevInit+0x118>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b90a:	f8c3 8000 	str.w	r8, [r3]
 800b90e:	e7f2      	b.n	800b8f6 <USB_DevInit+0xfe>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b910:	f8c3 9000 	str.w	r9, [r3]
 800b914:	e7ef      	b.n	800b8f6 <USB_DevInit+0xfe>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b916:	f8dc 3010 	ldr.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 800b91a:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b91c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b920:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b924:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800b928:	6182      	str	r2, [r0, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b92a:	6143      	str	r3, [r0, #20]
  if (cfg.dma_enable == 0U)
 800b92c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b92e:	b91b      	cbnz	r3, 800b938 <USB_DevInit+0x140>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b930:	6983      	ldr	r3, [r0, #24]
 800b932:	f043 0310 	orr.w	r3, r3, #16
 800b936:	6183      	str	r3, [r0, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b938:	6982      	ldr	r2, [r0, #24]
 800b93a:	4b35      	ldr	r3, [pc, #212]	; (800ba10 <USB_DevInit+0x218>)
 800b93c:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800b93e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b940:	6183      	str	r3, [r0, #24]
  if (cfg.Sof_enable != 0U)
 800b942:	b11a      	cbz	r2, 800b94c <USB_DevInit+0x154>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b944:	6983      	ldr	r3, [r0, #24]
 800b946:	f043 0308 	orr.w	r3, r3, #8
 800b94a:	6183      	str	r3, [r0, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800b94c:	2c01      	cmp	r4, #1
 800b94e:	d103      	bne.n	800b958 <USB_DevInit+0x160>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b950:	6982      	ldr	r2, [r0, #24]
 800b952:	4b30      	ldr	r3, [pc, #192]	; (800ba14 <USB_DevInit+0x21c>)
 800b954:	4313      	orrs	r3, r2
 800b956:	6183      	str	r3, [r0, #24]
}
 800b958:	4670      	mov	r0, lr
 800b95a:	b003      	add	sp, #12
 800b95c:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b960:	b004      	add	sp, #16
 800b962:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b964:	2200      	movs	r2, #0
 800b966:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b96a:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b96e:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b972:	4616      	mov	r6, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b974:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800b978:	e006      	b.n	800b988 <USB_DevInit+0x190>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b97a:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b97c:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b97e:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b980:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b982:	3320      	adds	r3, #32
 800b984:	4291      	cmp	r1, r2
 800b986:	d0c6      	beq.n	800b916 <USB_DevInit+0x11e>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b988:	681d      	ldr	r5, [r3, #0]
 800b98a:	2d00      	cmp	r5, #0
 800b98c:	daf5      	bge.n	800b97a <USB_DevInit+0x182>
      if (i == 0U)
 800b98e:	b112      	cbz	r2, 800b996 <USB_DevInit+0x19e>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b990:	f8c3 8000 	str.w	r8, [r3]
 800b994:	e7f2      	b.n	800b97c <USB_DevInit+0x184>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b996:	f8c3 9000 	str.w	r9, [r3]
 800b99a:	e7ef      	b.n	800b97c <USB_DevInit+0x184>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b99c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b99e:	f500 6c00 	add.w	ip, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b9a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b9a6:	6383      	str	r3, [r0, #56]	; 0x38
 800b9a8:	e764      	b.n	800b874 <USB_DevInit+0x7c>
  count = 0U;
 800b9aa:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b9ac:	4a17      	ldr	r2, [pc, #92]	; (800ba0c <USB_DevInit+0x214>)
  count = 0U;
 800b9ae:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b9b0:	2310      	movs	r3, #16
 800b9b2:	6103      	str	r3, [r0, #16]
 800b9b4:	e002      	b.n	800b9bc <USB_DevInit+0x1c4>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b9b6:	6903      	ldr	r3, [r0, #16]
 800b9b8:	06db      	lsls	r3, r3, #27
 800b9ba:	d589      	bpl.n	800b8d0 <USB_DevInit+0xd8>
    if (++count > 200000U)
 800b9bc:	9b01      	ldr	r3, [sp, #4]
 800b9be:	3301      	adds	r3, #1
 800b9c0:	4293      	cmp	r3, r2
 800b9c2:	9301      	str	r3, [sp, #4]
 800b9c4:	d9f7      	bls.n	800b9b6 <USB_DevInit+0x1be>
 800b9c6:	e781      	b.n	800b8cc <USB_DevInit+0xd4>
  count = 0U;
 800b9c8:	2300      	movs	r3, #0
    if (++count > 200000U)
 800b9ca:	4a10      	ldr	r2, [pc, #64]	; (800ba0c <USB_DevInit+0x214>)
  count = 0U;
 800b9cc:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b9ce:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800b9d2:	6103      	str	r3, [r0, #16]
 800b9d4:	e003      	b.n	800b9de <USB_DevInit+0x1e6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b9d6:	6903      	ldr	r3, [r0, #16]
 800b9d8:	f013 0320 	ands.w	r3, r3, #32
 800b9dc:	d00c      	beq.n	800b9f8 <USB_DevInit+0x200>
    if (++count > 200000U)
 800b9de:	9b00      	ldr	r3, [sp, #0]
 800b9e0:	3301      	adds	r3, #1
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	9300      	str	r3, [sp, #0]
 800b9e6:	d9f6      	bls.n	800b9d6 <USB_DevInit+0x1de>
 800b9e8:	e762      	b.n	800b8b0 <USB_DevInit+0xb8>
    if (cfg.speed == USBD_HS_SPEED)
 800b9ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9ec:	b933      	cbnz	r3, 800b9fc <USB_DevInit+0x204>
  USBx_DEVICE->DCFG |= speed;
 800b9ee:	f8dc 3000 	ldr.w	r3, [ip]
 800b9f2:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800b9f6:	e74e      	b.n	800b896 <USB_DevInit+0x9e>
  HAL_StatusTypeDef ret = HAL_OK;
 800b9f8:	469e      	mov	lr, r3
 800b9fa:	e75b      	b.n	800b8b4 <USB_DevInit+0xbc>
  USBx_DEVICE->DCFG |= speed;
 800b9fc:	f8dc 3000 	ldr.w	r3, [ip]
 800ba00:	f043 0301 	orr.w	r3, r3, #1
 800ba04:	f8cc 3000 	str.w	r3, [ip]
  return HAL_OK;
 800ba08:	e745      	b.n	800b896 <USB_DevInit+0x9e>
 800ba0a:	bf00      	nop
 800ba0c:	00030d40 	.word	0x00030d40
 800ba10:	803c3800 	.word	0x803c3800
 800ba14:	40000004 	.word	0x40000004

0800ba18 <USB_FlushTxFifo>:
{
 800ba18:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800ba1a:	2300      	movs	r3, #0
    if (++count > 200000U)
 800ba1c:	4a11      	ldr	r2, [pc, #68]	; (800ba64 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 800ba1e:	9301      	str	r3, [sp, #4]
 800ba20:	e002      	b.n	800ba28 <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ba22:	6903      	ldr	r3, [r0, #16]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	db07      	blt.n	800ba38 <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 800ba28:	9b01      	ldr	r3, [sp, #4]
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	4293      	cmp	r3, r2
 800ba2e:	9301      	str	r3, [sp, #4]
 800ba30:	d9f7      	bls.n	800ba22 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 800ba32:	2003      	movs	r0, #3
}
 800ba34:	b002      	add	sp, #8
 800ba36:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ba38:	0189      	lsls	r1, r1, #6
  count = 0U;
 800ba3a:	2300      	movs	r3, #0
    if (++count > 200000U)
 800ba3c:	4a09      	ldr	r2, [pc, #36]	; (800ba64 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ba3e:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800ba42:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ba44:	6101      	str	r1, [r0, #16]
 800ba46:	e003      	b.n	800ba50 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ba48:	6903      	ldr	r3, [r0, #16]
 800ba4a:	f013 0320 	ands.w	r3, r3, #32
 800ba4e:	d005      	beq.n	800ba5c <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 800ba50:	9b01      	ldr	r3, [sp, #4]
 800ba52:	3301      	adds	r3, #1
 800ba54:	4293      	cmp	r3, r2
 800ba56:	9301      	str	r3, [sp, #4]
 800ba58:	d9f6      	bls.n	800ba48 <USB_FlushTxFifo+0x30>
 800ba5a:	e7ea      	b.n	800ba32 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 800ba5c:	4618      	mov	r0, r3
}
 800ba5e:	b002      	add	sp, #8
 800ba60:	4770      	bx	lr
 800ba62:	bf00      	nop
 800ba64:	00030d40 	.word	0x00030d40

0800ba68 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ba68:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ba6c:	f013 0006 	ands.w	r0, r3, #6
 800ba70:	d004      	beq.n	800ba7c <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800ba72:	f013 0f02 	tst.w	r3, #2
 800ba76:	bf14      	ite	ne
 800ba78:	2002      	movne	r0, #2
 800ba7a:	200f      	moveq	r0, #15
}
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop

0800ba80 <USB_ActivateEndpoint>:
{
 800ba80:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800ba82:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800ba84:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d020      	beq.n	800bacc <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ba8a:	f002 0c0f 	and.w	ip, r2, #15
 800ba8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ba92:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ba96:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ba9a:	fa03 f30c 	lsl.w	r3, r3, ip
 800ba9e:	4323      	orrs	r3, r4
 800baa0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800baa4:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800baa8:	041b      	lsls	r3, r3, #16
 800baaa:	d40c      	bmi.n	800bac6 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800baac:	688b      	ldr	r3, [r1, #8]
 800baae:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 800bab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bab6:	78c8      	ldrb	r0, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bab8:	4914      	ldr	r1, [pc, #80]	; (800bb0c <USB_ActivateEndpoint+0x8c>)
 800baba:	4323      	orrs	r3, r4
 800babc:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 800bac0:	4319      	orrs	r1, r3
 800bac2:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 800bac6:	2000      	movs	r0, #0
 800bac8:	bc30      	pop	{r4, r5}
 800baca:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bacc:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800bad0:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bad4:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bad8:	40ab      	lsls	r3, r5
 800bada:	69e5      	ldr	r5, [r4, #28]
 800badc:	432b      	orrs	r3, r5
 800bade:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bae0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800bae4:	041c      	lsls	r4, r3, #16
 800bae6:	d4ee      	bmi.n	800bac6 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bae8:	688b      	ldr	r3, [r1, #8]
 800baea:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800baee:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800baf2:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800baf4:	4905      	ldr	r1, [pc, #20]	; (800bb0c <USB_ActivateEndpoint+0x8c>)
 800baf6:	432b      	orrs	r3, r5
 800baf8:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800bafc:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800bb00:	4311      	orrs	r1, r2
}
 800bb02:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bb04:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800bb08:	2000      	movs	r0, #0
 800bb0a:	4770      	bx	lr
 800bb0c:	10008000 	.word	0x10008000

0800bb10 <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 800bb10:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800bb12:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800bb14:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bb16:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800bb1a:	d02a      	beq.n	800bb72 <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bb1c:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800bb20:	2a00      	cmp	r2, #0
 800bb22:	db19      	blt.n	800bb58 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bb24:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800bb28:	f003 030f 	and.w	r3, r3, #15
 800bb2c:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800bb30:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bb34:	4a23      	ldr	r2, [pc, #140]	; (800bbc4 <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bb36:	ea21 0103 	bic.w	r1, r1, r3
 800bb3a:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bb3e:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800bb42:	ea21 0303 	bic.w	r3, r1, r3
 800bb46:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800bb4a:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bb4c:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800bb50:	401a      	ands	r2, r3
 800bb52:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 800bb56:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bb58:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800bb5c:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800bb60:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bb64:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800bb68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bb6c:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 800bb70:	e7d8      	b.n	800bb24 <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bb72:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800bb76:	2a00      	cmp	r2, #0
 800bb78:	da0b      	bge.n	800bb92 <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bb7a:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800bb7e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800bb82:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bb86:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800bb8a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800bb8e:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bb92:	f003 020f 	and.w	r2, r3, #15
 800bb96:	2301      	movs	r3, #1
 800bb98:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800bb9c:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bb9e:	4a0a      	ldr	r2, [pc, #40]	; (800bbc8 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bba0:	ea21 0103 	bic.w	r1, r1, r3
 800bba4:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bba8:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800bbac:	ea21 0303 	bic.w	r3, r1, r3
 800bbb0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800bbb4:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bbb6:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 800bbba:	401a      	ands	r2, r3
 800bbbc:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	eff37800 	.word	0xeff37800
 800bbc8:	ec337800 	.word	0xec337800

0800bbcc <USB_EPStartXfer>:
{
 800bbcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800bbd0:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800bbd2:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	d051      	beq.n	800bc7e <USB_EPStartXfer+0xb2>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800bbda:	eb00 1c4c 	add.w	ip, r0, ip, lsl #5
 800bbde:	4c84      	ldr	r4, [pc, #528]	; (800bdf0 <USB_EPStartXfer+0x224>)
 800bbe0:	f8dc 5b10 	ldr.w	r5, [ip, #2832]	; 0xb10
 800bbe4:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
 800bbe8:	402c      	ands	r4, r5
 800bbea:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bbec:	4c81      	ldr	r4, [pc, #516]	; (800bdf4 <USB_EPStartXfer+0x228>)
 800bbee:	691d      	ldr	r5, [r3, #16]
 800bbf0:	402c      	ands	r4, r5
 800bbf2:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 800bbf4:	694c      	ldr	r4, [r1, #20]
 800bbf6:	b384      	cbz	r4, 800bc5a <USB_EPStartXfer+0x8e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bbf8:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800bbfa:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bbfc:	4e7e      	ldr	r6, [pc, #504]	; (800bdf8 <USB_EPStartXfer+0x22c>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bbfe:	442c      	add	r4, r5
 800bc00:	f104 34ff 	add.w	r4, r4, #4294967295
 800bc04:	fbb4 f4f5 	udiv	r4, r4, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bc08:	ea06 4ec4 	and.w	lr, r6, r4, lsl #19
 800bc0c:	b2a4      	uxth	r4, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800bc0e:	fb05 f404 	mul.w	r4, r5, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bc12:	691d      	ldr	r5, [r3, #16]
 800bc14:	ea4e 0505 	orr.w	r5, lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800bc18:	f3c4 0412 	ubfx	r4, r4, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bc1c:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800bc1e:	691d      	ldr	r5, [r3, #16]
 800bc20:	ea44 0405 	orr.w	r4, r4, r5
 800bc24:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800bc26:	d025      	beq.n	800bc74 <USB_EPStartXfer+0xa8>
    if (ep->type == EP_TYPE_ISOC)
 800bc28:	78cb      	ldrb	r3, [r1, #3]
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d10c      	bne.n	800bc48 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bc2e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800bc32:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bc36:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800bc3a:	bf0c      	ite	eq
 800bc3c:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bc40:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800bc44:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bc48:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800bc4c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bc50:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
}
 800bc54:	2000      	movs	r0, #0
 800bc56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bc5a:	688c      	ldr	r4, [r1, #8]
    if (dma == 1U)
 800bc5c:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800bc5e:	691d      	ldr	r5, [r3, #16]
 800bc60:	f3c4 0412 	ubfx	r4, r4, #0, #19
 800bc64:	ea44 0405 	orr.w	r4, r4, r5
 800bc68:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bc6a:	691c      	ldr	r4, [r3, #16]
 800bc6c:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800bc70:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800bc72:	d1d9      	bne.n	800bc28 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 800bc74:	68ca      	ldr	r2, [r1, #12]
 800bc76:	2a00      	cmp	r2, #0
 800bc78:	d0d6      	beq.n	800bc28 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bc7a:	615a      	str	r2, [r3, #20]
 800bc7c:	e7d4      	b.n	800bc28 <USB_EPStartXfer+0x5c>
    if (ep->xfer_len == 0U)
 800bc7e:	694d      	ldr	r5, [r1, #20]
 800bc80:	2d00      	cmp	r5, #0
 800bc82:	d03d      	beq.n	800bd00 <USB_EPStartXfer+0x134>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bc84:	eb00 144c 	add.w	r4, r0, ip, lsl #5
 800bc88:	4e59      	ldr	r6, [pc, #356]	; (800bdf0 <USB_EPStartXfer+0x224>)
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bc8a:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bc8e:	f8d4 8910 	ldr.w	r8, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bc92:	4f58      	ldr	r7, [pc, #352]	; (800bdf4 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bc94:	ea08 0606 	and.w	r6, r8, r6
 800bc98:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bc9c:	eb05 060e 	add.w	r6, r5, lr
 800bca0:	3e01      	subs	r6, #1
 800bca2:	fbb6 fefe 	udiv	lr, r6, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bca6:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 800bcaa:	4037      	ands	r7, r6
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bcac:	4e52      	ldr	r6, [pc, #328]	; (800bdf8 <USB_EPStartXfer+0x22c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bcae:	f8c4 7910 	str.w	r7, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bcb2:	ea06 46ce 	and.w	r6, r6, lr, lsl #19
 800bcb6:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 800bcba:	433e      	orrs	r6, r7
 800bcbc:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bcc0:	f3c5 0612 	ubfx	r6, r5, #0, #19
 800bcc4:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 800bcc8:	433e      	orrs	r6, r7
 800bcca:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bcce:	f504 6610 	add.w	r6, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800bcd2:	f891 e003 	ldrb.w	lr, [r1, #3]
 800bcd6:	f1be 0f01 	cmp.w	lr, #1
 800bcda:	d057      	beq.n	800bd8c <USB_EPStartXfer+0x1c0>
    if (dma == 1U)
 800bcdc:	2a01      	cmp	r2, #1
 800bcde:	d072      	beq.n	800bdc6 <USB_EPStartXfer+0x1fa>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bce0:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bce4:	f00c 0c0f 	and.w	ip, ip, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bce8:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bcec:	fa03 f30c 	lsl.w	r3, r3, ip
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bcf0:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bcf4:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800bcf8:	4313      	orrs	r3, r2
 800bcfa:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
  return HAL_OK;
 800bcfe:	e7a9      	b.n	800bc54 <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd00:	eb00 134c 	add.w	r3, r0, ip, lsl #5
 800bd04:	4e3b      	ldr	r6, [pc, #236]	; (800bdf4 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd06:	4c3a      	ldr	r4, [pc, #232]	; (800bdf0 <USB_EPStartXfer+0x224>)
    if (dma == 1U)
 800bd08:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd0a:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 800bd0e:	ea06 0607 	and.w	r6, r6, r7
 800bd12:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd16:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 800bd1a:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800bd1e:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd22:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 800bd26:	ea04 0406 	and.w	r4, r4, r6
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd2a:	f503 6610 	add.w	r6, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bd2e:	f8c3 4910 	str.w	r4, [r3, #2320]	; 0x910
      if (ep->type == EP_TYPE_ISOC)
 800bd32:	f891 e003 	ldrb.w	lr, [r1, #3]
    if (dma == 1U)
 800bd36:	d03a      	beq.n	800bdae <USB_EPStartXfer+0x1e2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd38:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800bd3c:	f1be 0f01 	cmp.w	lr, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd40:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800bd44:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800bd48:	d184      	bne.n	800bc54 <USB_EPStartXfer+0x88>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bd4a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800bd4e:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bd52:	6833      	ldr	r3, [r6, #0]
 800bd54:	bf0c      	ite	eq
 800bd56:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bd5a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800bd5e:	6033      	str	r3, [r6, #0]
  if (dma == 0U)
 800bd60:	2a00      	cmp	r2, #0
 800bd62:	f47f af77 	bne.w	800bc54 <USB_EPStartXfer+0x88>
    count32b = ((uint32_t)len + 3U) / 4U;
 800bd66:	b2ad      	uxth	r5, r5
 800bd68:	3503      	adds	r5, #3
    for (i = 0U; i < count32b; i++)
 800bd6a:	08ad      	lsrs	r5, r5, #2
 800bd6c:	f43f af72 	beq.w	800bc54 <USB_EPStartXfer+0x88>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bd70:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bd72:	eb00 3c0c 	add.w	ip, r0, ip, lsl #12
 800bd76:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 800bd7a:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 800bd7e:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800bd82:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bd84:	f8cc 2000 	str.w	r2, [ip]
    for (i = 0U; i < count32b; i++)
 800bd88:	d1f9      	bne.n	800bd7e <USB_EPStartXfer+0x1b2>
 800bd8a:	e763      	b.n	800bc54 <USB_EPStartXfer+0x88>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bd8c:	6933      	ldr	r3, [r6, #16]
    if (dma == 1U)
 800bd8e:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bd90:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800bd94:	6133      	str	r3, [r6, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bd96:	6933      	ldr	r3, [r6, #16]
 800bd98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bd9c:	6133      	str	r3, [r6, #16]
    if (dma == 1U)
 800bd9e:	d017      	beq.n	800bdd0 <USB_EPStartXfer+0x204>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bda0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800bda4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bda8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800bdac:	e7cd      	b.n	800bd4a <USB_EPStartXfer+0x17e>
      if ((uint32_t)ep->dma_addr != 0U)
 800bdae:	690b      	ldr	r3, [r1, #16]
 800bdb0:	b963      	cbnz	r3, 800bdcc <USB_EPStartXfer+0x200>
      if (ep->type == EP_TYPE_ISOC)
 800bdb2:	f1be 0f01 	cmp.w	lr, #1
 800bdb6:	d00e      	beq.n	800bdd6 <USB_EPStartXfer+0x20a>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bdb8:	6833      	ldr	r3, [r6, #0]
}
 800bdba:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bdbc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bdc0:	6033      	str	r3, [r6, #0]
}
 800bdc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800bdc6:	690b      	ldr	r3, [r1, #16]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d0f5      	beq.n	800bdb8 <USB_EPStartXfer+0x1ec>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bdcc:	6173      	str	r3, [r6, #20]
 800bdce:	e7f0      	b.n	800bdb2 <USB_EPStartXfer+0x1e6>
      if ((uint32_t)ep->dma_addr != 0U)
 800bdd0:	690b      	ldr	r3, [r1, #16]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d1fa      	bne.n	800bdcc <USB_EPStartXfer+0x200>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bdd6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800bdda:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bdde:	6833      	ldr	r3, [r6, #0]
 800bde0:	bf0c      	ite	eq
 800bde2:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bde6:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800bdea:	6033      	str	r3, [r6, #0]
 800bdec:	e7e4      	b.n	800bdb8 <USB_EPStartXfer+0x1ec>
 800bdee:	bf00      	nop
 800bdf0:	fff80000 	.word	0xfff80000
 800bdf4:	e007ffff 	.word	0xe007ffff
 800bdf8:	1ff80000 	.word	0x1ff80000

0800bdfc <USB_EP0StartXfer>:
{
 800bdfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 800bdfe:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800be00:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800be02:	2c01      	cmp	r4, #1
 800be04:	d026      	beq.n	800be54 <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800be06:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800be0a:	4c57      	ldr	r4, [pc, #348]	; (800bf68 <USB_EP0StartXfer+0x16c>)
 800be0c:	f8d0 5b10 	ldr.w	r5, [r0, #2832]	; 0xb10
 800be10:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800be14:	402c      	ands	r4, r5
 800be16:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800be18:	4c54      	ldr	r4, [pc, #336]	; (800bf6c <USB_EP0StartXfer+0x170>)
 800be1a:	691d      	ldr	r5, [r3, #16]
 800be1c:	402c      	ands	r4, r5
 800be1e:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 800be20:	694c      	ldr	r4, [r1, #20]
 800be22:	b9a4      	cbnz	r4, 800be4e <USB_EP0StartXfer+0x52>
      if (ep->xfer_len > ep->maxpacket)
 800be24:	688c      	ldr	r4, [r1, #8]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be26:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800be28:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800be2c:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be2e:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800be32:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800be34:	691d      	ldr	r5, [r3, #16]
 800be36:	ea44 0405 	orr.w	r4, r4, r5
 800be3a:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800be3c:	d049      	beq.n	800bed2 <USB_EP0StartXfer+0xd6>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800be3e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800be42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800be46:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800be4a:	2000      	movs	r0, #0
 800be4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ep->xfer_len = ep->maxpacket;
 800be4e:	688c      	ldr	r4, [r1, #8]
 800be50:	614c      	str	r4, [r1, #20]
 800be52:	e7e8      	b.n	800be26 <USB_EP0StartXfer+0x2a>
    if (ep->xfer_len == 0U)
 800be54:	694c      	ldr	r4, [r1, #20]
 800be56:	2c00      	cmp	r4, #0
 800be58:	d040      	beq.n	800bedc <USB_EP0StartXfer+0xe0>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800be5a:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 800be5e:	4f42      	ldr	r7, [pc, #264]	; (800bf68 <USB_EP0StartXfer+0x16c>)
      if (ep->xfer_len > ep->maxpacket)
 800be60:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800be64:	f8d5 c910 	ldr.w	ip, [r5, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800be68:	4e40      	ldr	r6, [pc, #256]	; (800bf6c <USB_EP0StartXfer+0x170>)
      if (ep->xfer_len > ep->maxpacket)
 800be6a:	4574      	cmp	r4, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800be6c:	ea0c 0707 	and.w	r7, ip, r7
 800be70:	f505 6c10 	add.w	ip, r5, #2304	; 0x900
 800be74:	f8c5 7910 	str.w	r7, [r5, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800be78:	f8d5 7910 	ldr.w	r7, [r5, #2320]	; 0x910
 800be7c:	ea06 0607 	and.w	r6, r6, r7
 800be80:	f8c5 6910 	str.w	r6, [r5, #2320]	; 0x910
      if (ep->xfer_len > ep->maxpacket)
 800be84:	d958      	bls.n	800bf38 <USB_EP0StartXfer+0x13c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800be86:	f8dc 4010 	ldr.w	r4, [ip, #16]
    if (dma == 1U)
 800be8a:	2a01      	cmp	r2, #1
        ep->xfer_len = ep->maxpacket;
 800be8c:	f8c1 e014 	str.w	lr, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800be90:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800be94:	f8cc 4010 	str.w	r4, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800be98:	f3ce 0412 	ubfx	r4, lr, #0, #19
 800be9c:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800bea0:	ea44 0406 	orr.w	r4, r4, r6
 800bea4:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800bea8:	d03a      	beq.n	800bf20 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800beaa:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800beae:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800beb2:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800beb6:	f1be 0f00 	cmp.w	lr, #0
 800beba:	d0c6      	beq.n	800be4a <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bebc:	f003 010f 	and.w	r1, r3, #15
 800bec0:	2301      	movs	r3, #1
 800bec2:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800bec6:	408b      	lsls	r3, r1
 800bec8:	4313      	orrs	r3, r2
 800beca:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800bece:	2000      	movs	r0, #0
 800bed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800bed2:	68ca      	ldr	r2, [r1, #12]
 800bed4:	2a00      	cmp	r2, #0
 800bed6:	d0b2      	beq.n	800be3e <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bed8:	615a      	str	r2, [r3, #20]
 800beda:	e7b0      	b.n	800be3e <USB_EP0StartXfer+0x42>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bedc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800bee0:	4b22      	ldr	r3, [pc, #136]	; (800bf6c <USB_EP0StartXfer+0x170>)
    if (dma == 1U)
 800bee2:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bee4:	f8d0 4910 	ldr.w	r4, [r0, #2320]	; 0x910
 800bee8:	f500 6c10 	add.w	ip, r0, #2304	; 0x900
 800beec:	ea03 0304 	and.w	r3, r3, r4
 800bef0:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bef4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800bef8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800befc:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bf00:	4b19      	ldr	r3, [pc, #100]	; (800bf68 <USB_EP0StartXfer+0x16c>)
 800bf02:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800bf06:	ea03 0304 	and.w	r3, r3, r4
 800bf0a:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
 800bf0e:	d007      	beq.n	800bf20 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bf10:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800bf14:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bf18:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800bf20:	690b      	ldr	r3, [r1, #16]
 800bf22:	b10b      	cbz	r3, 800bf28 <USB_EP0StartXfer+0x12c>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bf24:	f8cc 3014 	str.w	r3, [ip, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bf28:	f8dc 3000 	ldr.w	r3, [ip]
}
 800bf2c:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bf2e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bf32:	f8cc 3000 	str.w	r3, [ip]
}
 800bf36:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bf38:	f8dc 6010 	ldr.w	r6, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bf3c:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800bf40:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bf42:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800bf46:	f8cc 6010 	str.w	r6, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bf4a:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800bf4e:	ea44 0406 	orr.w	r4, r4, r6
 800bf52:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800bf56:	d0e3      	beq.n	800bf20 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bf58:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800bf5c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800bf60:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800bf64:	e7aa      	b.n	800bebc <USB_EP0StartXfer+0xc0>
 800bf66:	bf00      	nop
 800bf68:	fff80000 	.word	0xfff80000
 800bf6c:	e007ffff 	.word	0xe007ffff

0800bf70 <USB_WritePacket>:
{
 800bf70:	b410      	push	{r4}
 800bf72:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800bf76:	b964      	cbnz	r4, 800bf92 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800bf78:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800bf7a:	089b      	lsrs	r3, r3, #2
 800bf7c:	d009      	beq.n	800bf92 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bf7e:	3201      	adds	r2, #1
 800bf80:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bf84:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800bf88:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800bf8c:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bf8e:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800bf90:	d1fa      	bne.n	800bf88 <USB_WritePacket+0x18>
}
 800bf92:	2000      	movs	r0, #0
 800bf94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf98:	4770      	bx	lr
 800bf9a:	bf00      	nop

0800bf9c <USB_ReadPacket>:
  for (i = 0U; i < count32b; i++)
 800bf9c:	ea5f 0c92 	movs.w	ip, r2, lsr #2
{
 800bfa0:	b570      	push	{r4, r5, r6, lr}
 800bfa2:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 800bfa4:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 800bfa8:	d01c      	beq.n	800bfe4 <USB_ReadPacket+0x48>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bfaa:	f500 5e80 	add.w	lr, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800bfae:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bfb4:	f8de 4000 	ldr.w	r4, [lr]
  for (i = 0U; i < count32b; i++)
 800bfb8:	459c      	cmp	ip, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bfba:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800bfbe:	d1f8      	bne.n	800bfb2 <USB_ReadPacket+0x16>
    pDest++;
 800bfc0:	eb01 008c 	add.w	r0, r1, ip, lsl #2
  if (remaining_bytes != 0U)
 800bfc4:	b16e      	cbz	r6, 800bfe2 <USB_ReadPacket+0x46>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bfc6:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
      remaining_bytes--;
 800bfca:	1e73      	subs	r3, r6, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bfcc:	682a      	ldr	r2, [r5, #0]
      remaining_bytes--;
 800bfce:	b29b      	uxth	r3, r3
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bfd0:	7002      	strb	r2, [r0, #0]
    } while (remaining_bytes != 0U);
 800bfd2:	b12b      	cbz	r3, 800bfe0 <USB_ReadPacket+0x44>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bfd4:	0a11      	lsrs	r1, r2, #8
    } while (remaining_bytes != 0U);
 800bfd6:	2b01      	cmp	r3, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bfd8:	7041      	strb	r1, [r0, #1]
    } while (remaining_bytes != 0U);
 800bfda:	d001      	beq.n	800bfe0 <USB_ReadPacket+0x44>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bfdc:	0c12      	lsrs	r2, r2, #16
 800bfde:	7082      	strb	r2, [r0, #2]
      pDest++;
 800bfe0:	4430      	add	r0, r6
}
 800bfe2:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 800bfe4:	4608      	mov	r0, r1
 800bfe6:	e7ed      	b.n	800bfc4 <USB_ReadPacket+0x28>

0800bfe8 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800bfe8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800bfea:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800bfec:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bfee:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800bff2:	d00c      	beq.n	800c00e <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bff4:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800bff8:	b10b      	cbz	r3, 800bffe <USB_EPSetStall+0x16>
 800bffa:	2a00      	cmp	r2, #0
 800bffc:	da14      	bge.n	800c028 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bffe:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800c002:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c006:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800c00a:	2000      	movs	r0, #0
 800c00c:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c00e:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800c012:	2a00      	cmp	r2, #0
 800c014:	db00      	blt.n	800c018 <USB_EPSetStall+0x30>
 800c016:	b973      	cbnz	r3, 800c036 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c018:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800c01c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c020:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800c024:	2000      	movs	r0, #0
 800c026:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c028:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800c02c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c030:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800c034:	e7e3      	b.n	800bffe <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c036:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800c03a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c03e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c042:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800c046:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c04a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800c04e:	e7e9      	b.n	800c024 <USB_EPSetStall+0x3c>

0800c050 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800c050:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800c052:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800c054:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c056:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800c05a:	d013      	beq.n	800c084 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c05c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800c060:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c064:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c068:	78cb      	ldrb	r3, [r1, #3]
 800c06a:	3b02      	subs	r3, #2
 800c06c:	2b01      	cmp	r3, #1
 800c06e:	d901      	bls.n	800c074 <USB_EPClearStall+0x24>
}
 800c070:	2000      	movs	r0, #0
 800c072:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c074:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800c078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c07c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800c080:	2000      	movs	r0, #0
 800c082:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c084:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800c088:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c08c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c090:	78cb      	ldrb	r3, [r1, #3]
 800c092:	3b02      	subs	r3, #2
 800c094:	2b01      	cmp	r3, #1
 800c096:	d8eb      	bhi.n	800c070 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c098:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800c09c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c0a0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800c0a4:	2000      	movs	r0, #0
 800c0a6:	4770      	bx	lr

0800c0a8 <USB_SetDevAddress>:
{
 800c0a8:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c0aa:	0109      	lsls	r1, r1, #4
}
 800c0ac:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c0ae:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c0b2:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c0b6:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800c0ba:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c0be:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800c0c2:	4311      	orrs	r1, r2
 800c0c4:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800c0c8:	4770      	bx	lr
 800c0ca:	bf00      	nop

0800c0cc <USB_DevConnect>:
{
 800c0cc:	4603      	mov	r3, r0
}
 800c0ce:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c0d0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c0d4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c0d8:	f022 0203 	bic.w	r2, r2, #3
 800c0dc:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c0e0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800c0e4:	f023 0302 	bic.w	r3, r3, #2
 800c0e8:	604b      	str	r3, [r1, #4]
}
 800c0ea:	4770      	bx	lr

0800c0ec <USB_DevDisconnect>:
{
 800c0ec:	4603      	mov	r3, r0
}
 800c0ee:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c0f0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c0f4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c0f8:	f022 0203 	bic.w	r2, r2, #3
 800c0fc:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c100:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800c104:	f043 0302 	orr.w	r3, r3, #2
 800c108:	604b      	str	r3, [r1, #4]
}
 800c10a:	4770      	bx	lr

0800c10c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800c10c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800c10e:	6980      	ldr	r0, [r0, #24]
}
 800c110:	4010      	ands	r0, r2
 800c112:	4770      	bx	lr

0800c114 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800c114:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c118:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800c11c:	4018      	ands	r0, r3
}
 800c11e:	0c00      	lsrs	r0, r0, #16
 800c120:	4770      	bx	lr
 800c122:	bf00      	nop

0800c124 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800c124:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c128:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800c12c:	4018      	ands	r0, r3
}
 800c12e:	b280      	uxth	r0, r0
 800c130:	4770      	bx	lr
 800c132:	bf00      	nop

0800c134 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c134:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c138:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c13c:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c140:	6940      	ldr	r0, [r0, #20]
}
 800c142:	4010      	ands	r0, r2
 800c144:	4770      	bx	lr
 800c146:	bf00      	nop

0800c148 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800c148:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c14c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c150:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c154:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c158:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c15c:	40cb      	lsrs	r3, r1
 800c15e:	01db      	lsls	r3, r3, #7
 800c160:	b2db      	uxtb	r3, r3
 800c162:	4313      	orrs	r3, r2
}
 800c164:	4018      	ands	r0, r3
 800c166:	4770      	bx	lr

0800c168 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800c168:	6940      	ldr	r0, [r0, #20]
}
 800c16a:	f000 0001 	and.w	r0, r0, #1
 800c16e:	4770      	bx	lr

0800c170 <USB_ActivateSetup>:
{
 800c170:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c172:	4a09      	ldr	r2, [pc, #36]	; (800c198 <USB_ActivateSetup+0x28>)
}
 800c174:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c176:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800c17a:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c17c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800c180:	4022      	ands	r2, r4
}
 800c182:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c186:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c18a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800c18e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c192:	604b      	str	r3, [r1, #4]
}
 800c194:	4770      	bx	lr
 800c196:	bf00      	nop
 800c198:	fffff800 	.word	0xfffff800

0800c19c <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c19c:	4b14      	ldr	r3, [pc, #80]	; (800c1f0 <USB_EP0_OutStart+0x54>)
{
 800c19e:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c1a0:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c1a2:	429c      	cmp	r4, r3
 800c1a4:	d81a      	bhi.n	800c1dc <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c1a6:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c1aa:	2300      	movs	r3, #0
  if (dma == 1U)
 800c1ac:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c1ae:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c1b0:	6903      	ldr	r3, [r0, #16]
 800c1b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c1b6:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c1b8:	6903      	ldr	r3, [r0, #16]
 800c1ba:	f043 0318 	orr.w	r3, r3, #24
 800c1be:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c1c0:	6903      	ldr	r3, [r0, #16]
 800c1c2:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c1c6:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800c1c8:	d104      	bne.n	800c1d4 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c1ca:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c1cc:	6803      	ldr	r3, [r0, #0]
 800c1ce:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c1d2:	6003      	str	r3, [r0, #0]
}
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1da:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c1dc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800c1e0:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	dae0      	bge.n	800c1aa <USB_EP0_OutStart+0xe>
}
 800c1e8:	2000      	movs	r0, #0
 800c1ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1ee:	4770      	bx	lr
 800c1f0:	4f54300a 	.word	0x4f54300a

0800c1f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c1f4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c1f6:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c1fa:	b194      	cbz	r4, 800c222 <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c1fc:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800c200:	b16b      	cbz	r3, 800c21e <USBD_CDC_EP0_RxReady+0x2a>
 800c202:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800c206:	28ff      	cmp	r0, #255	; 0xff
 800c208:	d009      	beq.n	800c21e <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c20a:	689b      	ldr	r3, [r3, #8]
 800c20c:	4621      	mov	r1, r4
 800c20e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800c212:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800c214:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800c216:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800c218:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800c21c:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800c21e:	2000      	movs	r0, #0
}
 800c220:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800c222:	2003      	movs	r0, #3
}
 800c224:	bd10      	pop	{r4, pc}
 800c226:	bf00      	nop

0800c228 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c228:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c22a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800c22c:	4801      	ldr	r0, [pc, #4]	; (800c234 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c22e:	801a      	strh	r2, [r3, #0]
}
 800c230:	4770      	bx	lr
 800c232:	bf00      	nop
 800c234:	24000234 	.word	0x24000234

0800c238 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c238:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c23a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800c23c:	4801      	ldr	r0, [pc, #4]	; (800c244 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c23e:	801a      	strh	r2, [r3, #0]
}
 800c240:	4770      	bx	lr
 800c242:	bf00      	nop
 800c244:	24000278 	.word	0x24000278

0800c248 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c248:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c24a:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800c24c:	4801      	ldr	r0, [pc, #4]	; (800c254 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c24e:	801a      	strh	r2, [r3, #0]
}
 800c250:	4770      	bx	lr
 800c252:	bf00      	nop
 800c254:	240002c8 	.word	0x240002c8

0800c258 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c258:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c25a:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800c25c:	4801      	ldr	r0, [pc, #4]	; (800c264 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c25e:	801a      	strh	r2, [r3, #0]
}
 800c260:	4770      	bx	lr
 800c262:	bf00      	nop
 800c264:	240002bc 	.word	0x240002bc

0800c268 <USBD_CDC_DataOut>:
{
 800c268:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c26a:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800c26e:	b17d      	cbz	r5, 800c290 <USBD_CDC_DataOut+0x28>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c270:	4604      	mov	r4, r0
 800c272:	f001 f91d 	bl	800d4b0 <USBD_LL_GetRxDataSize>
 800c276:	4602      	mov	r2, r0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c278:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800c27c:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800c280:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800c284:	68db      	ldr	r3, [r3, #12]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c286:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c28a:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800c28c:	2000      	movs	r0, #0
}
 800c28e:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800c290:	2003      	movs	r0, #3
}
 800c292:	bd38      	pop	{r3, r4, r5, pc}

0800c294 <USBD_CDC_DataIn>:
{
 800c294:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassData == NULL)
 800c296:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
 800c29a:	b36d      	cbz	r5, 800c2f8 <USBD_CDC_DataIn+0x64>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c29c:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 800c2a0:	4684      	mov	ip, r0
 800c2a2:	460a      	mov	r2, r1
 800c2a4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800c2a8:	f8de 3018 	ldr.w	r3, [lr, #24]
 800c2ac:	b96b      	cbnz	r3, 800c2ca <USBD_CDC_DataIn+0x36>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c2ae:	f8dc 32c0 	ldr.w	r3, [ip, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800c2b2:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c2b4:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800c2b6:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c2ba:	b1db      	cbz	r3, 800c2f4 <USBD_CDC_DataIn+0x60>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c2bc:	f505 7104 	add.w	r1, r5, #528	; 0x210
 800c2c0:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 800c2c4:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800c2c6:	4620      	mov	r0, r4
}
 800c2c8:	bd70      	pop	{r4, r5, r6, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c2ca:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 800c2ce:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800c2d2:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 800c2d6:	6c64      	ldr	r4, [r4, #68]	; 0x44
 800c2d8:	fbb3 f6f4 	udiv	r6, r3, r4
 800c2dc:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c2e0:	2c00      	cmp	r4, #0
 800c2e2:	d1e4      	bne.n	800c2ae <USBD_CDC_DataIn+0x1a>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c2e4:	4623      	mov	r3, r4
 800c2e6:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800c2e8:	f8ce 4018 	str.w	r4, [lr, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c2ec:	f001 f8c4 	bl	800d478 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800c2f0:	4620      	mov	r0, r4
}
 800c2f2:	bd70      	pop	{r4, r5, r6, pc}
  return (uint8_t)USBD_OK;
 800c2f4:	4618      	mov	r0, r3
}
 800c2f6:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 800c2f8:	2003      	movs	r0, #3
}
 800c2fa:	bd70      	pop	{r4, r5, r6, pc}

0800c2fc <USBD_CDC_Setup>:
{
 800c2fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t ifalt = 0U;
 800c2fe:	2300      	movs	r3, #0
{
 800c300:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c302:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800c306:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800c30a:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800c30e:	2d00      	cmp	r5, #0
 800c310:	d067      	beq.n	800c3e2 <USBD_CDC_Setup+0xe6>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c312:	f891 c000 	ldrb.w	ip, [r1]
 800c316:	4606      	mov	r6, r0
 800c318:	460c      	mov	r4, r1
 800c31a:	f01c 0760 	ands.w	r7, ip, #96	; 0x60
 800c31e:	d01e      	beq.n	800c35e <USBD_CDC_Setup+0x62>
 800c320:	2f20      	cmp	r7, #32
 800c322:	d007      	beq.n	800c334 <USBD_CDC_Setup+0x38>
          USBD_CtlError(pdev, req);
 800c324:	4621      	mov	r1, r4
 800c326:	4630      	mov	r0, r6
          ret = USBD_FAIL;
 800c328:	2703      	movs	r7, #3
          USBD_CtlError(pdev, req);
 800c32a:	f000 fd45 	bl	800cdb8 <USBD_CtlError>
}
 800c32e:	4638      	mov	r0, r7
 800c330:	b003      	add	sp, #12
 800c332:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength != 0U)
 800c334:	88ca      	ldrh	r2, [r1, #6]
 800c336:	b38a      	cbz	r2, 800c39c <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800c338:	f01c 0f80 	tst.w	ip, #128	; 0x80
 800c33c:	d055      	beq.n	800c3ea <USBD_CDC_Setup+0xee>
  USBD_StatusTypeDef ret = USBD_OK;
 800c33e:	461f      	mov	r7, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c340:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800c344:	4629      	mov	r1, r5
 800c346:	7860      	ldrb	r0, [r4, #1]
 800c348:	689b      	ldr	r3, [r3, #8]
 800c34a:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c34c:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c34e:	4629      	mov	r1, r5
 800c350:	4630      	mov	r0, r6
 800c352:	2a07      	cmp	r2, #7
 800c354:	bf28      	it	cs
 800c356:	2207      	movcs	r2, #7
 800c358:	f000 fd64 	bl	800ce24 <USBD_CtlSendData>
 800c35c:	e7e7      	b.n	800c32e <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800c35e:	784b      	ldrb	r3, [r1, #1]
 800c360:	2b0b      	cmp	r3, #11
 800c362:	d8df      	bhi.n	800c324 <USBD_CDC_Setup+0x28>
 800c364:	a201      	add	r2, pc, #4	; (adr r2, 800c36c <USBD_CDC_Setup+0x70>)
 800c366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c36a:	bf00      	nop
 800c36c:	0800c3cd 	.word	0x0800c3cd
 800c370:	0800c32f 	.word	0x0800c32f
 800c374:	0800c325 	.word	0x0800c325
 800c378:	0800c325 	.word	0x0800c325
 800c37c:	0800c325 	.word	0x0800c325
 800c380:	0800c325 	.word	0x0800c325
 800c384:	0800c325 	.word	0x0800c325
 800c388:	0800c325 	.word	0x0800c325
 800c38c:	0800c325 	.word	0x0800c325
 800c390:	0800c325 	.word	0x0800c325
 800c394:	0800c3b9 	.word	0x0800c3b9
 800c398:	0800c3af 	.word	0x0800c3af
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c39c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800c3a0:	4617      	mov	r7, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c3a2:	7848      	ldrb	r0, [r1, #1]
 800c3a4:	689b      	ldr	r3, [r3, #8]
 800c3a6:	4798      	blx	r3
}
 800c3a8:	4638      	mov	r0, r7
 800c3aa:	b003      	add	sp, #12
 800c3ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c3ae:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c3b2:	2b03      	cmp	r3, #3
 800c3b4:	d0bb      	beq.n	800c32e <USBD_CDC_Setup+0x32>
 800c3b6:	e7b5      	b.n	800c324 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3b8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c3bc:	2b03      	cmp	r3, #3
 800c3be:	d1b1      	bne.n	800c324 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c3c0:	2201      	movs	r2, #1
 800c3c2:	f10d 0105 	add.w	r1, sp, #5
 800c3c6:	f000 fd2d 	bl	800ce24 <USBD_CtlSendData>
 800c3ca:	e7b0      	b.n	800c32e <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3cc:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800c3d0:	2a03      	cmp	r2, #3
 800c3d2:	d1a7      	bne.n	800c324 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c3d4:	2202      	movs	r2, #2
 800c3d6:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800c3da:	461f      	mov	r7, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c3dc:	f000 fd22 	bl	800ce24 <USBD_CtlSendData>
 800c3e0:	e7a5      	b.n	800c32e <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800c3e2:	2703      	movs	r7, #3
}
 800c3e4:	4638      	mov	r0, r7
 800c3e6:	b003      	add	sp, #12
 800c3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hcdc->CmdOpCode = req->bRequest;
 800c3ea:	7849      	ldrb	r1, [r1, #1]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3ec:	461f      	mov	r7, r3
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c3ee:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
          hcdc->CmdOpCode = req->bRequest;
 800c3f2:	f885 1200 	strb.w	r1, [r5, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c3f6:	4629      	mov	r1, r5
 800c3f8:	f000 fd2c 	bl	800ce54 <USBD_CtlPrepareRx>
 800c3fc:	e797      	b.n	800c32e <USBD_CDC_Setup+0x32>
 800c3fe:	bf00      	nop

0800c400 <USBD_CDC_DeInit>:
{
 800c400:	b538      	push	{r3, r4, r5, lr}
 800c402:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c404:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c406:	2181      	movs	r1, #129	; 0x81
 800c408:	f000 ffea 	bl	800d3e0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c40c:	2101      	movs	r1, #1
 800c40e:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c410:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c412:	f000 ffe5 	bl	800d3e0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c416:	2182      	movs	r1, #130	; 0x82
 800c418:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c41a:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c41e:	f000 ffdf 	bl	800d3e0 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800c422:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c426:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800c428:	b14b      	cbz	r3, 800c43e <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c42a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800c42e:	685b      	ldr	r3, [r3, #4]
 800c430:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c432:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800c436:	f001 f843 	bl	800d4c0 <USBD_static_free>
    pdev->pClassData = NULL;
 800c43a:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800c43e:	2000      	movs	r0, #0
 800c440:	bd38      	pop	{r3, r4, r5, pc}
 800c442:	bf00      	nop

0800c444 <USBD_CDC_Init>:
{
 800c444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c448:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c44a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c44e:	f001 f833 	bl	800d4b8 <USBD_static_malloc>
  if (hcdc == NULL)
 800c452:	4605      	mov	r5, r0
 800c454:	2800      	cmp	r0, #0
 800c456:	d04c      	beq.n	800c4f2 <USBD_CDC_Init+0xae>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c458:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = (void *)hcdc;
 800c45a:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c45e:	b393      	cbz	r3, 800c4c6 <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c460:	2340      	movs	r3, #64	; 0x40
 800c462:	2202      	movs	r2, #2
 800c464:	2181      	movs	r1, #129	; 0x81
 800c466:	4620      	mov	r0, r4
 800c468:	f000 ffa8 	bl	800d3bc <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c46c:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c46e:	2340      	movs	r3, #64	; 0x40
 800c470:	4631      	mov	r1, r6
 800c472:	2202      	movs	r2, #2
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c474:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c476:	4620      	mov	r0, r4
 800c478:	f000 ffa0 	bl	800d3bc <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c47c:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c47e:	2203      	movs	r2, #3
 800c480:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c482:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c486:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c488:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c48c:	2308      	movs	r3, #8
 800c48e:	f000 ff95 	bl	800d3bc <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c492:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c496:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800c49a:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c49c:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	4798      	blx	r3
  hcdc->TxState = 0U;
 800c4a4:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800c4a8:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c4ac:	7c26      	ldrb	r6, [r4, #16]
 800c4ae:	b9ae      	cbnz	r6, 800c4dc <USBD_CDC_Init+0x98>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c4b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c4b4:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800c4b8:	4641      	mov	r1, r8
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	f000 ffea 	bl	800d494 <USBD_LL_PrepareReceive>
}
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c4c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c4ca:	2202      	movs	r2, #2
 800c4cc:	2181      	movs	r1, #129	; 0x81
 800c4ce:	4620      	mov	r0, r4
 800c4d0:	f000 ff74 	bl	800d3bc <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c4d4:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c4d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c4da:	e7c9      	b.n	800c470 <USBD_CDC_Init+0x2c>
  return (uint8_t)USBD_OK;
 800c4dc:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c4de:	2340      	movs	r3, #64	; 0x40
 800c4e0:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800c4e4:	4641      	mov	r1, r8
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	f000 ffd4 	bl	800d494 <USBD_LL_PrepareReceive>
}
 800c4ec:	4630      	mov	r0, r6
 800c4ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800c4f2:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800c4f4:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800c4f8:	4630      	mov	r0, r6
 800c4fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4fe:	bf00      	nop

0800c500 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c500:	4603      	mov	r3, r0
  if (fops == NULL)
 800c502:	b119      	cbz	r1, 800c50c <USBD_CDC_RegisterInterface+0xc>
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;

  return (uint8_t)USBD_OK;
 800c504:	2000      	movs	r0, #0
  pdev->pUserData = fops;
 800c506:	f8c3 12c0 	str.w	r1, [r3, #704]	; 0x2c0
  return (uint8_t)USBD_OK;
 800c50a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c50c:	2003      	movs	r0, #3
}
 800c50e:	4770      	bx	lr

0800c510 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c510:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c514:	b12b      	cbz	r3, 800c522 <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800c516:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800c518:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c51c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800c520:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c522:	2003      	movs	r0, #3
}
 800c524:	4770      	bx	lr
 800c526:	bf00      	nop

0800c528 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c528:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c52c:	b11b      	cbz	r3, 800c536 <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800c52e:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800c530:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800c534:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c536:	2003      	movs	r0, #3
}
 800c538:	4770      	bx	lr
 800c53a:	bf00      	nop

0800c53c <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c53c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800c540:	b192      	cbz	r2, 800c568 <USBD_CDC_TransmitPacket+0x2c>
{
 800c542:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800c544:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800c548:	b10c      	cbz	r4, 800c54e <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800c54a:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800c54c:	bd10      	pop	{r4, pc}
    hcdc->TxState = 1U;
 800c54e:	2301      	movs	r3, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c550:	2181      	movs	r1, #129	; 0x81
    hcdc->TxState = 1U;
 800c552:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c556:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c55a:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c55e:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800c560:	f000 ff8a 	bl	800d478 <USBD_LL_Transmit>
    ret = USBD_OK;
 800c564:	4620      	mov	r0, r4
}
 800c566:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800c568:	2003      	movs	r0, #3
}
 800c56a:	4770      	bx	lr

0800c56c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c56c:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800c570:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800c572:	b19a      	cbz	r2, 800c59c <USBD_CDC_ReceivePacket+0x30>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c574:	7c04      	ldrb	r4, [r0, #16]
 800c576:	b144      	cbz	r4, 800c58a <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c578:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c57a:	2340      	movs	r3, #64	; 0x40
 800c57c:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800c580:	2101      	movs	r1, #1
 800c582:	f000 ff87 	bl	800d494 <USBD_LL_PrepareReceive>
}
 800c586:	4620      	mov	r0, r4
 800c588:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c58a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c58e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800c592:	2101      	movs	r1, #1
 800c594:	f000 ff7e 	bl	800d494 <USBD_LL_PrepareReceive>
}
 800c598:	4620      	mov	r0, r4
 800c59a:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800c59c:	2403      	movs	r4, #3
}
 800c59e:	4620      	mov	r0, r4
 800c5a0:	bd10      	pop	{r4, pc}
 800c5a2:	bf00      	nop

0800c5a4 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c5a4:	b178      	cbz	r0, 800c5c6 <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800c5ac:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800c5b0:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c5b4:	b109      	cbz	r1, 800c5ba <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800c5b6:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5ba:	2301      	movs	r3, #1
  pdev->id = id;
 800c5bc:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c5be:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c5c2:	f000 bead 	b.w	800d320 <USBD_LL_Init>

  return ret;
}
 800c5c6:	2003      	movs	r0, #3
 800c5c8:	4770      	bx	lr
 800c5ca:	bf00      	nop

0800c5cc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c5cc:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800c5ce:	2400      	movs	r4, #0
{
 800c5d0:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800c5d2:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800c5d6:	b181      	cbz	r1, 800c5fa <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c5d8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800c5da:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800c5dc:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c5e0:	b143      	cbz	r3, 800c5f4 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c5e2:	f10d 0006 	add.w	r0, sp, #6
 800c5e6:	4798      	blx	r3
 800c5e8:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c5ea:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c5ec:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800c5f0:	b003      	add	sp, #12
 800c5f2:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800c5f4:	4618      	mov	r0, r3
}
 800c5f6:	b003      	add	sp, #12
 800c5f8:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800c5fa:	2003      	movs	r0, #3
}
 800c5fc:	b003      	add	sp, #12
 800c5fe:	bd30      	pop	{r4, r5, pc}

0800c600 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c600:	f000 bece 	b.w	800d3a0 <USBD_LL_Start>

0800c604 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800c604:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c608:	b10b      	cbz	r3, 800c60e <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	4718      	bx	r3
  }

  return ret;
}
 800c60e:	2003      	movs	r0, #3
 800c610:	4770      	bx	lr
 800c612:	bf00      	nop

0800c614 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c614:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c616:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c61a:	b10b      	cbz	r3, 800c620 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	4798      	blx	r3
  }

  return USBD_OK;
}
 800c620:	2000      	movs	r0, #0
 800c622:	bd08      	pop	{r3, pc}

0800c624 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c624:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c626:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800c62a:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c62c:	4628      	mov	r0, r5
 800c62e:	f000 fbb7 	bl	800cda0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;
 800c632:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 800c636:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800c63a:	2201      	movs	r2, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800c63c:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
 800c640:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800c644:	f8c4 2294 	str.w	r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800c648:	4293      	cmp	r3, r2
 800c64a:	d009      	beq.n	800c660 <USBD_LL_SetupStage+0x3c>
 800c64c:	2b02      	cmp	r3, #2
 800c64e:	d013      	beq.n	800c678 <USBD_LL_SetupStage+0x54>
 800c650:	b163      	cbz	r3, 800c66c <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c652:	4620      	mov	r0, r4
 800c654:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800c658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c65c:	f000 bece 	b.w	800d3fc <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c660:	4629      	mov	r1, r5
 800c662:	4620      	mov	r0, r4
}
 800c664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c668:	f000 bac6 	b.w	800cbf8 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c66c:	4629      	mov	r1, r5
 800c66e:	4620      	mov	r0, r4
}
 800c670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c674:	f000 b92a 	b.w	800c8cc <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c678:	4629      	mov	r1, r5
 800c67a:	4620      	mov	r0, r4
}
 800c67c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c680:	f000 baf2 	b.w	800cc68 <USBD_StdEPReq>

0800c684 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c684:	b570      	push	{r4, r5, r6, lr}
 800c686:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c688:	b929      	cbnz	r1, 800c696 <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c68a:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800c68e:	2b03      	cmp	r3, #3
 800c690:	d00d      	beq.n	800c6ae <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800c692:	2000      	movs	r0, #0
 800c694:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c696:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c69a:	2b03      	cmp	r3, #3
 800c69c:	d1f9      	bne.n	800c692 <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800c69e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c6a2:	699b      	ldr	r3, [r3, #24]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d0f4      	beq.n	800c692 <USBD_LL_DataOutStage+0xe>
}
 800c6a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c6ac:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800c6ae:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800c6b2:	42ab      	cmp	r3, r5
 800c6b4:	d808      	bhi.n	800c6c8 <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6b6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c6ba:	2b03      	cmp	r3, #3
 800c6bc:	d00f      	beq.n	800c6de <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800c6be:	4620      	mov	r0, r4
 800c6c0:	f000 fbe0 	bl	800ce84 <USBD_CtlSendStatus>
}
 800c6c4:	2000      	movs	r0, #0
 800c6c6:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800c6c8:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	462a      	mov	r2, r5
 800c6ce:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800c6d0:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c6d4:	bf28      	it	cs
 800c6d6:	461a      	movcs	r2, r3
 800c6d8:	f000 fbca 	bl	800ce70 <USBD_CtlContinueRx>
 800c6dc:	e7d9      	b.n	800c692 <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800c6de:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c6e2:	691b      	ldr	r3, [r3, #16]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d0ea      	beq.n	800c6be <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800c6e8:	4798      	blx	r3
 800c6ea:	e7e8      	b.n	800c6be <USBD_LL_DataOutStage+0x3a>

0800c6ec <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c6ec:	b570      	push	{r4, r5, r6, lr}
 800c6ee:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c6f0:	b949      	cbnz	r1, 800c706 <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c6f2:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800c6f6:	2b02      	cmp	r3, #2
 800c6f8:	d011      	beq.n	800c71e <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c6fa:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d022      	beq.n	800c748 <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800c702:	2000      	movs	r0, #0
 800c704:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c706:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c70a:	2b03      	cmp	r3, #3
 800c70c:	d1f9      	bne.n	800c702 <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800c70e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c712:	695b      	ldr	r3, [r3, #20]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d0f4      	beq.n	800c702 <USBD_LL_DataInStage+0x16>
}
 800c718:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c71c:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800c71e:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800c722:	460d      	mov	r5, r1
 800c724:	42b3      	cmp	r3, r6
 800c726:	d814      	bhi.n	800c752 <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800c728:	d020      	beq.n	800c76c <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c72a:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800c72e:	2b03      	cmp	r3, #3
 800c730:	d02f      	beq.n	800c792 <USBD_LL_DataInStage+0xa6>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c732:	2180      	movs	r1, #128	; 0x80
 800c734:	4620      	mov	r0, r4
 800c736:	f000 fe61 	bl	800d3fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c73a:	4620      	mov	r0, r4
 800c73c:	f000 fbae 	bl	800ce9c <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800c740:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800c744:	2b01      	cmp	r3, #1
 800c746:	d1dc      	bne.n	800c702 <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800c748:	2300      	movs	r3, #0
}
 800c74a:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800c74c:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800c750:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800c752:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c754:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800c756:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c758:	461a      	mov	r2, r3
 800c75a:	f000 fb71 	bl	800ce40 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c75e:	462b      	mov	r3, r5
 800c760:	462a      	mov	r2, r5
 800c762:	4629      	mov	r1, r5
 800c764:	4620      	mov	r0, r4
 800c766:	f000 fe95 	bl	800d494 <USBD_LL_PrepareReceive>
 800c76a:	e7c6      	b.n	800c6fa <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800c76c:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800c76e:	4293      	cmp	r3, r2
 800c770:	d8db      	bhi.n	800c72a <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800c772:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800c776:	429a      	cmp	r2, r3
 800c778:	d2d7      	bcs.n	800c72a <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c77a:	460a      	mov	r2, r1
 800c77c:	f000 fb60 	bl	800ce40 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c780:	462b      	mov	r3, r5
 800c782:	462a      	mov	r2, r5
 800c784:	4629      	mov	r1, r5
 800c786:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 800c788:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c78c:	f000 fe82 	bl	800d494 <USBD_LL_PrepareReceive>
 800c790:	e7b3      	b.n	800c6fa <USBD_LL_DataInStage+0xe>
            if (pdev->pClass->EP0_TxSent != NULL)
 800c792:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c796:	68db      	ldr	r3, [r3, #12]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d0ca      	beq.n	800c732 <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800c79c:	4620      	mov	r0, r4
 800c79e:	4798      	blx	r3
 800c7a0:	e7c7      	b.n	800c732 <USBD_LL_DataInStage+0x46>
 800c7a2:	bf00      	nop

0800c7a4 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800c7a4:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c7a6:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800c7a8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c7ac:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800c7b0:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800c7b2:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800c7b6:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800c7ba:	b1eb      	cbz	r3, 800c7f8 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800c7bc:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800c7c4:	b112      	cbz	r2, 800c7cc <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800c7c6:	685b      	ldr	r3, [r3, #4]
 800c7c8:	b103      	cbz	r3, 800c7cc <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c7ca:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c7cc:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c7ce:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c7d0:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	462b      	mov	r3, r5
 800c7d6:	4611      	mov	r1, r2
 800c7d8:	f000 fdf0 	bl	800d3bc <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c7dc:	462b      	mov	r3, r5
 800c7de:	2200      	movs	r2, #0
 800c7e0:	2180      	movs	r1, #128	; 0x80
 800c7e2:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c7e4:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c7e8:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c7ec:	f000 fde6 	bl	800d3bc <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800c7f0:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c7f2:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c7f4:	6225      	str	r5, [r4, #32]
}
 800c7f6:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800c7f8:	2003      	movs	r0, #3
}
 800c7fa:	4770      	bx	lr

0800c7fc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c7fc:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800c7fe:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800c800:	7419      	strb	r1, [r3, #16]
}
 800c802:	4770      	bx	lr

0800c804 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c804:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c806:	2104      	movs	r1, #4

  return USBD_OK;
}
 800c808:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800c80a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c80e:	b2d2      	uxtb	r2, r2
 800c810:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c814:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800c818:	4770      	bx	lr
 800c81a:	bf00      	nop

0800c81c <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c81c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c820:	2b04      	cmp	r3, #4
 800c822:	d104      	bne.n	800c82e <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c824:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800c82e:	2000      	movs	r0, #0
 800c830:	4770      	bx	lr
 800c832:	bf00      	nop

0800c834 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800c834:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c838:	b15a      	cbz	r2, 800c852 <USBD_LL_SOF+0x1e>
{
 800c83a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c83c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c840:	2b03      	cmp	r3, #3
 800c842:	d001      	beq.n	800c848 <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800c844:	2000      	movs	r0, #0
}
 800c846:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800c848:	69d3      	ldr	r3, [r2, #28]
 800c84a:	b123      	cbz	r3, 800c856 <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800c84c:	4798      	blx	r3
  return USBD_OK;
 800c84e:	2000      	movs	r0, #0
}
 800c850:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c852:	2003      	movs	r0, #3
}
 800c854:	4770      	bx	lr
  return USBD_OK;
 800c856:	4618      	mov	r0, r3
}
 800c858:	bd08      	pop	{r3, pc}
 800c85a:	bf00      	nop

0800c85c <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800c85c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c860:	b15a      	cbz	r2, 800c87a <USBD_LL_IsoINIncomplete+0x1e>
{
 800c862:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c864:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c868:	2b03      	cmp	r3, #3
 800c86a:	d001      	beq.n	800c870 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800c86c:	2000      	movs	r0, #0
}
 800c86e:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800c870:	6a13      	ldr	r3, [r2, #32]
 800c872:	b123      	cbz	r3, 800c87e <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800c874:	4798      	blx	r3
  return USBD_OK;
 800c876:	2000      	movs	r0, #0
}
 800c878:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c87a:	2003      	movs	r0, #3
}
 800c87c:	4770      	bx	lr
  return USBD_OK;
 800c87e:	4618      	mov	r0, r3
}
 800c880:	bd08      	pop	{r3, pc}
 800c882:	bf00      	nop

0800c884 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800c884:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c888:	b15a      	cbz	r2, 800c8a2 <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800c88a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c88c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c890:	2b03      	cmp	r3, #3
 800c892:	d001      	beq.n	800c898 <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800c894:	2000      	movs	r0, #0
}
 800c896:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800c898:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800c89a:	b123      	cbz	r3, 800c8a6 <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800c89c:	4798      	blx	r3
  return USBD_OK;
 800c89e:	2000      	movs	r0, #0
}
 800c8a0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c8a2:	2003      	movs	r0, #3
}
 800c8a4:	4770      	bx	lr
  return USBD_OK;
 800c8a6:	4618      	mov	r0, r3
}
 800c8a8:	bd08      	pop	{r3, pc}
 800c8aa:	bf00      	nop

0800c8ac <USBD_LL_DevConnected>:
 800c8ac:	2000      	movs	r0, #0
 800c8ae:	4770      	bx	lr

0800c8b0 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c8b0:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800c8b2:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c8b6:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800c8ba:	b12a      	cbz	r2, 800c8c8 <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c8bc:	6852      	ldr	r2, [r2, #4]
 800c8be:	7901      	ldrb	r1, [r0, #4]
{
 800c8c0:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c8c2:	4790      	blx	r2
  }

  return USBD_OK;
}
 800c8c4:	2000      	movs	r0, #0
 800c8c6:	bd08      	pop	{r3, pc}
 800c8c8:	2000      	movs	r0, #0
 800c8ca:	4770      	bx	lr

0800c8cc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c8cc:	b570      	push	{r4, r5, r6, lr}
 800c8ce:	780c      	ldrb	r4, [r1, #0]
 800c8d0:	b082      	sub	sp, #8
 800c8d2:	460e      	mov	r6, r1
 800c8d4:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8d6:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800c8da:	2c20      	cmp	r4, #32
 800c8dc:	d00e      	beq.n	800c8fc <USBD_StdDevReq+0x30>
 800c8de:	2c40      	cmp	r4, #64	; 0x40
 800c8e0:	d00c      	beq.n	800c8fc <USBD_StdDevReq+0x30>
 800c8e2:	b1a4      	cbz	r4, 800c90e <USBD_StdDevReq+0x42>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c8e4:	2180      	movs	r1, #128	; 0x80
 800c8e6:	4628      	mov	r0, r5
 800c8e8:	f000 fd88 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c8ec:	2100      	movs	r1, #0
 800c8ee:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800c8f0:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800c8f2:	f000 fd83 	bl	800d3fc <USBD_LL_StallEP>
}
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	b002      	add	sp, #8
 800c8fa:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c8fc:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800c900:	4631      	mov	r1, r6
 800c902:	4628      	mov	r0, r5
 800c904:	689b      	ldr	r3, [r3, #8]
}
 800c906:	b002      	add	sp, #8
 800c908:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c90c:	4718      	bx	r3
      switch (req->bRequest)
 800c90e:	784b      	ldrb	r3, [r1, #1]
 800c910:	2b09      	cmp	r3, #9
 800c912:	d8e7      	bhi.n	800c8e4 <USBD_StdDevReq+0x18>
 800c914:	a201      	add	r2, pc, #4	; (adr r2, 800c91c <USBD_StdDevReq+0x50>)
 800c916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c91a:	bf00      	nop
 800c91c:	0800c97d 	.word	0x0800c97d
 800c920:	0800c9ab 	.word	0x0800c9ab
 800c924:	0800c8e5 	.word	0x0800c8e5
 800c928:	0800c9c9 	.word	0x0800c9c9
 800c92c:	0800c8e5 	.word	0x0800c8e5
 800c930:	0800c9d1 	.word	0x0800c9d1
 800c934:	0800ca09 	.word	0x0800ca09
 800c938:	0800c8e5 	.word	0x0800c8e5
 800c93c:	0800ca25 	.word	0x0800ca25
 800c940:	0800c945 	.word	0x0800c945
  cfgidx = (uint8_t)(req->wValue);
 800c944:	7889      	ldrb	r1, [r1, #2]
 800c946:	4eab      	ldr	r6, [pc, #684]	; (800cbf4 <USBD_StdDevReq+0x328>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c948:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800c94a:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c94c:	f200 8140 	bhi.w	800cbd0 <USBD_StdDevReq+0x304>
  switch (pdev->dev_state)
 800c950:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c954:	2b02      	cmp	r3, #2
 800c956:	b2da      	uxtb	r2, r3
 800c958:	f000 8129 	beq.w	800cbae <USBD_StdDevReq+0x2e2>
 800c95c:	2a03      	cmp	r2, #3
 800c95e:	f000 8105 	beq.w	800cb6c <USBD_StdDevReq+0x2a0>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c962:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800c964:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c966:	f000 fd49 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c96a:	2100      	movs	r1, #0
 800c96c:	4628      	mov	r0, r5
 800c96e:	f000 fd45 	bl	800d3fc <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c972:	7831      	ldrb	r1, [r6, #0]
 800c974:	4628      	mov	r0, r5
 800c976:	f7ff fe4d 	bl	800c614 <USBD_ClrClassConfig>
      break;
 800c97a:	e7bc      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800c97c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800c980:	3a01      	subs	r2, #1
 800c982:	2a02      	cmp	r2, #2
 800c984:	d866      	bhi.n	800ca54 <USBD_StdDevReq+0x188>
      if (req->wLength != 0x2U)
 800c986:	88ca      	ldrh	r2, [r1, #6]
 800c988:	2a02      	cmp	r2, #2
 800c98a:	d163      	bne.n	800ca54 <USBD_StdDevReq+0x188>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c98c:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800c98e:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c992:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800c994:	b10a      	cbz	r2, 800c99a <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c996:	2203      	movs	r2, #3
 800c998:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c99a:	2202      	movs	r2, #2
 800c99c:	f105 010c 	add.w	r1, r5, #12
 800c9a0:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800c9a2:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c9a4:	f000 fa3e 	bl	800ce24 <USBD_CtlSendData>
      break;
 800c9a8:	e7a5      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800c9aa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c9ae:	3b01      	subs	r3, #1
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	d84f      	bhi.n	800ca54 <USBD_StdDevReq+0x188>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c9b4:	884b      	ldrh	r3, [r1, #2]
 800c9b6:	2b01      	cmp	r3, #1
 800c9b8:	d19d      	bne.n	800c8f6 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800c9ba:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 800c9bc:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 800c9be:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c9c2:	f000 fa5f 	bl	800ce84 <USBD_CtlSendStatus>
 800c9c6:	e796      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c9c8:	884b      	ldrh	r3, [r1, #2]
 800c9ca:	2b01      	cmp	r3, #1
 800c9cc:	d193      	bne.n	800c8f6 <USBD_StdDevReq+0x2a>
 800c9ce:	e7f5      	b.n	800c9bc <USBD_StdDevReq+0xf0>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c9d0:	888b      	ldrh	r3, [r1, #4]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d13e      	bne.n	800ca54 <USBD_StdDevReq+0x188>
 800c9d6:	88cb      	ldrh	r3, [r1, #6]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d13b      	bne.n	800ca54 <USBD_StdDevReq+0x188>
 800c9dc:	884e      	ldrh	r6, [r1, #2]
 800c9de:	2e7f      	cmp	r6, #127	; 0x7f
 800c9e0:	d838      	bhi.n	800ca54 <USBD_StdDevReq+0x188>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9e2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c9e6:	2b03      	cmp	r3, #3
 800c9e8:	d034      	beq.n	800ca54 <USBD_StdDevReq+0x188>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c9ea:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800c9ec:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c9f0:	f000 fd34 	bl	800d45c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c9f4:	4628      	mov	r0, r5
 800c9f6:	f000 fa45 	bl	800ce84 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800c9fa:	2e00      	cmp	r6, #0
 800c9fc:	f040 80d3 	bne.w	800cba6 <USBD_StdDevReq+0x2da>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ca00:	2301      	movs	r3, #1
 800ca02:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800ca06:	e776      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 800ca08:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 800ca0a:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800ca0c:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800ca10:	0a13      	lsrs	r3, r2, #8
 800ca12:	3b01      	subs	r3, #1
 800ca14:	2b06      	cmp	r3, #6
 800ca16:	d81d      	bhi.n	800ca54 <USBD_StdDevReq+0x188>
 800ca18:	e8df f003 	tbb	[pc, r3]
 800ca1c:	1c624d5a 	.word	0x1c624d5a
 800ca20:	431c      	.short	0x431c
 800ca22:	27          	.byte	0x27
 800ca23:	00          	.byte	0x00
  if (req->wLength != 1U)
 800ca24:	88ca      	ldrh	r2, [r1, #6]
 800ca26:	2a01      	cmp	r2, #1
 800ca28:	d114      	bne.n	800ca54 <USBD_StdDevReq+0x188>
    switch (pdev->dev_state)
 800ca2a:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800ca2e:	2902      	cmp	r1, #2
 800ca30:	b2cb      	uxtb	r3, r1
 800ca32:	f200 8094 	bhi.w	800cb5e <USBD_StdDevReq+0x292>
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f43f af54 	beq.w	800c8e4 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800ca3c:	4601      	mov	r1, r0
 800ca3e:	2300      	movs	r3, #0
 800ca40:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ca44:	f000 f9ee 	bl	800ce24 <USBD_CtlSendData>
        break;
 800ca48:	e755      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ca4a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800ca4e:	685b      	ldr	r3, [r3, #4]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d15c      	bne.n	800cb0e <USBD_StdDevReq+0x242>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ca54:	2180      	movs	r1, #128	; 0x80
 800ca56:	4628      	mov	r0, r5
 800ca58:	f000 fcd0 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ca5c:	2100      	movs	r1, #0
 800ca5e:	4628      	mov	r0, r5
 800ca60:	f000 fccc 	bl	800d3fc <USBD_LL_StallEP>
}
 800ca64:	4620      	mov	r0, r4
 800ca66:	b002      	add	sp, #8
 800ca68:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca6a:	7c03      	ldrb	r3, [r0, #16]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d1f1      	bne.n	800ca54 <USBD_StdDevReq+0x188>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ca70:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ca74:	f10d 0006 	add.w	r0, sp, #6
 800ca78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca7a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ca7c:	2307      	movs	r3, #7
 800ca7e:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800ca80:	88f2      	ldrh	r2, [r6, #6]
 800ca82:	2a00      	cmp	r2, #0
 800ca84:	d067      	beq.n	800cb56 <USBD_StdDevReq+0x28a>
    if (len != 0U)
 800ca86:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d0e2      	beq.n	800ca54 <USBD_StdDevReq+0x188>
      len = MIN(len, req->wLength);
 800ca8e:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca90:	4601      	mov	r1, r0
 800ca92:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800ca94:	bf28      	it	cs
 800ca96:	461a      	movcs	r2, r3
 800ca98:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca9c:	f000 f9c2 	bl	800ce24 <USBD_CtlSendData>
 800caa0:	e729      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800caa2:	7c03      	ldrb	r3, [r0, #16]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d1d5      	bne.n	800ca54 <USBD_StdDevReq+0x188>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800caa8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800caac:	f10d 0006 	add.w	r0, sp, #6
 800cab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cab2:	4798      	blx	r3
  if (err != 0U)
 800cab4:	e7e4      	b.n	800ca80 <USBD_StdDevReq+0x1b4>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cab6:	7c03      	ldrb	r3, [r0, #16]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	f040 8092 	bne.w	800cbe2 <USBD_StdDevReq+0x316>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cabe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800cac2:	f10d 0006 	add.w	r0, sp, #6
 800cac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cac8:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800caca:	2302      	movs	r3, #2
 800cacc:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800cace:	e7d7      	b.n	800ca80 <USBD_StdDevReq+0x1b4>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cad0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800cad4:	f10d 0106 	add.w	r1, sp, #6
 800cad8:	7c00      	ldrb	r0, [r0, #16]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4798      	blx	r3
  if (err != 0U)
 800cade:	e7cf      	b.n	800ca80 <USBD_StdDevReq+0x1b4>
      switch ((uint8_t)(req->wValue))
 800cae0:	b2d2      	uxtb	r2, r2
 800cae2:	2a05      	cmp	r2, #5
 800cae4:	d8b6      	bhi.n	800ca54 <USBD_StdDevReq+0x188>
 800cae6:	a301      	add	r3, pc, #4	; (adr r3, 800caec <USBD_StdDevReq+0x220>)
 800cae8:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800caec:	0800ca4b 	.word	0x0800ca4b
 800caf0:	0800cb3d 	.word	0x0800cb3d
 800caf4:	0800cb31 	.word	0x0800cb31
 800caf8:	0800cb25 	.word	0x0800cb25
 800cafc:	0800cb19 	.word	0x0800cb19
 800cb00:	0800cb05 	.word	0x0800cb05
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cb04:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800cb08:	699b      	ldr	r3, [r3, #24]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d0a2      	beq.n	800ca54 <USBD_StdDevReq+0x188>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cb0e:	f10d 0106 	add.w	r1, sp, #6
 800cb12:	7c28      	ldrb	r0, [r5, #16]
 800cb14:	4798      	blx	r3
  if (err != 0U)
 800cb16:	e7b3      	b.n	800ca80 <USBD_StdDevReq+0x1b4>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cb18:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800cb1c:	695b      	ldr	r3, [r3, #20]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d1f5      	bne.n	800cb0e <USBD_StdDevReq+0x242>
 800cb22:	e797      	b.n	800ca54 <USBD_StdDevReq+0x188>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cb24:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800cb28:	691b      	ldr	r3, [r3, #16]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1ef      	bne.n	800cb0e <USBD_StdDevReq+0x242>
 800cb2e:	e791      	b.n	800ca54 <USBD_StdDevReq+0x188>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cb30:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800cb34:	68db      	ldr	r3, [r3, #12]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d1e9      	bne.n	800cb0e <USBD_StdDevReq+0x242>
 800cb3a:	e78b      	b.n	800ca54 <USBD_StdDevReq+0x188>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cb3c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d1e3      	bne.n	800cb0e <USBD_StdDevReq+0x242>
 800cb46:	e785      	b.n	800ca54 <USBD_StdDevReq+0x188>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb48:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800cb4a:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb4c:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb4e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb52:	f7ff fd5f 	bl	800c614 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cb56:	4628      	mov	r0, r5
 800cb58:	f000 f994 	bl	800ce84 <USBD_CtlSendStatus>
 800cb5c:	e6cb      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 800cb5e:	2b03      	cmp	r3, #3
 800cb60:	f47f aec0 	bne.w	800c8e4 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cb64:	1d01      	adds	r1, r0, #4
 800cb66:	f000 f95d 	bl	800ce24 <USBD_CtlSendData>
        break;
 800cb6a:	e6c4      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800cb6c:	2900      	cmp	r1, #0
 800cb6e:	d0eb      	beq.n	800cb48 <USBD_StdDevReq+0x27c>
      else if (cfgidx != pdev->dev_config)
 800cb70:	6841      	ldr	r1, [r0, #4]
 800cb72:	2901      	cmp	r1, #1
 800cb74:	d0ef      	beq.n	800cb56 <USBD_StdDevReq+0x28a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb76:	b2c9      	uxtb	r1, r1
 800cb78:	f7ff fd4c 	bl	800c614 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cb7c:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb7e:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800cb80:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb82:	f7ff fd3f 	bl	800c604 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800cb86:	4606      	mov	r6, r0
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	d0e4      	beq.n	800cb56 <USBD_StdDevReq+0x28a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cb8c:	2180      	movs	r1, #128	; 0x80
 800cb8e:	4628      	mov	r0, r5
 800cb90:	f000 fc34 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cb94:	2100      	movs	r1, #0
 800cb96:	4628      	mov	r0, r5
 800cb98:	4634      	mov	r4, r6
 800cb9a:	f000 fc2f 	bl	800d3fc <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cb9e:	7929      	ldrb	r1, [r5, #4]
 800cba0:	4628      	mov	r0, r5
 800cba2:	f7ff fd37 	bl	800c614 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cba6:	2302      	movs	r3, #2
 800cba8:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800cbac:	e6a3      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800cbae:	2900      	cmp	r1, #0
 800cbb0:	d0d1      	beq.n	800cb56 <USBD_StdDevReq+0x28a>
        pdev->dev_config = cfgidx;
 800cbb2:	2101      	movs	r1, #1
 800cbb4:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cbb6:	f7ff fd25 	bl	800c604 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800cbba:	4604      	mov	r4, r0
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	f47f af49 	bne.w	800ca54 <USBD_StdDevReq+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	f000 f95e 	bl	800ce84 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cbc8:	2303      	movs	r3, #3
 800cbca:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800cbce:	e692      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cbd0:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800cbd2:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cbd4:	f000 fc12 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cbd8:	2100      	movs	r1, #0
 800cbda:	4628      	mov	r0, r5
 800cbdc:	f000 fc0e 	bl	800d3fc <USBD_LL_StallEP>
    return USBD_FAIL;
 800cbe0:	e689      	b.n	800c8f6 <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800cbe2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800cbe6:	f10d 0006 	add.w	r0, sp, #6
 800cbea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbec:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cbee:	2302      	movs	r3, #2
 800cbf0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800cbf2:	e745      	b.n	800ca80 <USBD_StdDevReq+0x1b4>
 800cbf4:	2400d7fc 	.word	0x2400d7fc

0800cbf8 <USBD_StdItfReq>:
{
 800cbf8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cbfa:	780b      	ldrb	r3, [r1, #0]
{
 800cbfc:	460d      	mov	r5, r1
 800cbfe:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc00:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800cc04:	2a40      	cmp	r2, #64	; 0x40
 800cc06:	d00b      	beq.n	800cc20 <USBD_StdItfReq+0x28>
 800cc08:	065b      	lsls	r3, r3, #25
 800cc0a:	d509      	bpl.n	800cc20 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800cc0c:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc0e:	2180      	movs	r1, #128	; 0x80
 800cc10:	f000 fbf4 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc14:	4620      	mov	r0, r4
 800cc16:	4629      	mov	r1, r5
 800cc18:	f000 fbf0 	bl	800d3fc <USBD_LL_StallEP>
}
 800cc1c:	4628      	mov	r0, r5
 800cc1e:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800cc20:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800cc24:	3b01      	subs	r3, #1
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d812      	bhi.n	800cc50 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cc2a:	792b      	ldrb	r3, [r5, #4]
 800cc2c:	2b01      	cmp	r3, #1
 800cc2e:	d80f      	bhi.n	800cc50 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cc30:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800cc34:	4629      	mov	r1, r5
 800cc36:	4620      	mov	r0, r4
 800cc38:	689b      	ldr	r3, [r3, #8]
 800cc3a:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cc3c:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cc3e:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1eb      	bne.n	800cc1c <USBD_StdItfReq+0x24>
 800cc44:	2800      	cmp	r0, #0
 800cc46:	d1e9      	bne.n	800cc1c <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f000 f91b 	bl	800ce84 <USBD_CtlSendStatus>
 800cc4e:	e7e5      	b.n	800cc1c <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc50:	2180      	movs	r1, #128	; 0x80
 800cc52:	4620      	mov	r0, r4
 800cc54:	f000 fbd2 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc58:	2100      	movs	r1, #0
 800cc5a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800cc5c:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc5e:	f000 fbcd 	bl	800d3fc <USBD_LL_StallEP>
}
 800cc62:	4628      	mov	r0, r5
 800cc64:	bd38      	pop	{r3, r4, r5, pc}
 800cc66:	bf00      	nop

0800cc68 <USBD_StdEPReq>:
{
 800cc68:	b570      	push	{r4, r5, r6, lr}
 800cc6a:	780b      	ldrb	r3, [r1, #0]
 800cc6c:	460d      	mov	r5, r1
 800cc6e:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cc70:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cc74:	2b20      	cmp	r3, #32
 800cc76:	d01b      	beq.n	800ccb0 <USBD_StdEPReq+0x48>
 800cc78:	2b40      	cmp	r3, #64	; 0x40
 800cc7a:	d019      	beq.n	800ccb0 <USBD_StdEPReq+0x48>
 800cc7c:	b303      	cbz	r3, 800ccc0 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cc7e:	2180      	movs	r1, #128	; 0x80
 800cc80:	4620      	mov	r0, r4
 800cc82:	f000 fbbb 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cc86:	2100      	movs	r1, #0
 800cc88:	4620      	mov	r0, r4
 800cc8a:	f000 fbb7 	bl	800d3fc <USBD_LL_StallEP>
}
 800cc8e:	2000      	movs	r0, #0
 800cc90:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800cc92:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800cc96:	2b02      	cmp	r3, #2
 800cc98:	b2da      	uxtb	r2, r3
 800cc9a:	d04e      	beq.n	800cd3a <USBD_StdEPReq+0xd2>
 800cc9c:	2a03      	cmp	r2, #3
 800cc9e:	d1ee      	bne.n	800cc7e <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cca0:	886b      	ldrh	r3, [r5, #2]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d1f3      	bne.n	800cc8e <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800cca6:	064e      	lsls	r6, r1, #25
 800cca8:	d172      	bne.n	800cd90 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800ccaa:	4620      	mov	r0, r4
 800ccac:	f000 f8ea 	bl	800ce84 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ccb0:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800ccb4:	4629      	mov	r1, r5
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	689b      	ldr	r3, [r3, #8]
}
 800ccba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ccbe:	4718      	bx	r3
      switch (req->bRequest)
 800ccc0:	786b      	ldrb	r3, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 800ccc2:	888a      	ldrh	r2, [r1, #4]
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800ccc8:	d0e3      	beq.n	800cc92 <USBD_StdEPReq+0x2a>
 800ccca:	2b03      	cmp	r3, #3
 800cccc:	d024      	beq.n	800cd18 <USBD_StdEPReq+0xb0>
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d1d5      	bne.n	800cc7e <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800ccd2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ccd6:	2b02      	cmp	r3, #2
 800ccd8:	b2d8      	uxtb	r0, r3
 800ccda:	d037      	beq.n	800cd4c <USBD_StdEPReq+0xe4>
 800ccdc:	2803      	cmp	r0, #3
 800ccde:	d1ce      	bne.n	800cc7e <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cce0:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800cce4:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cce6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ccea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800ccee:	d43e      	bmi.n	800cd6e <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ccf0:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d0c2      	beq.n	800cc7e <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ccf8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800ccfc:	2514      	movs	r5, #20
 800ccfe:	fb05 4503 	mla	r5, r5, r3, r4
 800cd02:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d13c      	bne.n	800cd84 <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800cd0a:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd0c:	2202      	movs	r2, #2
 800cd0e:	4629      	mov	r1, r5
 800cd10:	4620      	mov	r0, r4
 800cd12:	f000 f887 	bl	800ce24 <USBD_CtlSendData>
              break;
 800cd16:	e7ba      	b.n	800cc8e <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800cd18:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800cd1c:	2b02      	cmp	r3, #2
 800cd1e:	b2da      	uxtb	r2, r3
 800cd20:	d00b      	beq.n	800cd3a <USBD_StdEPReq+0xd2>
 800cd22:	2a03      	cmp	r2, #3
 800cd24:	d1ab      	bne.n	800cc7e <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cd26:	886b      	ldrh	r3, [r5, #2]
 800cd28:	b91b      	cbnz	r3, 800cd32 <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cd2a:	064a      	lsls	r2, r1, #25
 800cd2c:	d001      	beq.n	800cd32 <USBD_StdEPReq+0xca>
 800cd2e:	88eb      	ldrh	r3, [r5, #6]
 800cd30:	b39b      	cbz	r3, 800cd9a <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800cd32:	4620      	mov	r0, r4
 800cd34:	f000 f8a6 	bl	800ce84 <USBD_CtlSendStatus>
              break;
 800cd38:	e7a9      	b.n	800cc8e <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cd3a:	064b      	lsls	r3, r1, #25
 800cd3c:	d09f      	beq.n	800cc7e <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cd3e:	f000 fb5d 	bl	800d3fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd42:	2180      	movs	r1, #128	; 0x80
 800cd44:	4620      	mov	r0, r4
 800cd46:	f000 fb59 	bl	800d3fc <USBD_LL_StallEP>
 800cd4a:	e7a0      	b.n	800cc8e <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cd4c:	0648      	lsls	r0, r1, #25
 800cd4e:	d196      	bne.n	800cc7e <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd50:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800cd52:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd56:	f04f 0202 	mov.w	r2, #2
 800cd5a:	4620      	mov	r0, r4
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd5c:	bf4c      	ite	mi
 800cd5e:	f104 0114 	addmi.w	r1, r4, #20
 800cd62:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800cd66:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cd68:	f000 f85c 	bl	800ce24 <USBD_CtlSendData>
              break;
 800cd6c:	e78f      	b.n	800cc8e <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cd6e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d084      	beq.n	800cc7e <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cd74:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800cd78:	1c5d      	adds	r5, r3, #1
 800cd7a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800cd7e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800cd82:	e7c0      	b.n	800cd06 <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cd84:	4620      	mov	r0, r4
 800cd86:	f000 fb55 	bl	800d434 <USBD_LL_IsStallEP>
 800cd8a:	b120      	cbz	r0, 800cd96 <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	e7bc      	b.n	800cd0a <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cd90:	f000 fb42 	bl	800d418 <USBD_LL_ClearStallEP>
 800cd94:	e789      	b.n	800ccaa <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800cd96:	6028      	str	r0, [r5, #0]
 800cd98:	e7b8      	b.n	800cd0c <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cd9a:	f000 fb2f 	bl	800d3fc <USBD_LL_StallEP>
 800cd9e:	e7c8      	b.n	800cd32 <USBD_StdEPReq+0xca>

0800cda0 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800cda0:	780b      	ldrb	r3, [r1, #0]
 800cda2:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800cda4:	784b      	ldrb	r3, [r1, #1]
 800cda6:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800cda8:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 800cdaa:	8043      	strh	r3, [r0, #2]
 800cdac:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 800cdae:	8083      	strh	r3, [r0, #4]
 800cdb0:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 800cdb2:	80c3      	strh	r3, [r0, #6]
}
 800cdb4:	4770      	bx	lr
 800cdb6:	bf00      	nop

0800cdb8 <USBD_CtlError>:
{
 800cdb8:	b510      	push	{r4, lr}
 800cdba:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cdbc:	2180      	movs	r1, #128	; 0x80
 800cdbe:	f000 fb1d 	bl	800d3fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cdc2:	2100      	movs	r1, #0
 800cdc4:	4620      	mov	r0, r4
}
 800cdc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800cdca:	f000 bb17 	b.w	800d3fc <USBD_LL_StallEP>
 800cdce:	bf00      	nop

0800cdd0 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800cdd0:	b318      	cbz	r0, 800ce1a <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800cdd2:	7803      	ldrb	r3, [r0, #0]
{
 800cdd4:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 800cdd6:	b30b      	cbz	r3, 800ce1c <USBD_GetString+0x4c>
 800cdd8:	4604      	mov	r4, r0
 800cdda:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 800cdde:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 800cde2:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800cde6:	b2db      	uxtb	r3, r3
 800cde8:	2d00      	cmp	r5, #0
 800cdea:	d1f8      	bne.n	800cdde <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cdec:	3301      	adds	r3, #1
 800cdee:	005b      	lsls	r3, r3, #1
 800cdf0:	b2dc      	uxtb	r4, r3
 800cdf2:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cdf4:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 800cdf6:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cdf8:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800cdfa:	7804      	ldrb	r4, [r0, #0]
 800cdfc:	b15c      	cbz	r4, 800ce16 <USBD_GetString+0x46>
  idx++;
 800cdfe:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800ce00:	2500      	movs	r5, #0
    idx++;
 800ce02:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800ce04:	54cc      	strb	r4, [r1, r3]
    idx++;
 800ce06:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800ce08:	b2d2      	uxtb	r2, r2
    idx++;
 800ce0a:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800ce0c:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800ce0e:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800ce12:	2c00      	cmp	r4, #0
 800ce14:	d1f5      	bne.n	800ce02 <USBD_GetString+0x32>
}
 800ce16:	bc30      	pop	{r4, r5}
 800ce18:	4770      	bx	lr
 800ce1a:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800ce1c:	2402      	movs	r4, #2
 800ce1e:	4623      	mov	r3, r4
 800ce20:	e7e7      	b.n	800cdf2 <USBD_GetString+0x22>
 800ce22:	bf00      	nop

0800ce24 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ce24:	b510      	push	{r4, lr}
 800ce26:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ce28:	2402      	movs	r4, #2
{
 800ce2a:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce2c:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ce2e:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800ce32:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce36:	f000 fb1f 	bl	800d478 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ce3a:	2000      	movs	r0, #0
 800ce3c:	bd10      	pop	{r4, pc}
 800ce3e:	bf00      	nop

0800ce40 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ce40:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce42:	2100      	movs	r1, #0
{
 800ce44:	b508      	push	{r3, lr}
 800ce46:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce48:	4662      	mov	r2, ip
 800ce4a:	f000 fb15 	bl	800d478 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ce4e:	2000      	movs	r0, #0
 800ce50:	bd08      	pop	{r3, pc}
 800ce52:	bf00      	nop

0800ce54 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ce54:	b510      	push	{r4, lr}
 800ce56:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ce58:	2403      	movs	r4, #3
{
 800ce5a:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce5c:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ce5e:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800ce62:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce66:	f000 fb15 	bl	800d494 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800ce6a:	2000      	movs	r0, #0
 800ce6c:	bd10      	pop	{r4, pc}
 800ce6e:	bf00      	nop

0800ce70 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ce70:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce72:	2100      	movs	r1, #0
{
 800ce74:	b508      	push	{r3, lr}
 800ce76:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce78:	4662      	mov	r2, ip
 800ce7a:	f000 fb0b 	bl	800d494 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800ce7e:	2000      	movs	r0, #0
 800ce80:	bd08      	pop	{r3, pc}
 800ce82:	bf00      	nop

0800ce84 <USBD_CtlSendStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ce84:	2300      	movs	r3, #0
{
 800ce86:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ce88:	2404      	movs	r4, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ce8e:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ce92:	f000 faf1 	bl	800d478 <USBD_LL_Transmit>

  return USBD_OK;
}
 800ce96:	2000      	movs	r0, #0
 800ce98:	bd10      	pop	{r4, pc}
 800ce9a:	bf00      	nop

0800ce9c <USBD_CtlReceiveStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ce9c:	2300      	movs	r3, #0
{
 800ce9e:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cea0:	2405      	movs	r4, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cea2:	461a      	mov	r2, r3
 800cea4:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cea6:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ceaa:	f000 faf3 	bl	800d494 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800ceae:	2000      	movs	r0, #0
 800ceb0:	bd10      	pop	{r4, pc}
 800ceb2:	bf00      	nop

0800ceb4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ceb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	4919      	ldr	r1, [pc, #100]	; (800cf20 <MX_USB_DEVICE_Init+0x6c>)
 800ceba:	481a      	ldr	r0, [pc, #104]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800cebc:	f7ff fb72 	bl	800c5a4 <USBD_Init>
 800cec0:	b988      	cbnz	r0, 800cee6 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cec2:	4919      	ldr	r1, [pc, #100]	; (800cf28 <MX_USB_DEVICE_Init+0x74>)
 800cec4:	4817      	ldr	r0, [pc, #92]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800cec6:	f7ff fb81 	bl	800c5cc <USBD_RegisterClass>
 800ceca:	b9a0      	cbnz	r0, 800cef6 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cecc:	4917      	ldr	r1, [pc, #92]	; (800cf2c <MX_USB_DEVICE_Init+0x78>)
 800cece:	4815      	ldr	r0, [pc, #84]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800ced0:	f7ff fb16 	bl	800c500 <USBD_CDC_RegisterInterface>
 800ced4:	b9b8      	cbnz	r0, 800cf06 <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ced6:	4813      	ldr	r0, [pc, #76]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800ced8:	f7ff fb92 	bl	800c600 <USBD_Start>
 800cedc:	b9d0      	cbnz	r0, 800cf14 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cede:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800cee2:	f7fb b831 	b.w	8007f48 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800cee6:	f7f6 f869 	bl	8002fbc <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ceea:	490f      	ldr	r1, [pc, #60]	; (800cf28 <MX_USB_DEVICE_Init+0x74>)
 800ceec:	480d      	ldr	r0, [pc, #52]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800ceee:	f7ff fb6d 	bl	800c5cc <USBD_RegisterClass>
 800cef2:	2800      	cmp	r0, #0
 800cef4:	d0ea      	beq.n	800cecc <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800cef6:	f7f6 f861 	bl	8002fbc <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cefa:	490c      	ldr	r1, [pc, #48]	; (800cf2c <MX_USB_DEVICE_Init+0x78>)
 800cefc:	4809      	ldr	r0, [pc, #36]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800cefe:	f7ff faff 	bl	800c500 <USBD_CDC_RegisterInterface>
 800cf02:	2800      	cmp	r0, #0
 800cf04:	d0e7      	beq.n	800ced6 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800cf06:	f7f6 f859 	bl	8002fbc <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cf0a:	4806      	ldr	r0, [pc, #24]	; (800cf24 <MX_USB_DEVICE_Init+0x70>)
 800cf0c:	f7ff fb78 	bl	800c600 <USBD_Start>
 800cf10:	2800      	cmp	r0, #0
 800cf12:	d0e4      	beq.n	800cede <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800cf14:	f7f6 f852 	bl	8002fbc <Error_Handler>
}
 800cf18:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800cf1c:	f7fb b814 	b.w	8007f48 <HAL_PWREx_EnableUSBVoltageDetector>
 800cf20:	24000328 	.word	0x24000328
 800cf24:	2400d800 	.word	0x2400d800
 800cf28:	240001fc 	.word	0x240001fc
 800cf2c:	2400030c 	.word	0x2400030c

0800cf30 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800cf30:	2000      	movs	r0, #0
 800cf32:	4770      	bx	lr

0800cf34 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800cf34:	2000      	movs	r0, #0
 800cf36:	4770      	bx	lr

0800cf38 <CDC_Receive_FS>:
{
 800cf38:	b570      	push	{r4, r5, r6, lr}
 800cf3a:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cf3c:	4e08      	ldr	r6, [pc, #32]	; (800cf60 <CDC_Receive_FS+0x28>)
{
 800cf3e:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cf40:	4630      	mov	r0, r6
 800cf42:	4621      	mov	r1, r4
 800cf44:	f7ff faf0 	bl	800c528 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800cf48:	4630      	mov	r0, r6
 800cf4a:	f7ff fb0f 	bl	800c56c <USBD_CDC_ReceivePacket>
 800cf4e:	682a      	ldr	r2, [r5, #0]
 800cf50:	4b04      	ldr	r3, [pc, #16]	; (800cf64 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800cf52:	4621      	mov	r1, r4
 800cf54:	4804      	ldr	r0, [pc, #16]	; (800cf68 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800cf56:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800cf58:	f001 fc08 	bl	800e76c <memcpy>
}
 800cf5c:	2000      	movs	r0, #0
 800cf5e:	bd70      	pop	{r4, r5, r6, pc}
 800cf60:	2400d800 	.word	0x2400d800
 800cf64:	2400710c 	.word	0x2400710c
 800cf68:	24007114 	.word	0x24007114

0800cf6c <CDC_Init_FS>:
{
 800cf6c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cf6e:	4c06      	ldr	r4, [pc, #24]	; (800cf88 <CDC_Init_FS+0x1c>)
 800cf70:	2200      	movs	r2, #0
 800cf72:	4906      	ldr	r1, [pc, #24]	; (800cf8c <CDC_Init_FS+0x20>)
 800cf74:	4620      	mov	r0, r4
 800cf76:	f7ff facb 	bl	800c510 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cf7a:	4905      	ldr	r1, [pc, #20]	; (800cf90 <CDC_Init_FS+0x24>)
 800cf7c:	4620      	mov	r0, r4
 800cf7e:	f7ff fad3 	bl	800c528 <USBD_CDC_SetRxBuffer>
}
 800cf82:	2000      	movs	r0, #0
 800cf84:	bd10      	pop	{r4, pc}
 800cf86:	bf00      	nop
 800cf88:	2400d800 	.word	0x2400d800
 800cf8c:	2400e2d0 	.word	0x2400e2d0
 800cf90:	2400dad0 	.word	0x2400dad0

0800cf94 <CDC_Control_FS>:
  switch(cmd)
 800cf94:	2820      	cmp	r0, #32
 800cf96:	d00a      	beq.n	800cfae <CDC_Control_FS+0x1a>
 800cf98:	2821      	cmp	r0, #33	; 0x21
 800cf9a:	d106      	bne.n	800cfaa <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800cf9c:	4b09      	ldr	r3, [pc, #36]	; (800cfc4 <CDC_Control_FS+0x30>)
 800cf9e:	6818      	ldr	r0, [r3, #0]
 800cfa0:	889a      	ldrh	r2, [r3, #4]
 800cfa2:	799b      	ldrb	r3, [r3, #6]
 800cfa4:	6008      	str	r0, [r1, #0]
 800cfa6:	808a      	strh	r2, [r1, #4]
 800cfa8:	718b      	strb	r3, [r1, #6]
}
 800cfaa:	2000      	movs	r0, #0
 800cfac:	4770      	bx	lr
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800cfae:	4b05      	ldr	r3, [pc, #20]	; (800cfc4 <CDC_Control_FS+0x30>)
 800cfb0:	6808      	ldr	r0, [r1, #0]
 800cfb2:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 800cfb6:	798a      	ldrb	r2, [r1, #6]
 800cfb8:	6018      	str	r0, [r3, #0]
}
 800cfba:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800cfbc:	f8a3 c004 	strh.w	ip, [r3, #4]
 800cfc0:	719a      	strb	r2, [r3, #6]
}
 800cfc2:	4770      	bx	lr
 800cfc4:	24000320 	.word	0x24000320

0800cfc8 <CDC_Transmit_FS>:
{
 800cfc8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cfca:	4c09      	ldr	r4, [pc, #36]	; (800cff0 <CDC_Transmit_FS+0x28>)
 800cfcc:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800cfd0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cfd4:	b10b      	cbz	r3, 800cfda <CDC_Transmit_FS+0x12>
}
 800cfd6:	2001      	movs	r0, #1
 800cfd8:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cfda:	460a      	mov	r2, r1
 800cfdc:	4601      	mov	r1, r0
 800cfde:	4620      	mov	r0, r4
 800cfe0:	f7ff fa96 	bl	800c510 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cfe4:	4620      	mov	r0, r4
}
 800cfe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cfea:	f7ff baa7 	b.w	800c53c <USBD_CDC_TransmitPacket>
 800cfee:	bf00      	nop
 800cff0:	2400d800 	.word	0x2400d800

0800cff4 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cff4:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800cff6:	4801      	ldr	r0, [pc, #4]	; (800cffc <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800cff8:	800b      	strh	r3, [r1, #0]
}
 800cffa:	4770      	bx	lr
 800cffc:	24000344 	.word	0x24000344

0800d000 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d000:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800d002:	4801      	ldr	r0, [pc, #4]	; (800d008 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800d004:	800b      	strh	r3, [r1, #0]
}
 800d006:	4770      	bx	lr
 800d008:	24000358 	.word	0x24000358

0800d00c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d00c:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d00e:	4c04      	ldr	r4, [pc, #16]	; (800d020 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800d010:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d012:	4804      	ldr	r0, [pc, #16]	; (800d024 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800d014:	4621      	mov	r1, r4
 800d016:	f7ff fedb 	bl	800cdd0 <USBD_GetString>
  return USBD_StrDesc;
}
 800d01a:	4620      	mov	r0, r4
 800d01c:	bd10      	pop	{r4, pc}
 800d01e:	bf00      	nop
 800d020:	2400ead0 	.word	0x2400ead0
 800d024:	080188a8 	.word	0x080188a8

0800d028 <USBD_FS_ProductStrDescriptor>:
{
 800d028:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d02a:	4c04      	ldr	r4, [pc, #16]	; (800d03c <USBD_FS_ProductStrDescriptor+0x14>)
{
 800d02c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d02e:	4804      	ldr	r0, [pc, #16]	; (800d040 <USBD_FS_ProductStrDescriptor+0x18>)
 800d030:	4621      	mov	r1, r4
 800d032:	f7ff fecd 	bl	800cdd0 <USBD_GetString>
}
 800d036:	4620      	mov	r0, r4
 800d038:	bd10      	pop	{r4, pc}
 800d03a:	bf00      	nop
 800d03c:	2400ead0 	.word	0x2400ead0
 800d040:	080188bc 	.word	0x080188bc

0800d044 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d044:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d046:	4c04      	ldr	r4, [pc, #16]	; (800d058 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800d048:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d04a:	4804      	ldr	r0, [pc, #16]	; (800d05c <USBD_FS_ConfigStrDescriptor+0x18>)
 800d04c:	4621      	mov	r1, r4
 800d04e:	f7ff febf 	bl	800cdd0 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800d052:	4620      	mov	r0, r4
 800d054:	bd10      	pop	{r4, pc}
 800d056:	bf00      	nop
 800d058:	2400ead0 	.word	0x2400ead0
 800d05c:	080188d4 	.word	0x080188d4

0800d060 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d060:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d062:	4c04      	ldr	r4, [pc, #16]	; (800d074 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800d064:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d066:	4804      	ldr	r0, [pc, #16]	; (800d078 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800d068:	4621      	mov	r1, r4
 800d06a:	f7ff feb1 	bl	800cdd0 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800d06e:	4620      	mov	r0, r4
 800d070:	bd10      	pop	{r4, pc}
 800d072:	bf00      	nop
 800d074:	2400ead0 	.word	0x2400ead0
 800d078:	080188e0 	.word	0x080188e0

0800d07c <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d07c:	4a46      	ldr	r2, [pc, #280]	; (800d198 <USBD_FS_SerialStrDescriptor+0x11c>)
  *length = USB_SIZ_STRING_SERIAL;
 800d07e:	f04f 0c1a 	mov.w	ip, #26
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d082:	f8d2 0800 	ldr.w	r0, [r2, #2048]	; 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 800d086:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
  *length = USB_SIZ_STRING_SERIAL;
 800d08a:	f8a1 c000 	strh.w	ip, [r1]

  if (deviceserial0 != 0)
 800d08e:	18c3      	adds	r3, r0, r3
 800d090:	d101      	bne.n	800d096 <USBD_FS_SerialStrDescriptor+0x1a>
}
 800d092:	4842      	ldr	r0, [pc, #264]	; (800d19c <USBD_FS_SerialStrDescriptor+0x120>)
 800d094:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800d096:	0f18      	lsrs	r0, r3, #28
 800d098:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d09c:	f8d2 1804 	ldr.w	r1, [r2, #2052]	; 0x804
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800d0a0:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800d0a4:	4a3d      	ldr	r2, [pc, #244]	; (800d19c <USBD_FS_SerialStrDescriptor+0x120>)
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d0a6:	bf2c      	ite	cs
 800d0a8:	3037      	addcs	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d0aa:	3030      	addcc	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800d0ac:	f882 c003 	strb.w	ip, [r2, #3]
 800d0b0:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800d0b4:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800d0b6:	f3c3 6003 	ubfx	r0, r3, #24, #4
    pbuf[2 * idx + 1] = 0;
 800d0ba:	f882 c005 	strb.w	ip, [r2, #5]
 800d0be:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800d0c2:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800d0c4:	f882 c007 	strb.w	ip, [r2, #7]
 800d0c8:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d0cc:	bf8c      	ite	hi
 800d0ce:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d0d0:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800d0d2:	f882 c009 	strb.w	ip, [r2, #9]
 800d0d6:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800d0da:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800d0dc:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800d0e0:	f882 c00b 	strb.w	ip, [r2, #11]
 800d0e4:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800d0e8:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800d0ea:	f882 c00d 	strb.w	ip, [r2, #13]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d0ee:	bf8c      	ite	hi
 800d0f0:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d0f2:	3030      	addls	r0, #48	; 0x30
 800d0f4:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800d0f6:	f3c3 4003 	ubfx	r0, r3, #16, #4
 800d0fa:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d0fc:	bf8c      	ite	hi
 800d0fe:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d100:	3030      	addls	r0, #48	; 0x30
 800d102:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800d104:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800d108:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d10a:	bf8c      	ite	hi
 800d10c:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d10e:	3030      	addls	r0, #48	; 0x30
 800d110:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800d112:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800d116:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d118:	bf8c      	ite	hi
 800d11a:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d11c:	3030      	addls	r0, #48	; 0x30
 800d11e:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800d120:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800d124:	f003 030f 	and.w	r3, r3, #15
 800d128:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d12a:	bf8c      	ite	hi
 800d12c:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d12e:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800d130:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800d132:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800d134:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800d138:	bf94      	ite	ls
 800d13a:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d13c:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800d13e:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800d142:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d144:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800d146:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800d14a:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d14e:	bf2c      	ite	cs
 800d150:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d152:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800d154:	7450      	strb	r0, [r2, #17]
 800d156:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800d158:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800d15a:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800d15e:	74d0      	strb	r0, [r2, #19]
 800d160:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800d162:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800d164:	7550      	strb	r0, [r2, #21]
 800d166:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d16a:	bf8c      	ite	hi
 800d16c:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d16e:	3330      	addls	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800d170:	75d0      	strb	r0, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800d172:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800d174:	f3c1 5303 	ubfx	r3, r1, #20, #4
}
 800d178:	4808      	ldr	r0, [pc, #32]	; (800d19c <USBD_FS_SerialStrDescriptor+0x120>)
    if (((value >> 28)) < 0xA)
 800d17a:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d17c:	bf8c      	ite	hi
 800d17e:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800d180:	3330      	addls	r3, #48	; 0x30
 800d182:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800d184:	f3c1 4303 	ubfx	r3, r1, #16, #4
 800d188:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800d18a:	bf94      	ite	ls
 800d18c:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d18e:	3337      	addhi	r3, #55	; 0x37
 800d190:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800d192:	2300      	movs	r3, #0
 800d194:	7653      	strb	r3, [r2, #25]
}
 800d196:	4770      	bx	lr
 800d198:	1ff1e000 	.word	0x1ff1e000
 800d19c:	2400035c 	.word	0x2400035c

0800d1a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d1a0:	b510      	push	{r4, lr}
 800d1a2:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1a4:	2100      	movs	r1, #0
{
 800d1a6:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d1a8:	22bc      	movs	r2, #188	; 0xbc
 800d1aa:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1ac:	9106      	str	r1, [sp, #24]
 800d1ae:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800d1b2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d1b6:	f001 fae7 	bl	800e788 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800d1ba:	4b25      	ldr	r3, [pc, #148]	; (800d250 <HAL_PCD_MspInit+0xb0>)
 800d1bc:	6822      	ldr	r2, [r4, #0]
 800d1be:	429a      	cmp	r2, r3
 800d1c0:	d001      	beq.n	800d1c6 <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d1c2:	b036      	add	sp, #216	; 0xd8
 800d1c4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d1c6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d1ca:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d1ce:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d1d0:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d1d2:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d1d4:	f7fb fdf6 	bl	8008dc4 <HAL_RCCEx_PeriphCLKConfig>
 800d1d8:	bb90      	cbnz	r0, 800d240 <HAL_PCD_MspInit+0xa0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1da:	4c1e      	ldr	r4, [pc, #120]	; (800d254 <HAL_PCD_MspInit+0xb4>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800d1dc:	f7fa feb4 	bl	8007f48 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800d1e0:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d1e2:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1e4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d1e8:	481b      	ldr	r0, [pc, #108]	; (800d258 <HAL_PCD_MspInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1ea:	f043 0301 	orr.w	r3, r3, #1
 800d1ee:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800d1f2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800d1f6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d1f8:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1fa:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d1fe:	ed9f 7b12 	vldr	d7, [pc, #72]	; 800d248 <HAL_PCD_MspInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d202:	9300      	str	r3, [sp, #0]
 800d204:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d206:	2300      	movs	r3, #0
 800d208:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d20c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d210:	f7f9 ff24 	bl	800705c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d214:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d218:	2200      	movs	r2, #0
 800d21a:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d21c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d220:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d222:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800d226:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800d22a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d22e:	9301      	str	r3, [sp, #4]
 800d230:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d232:	f7f8 fa2f 	bl	8005694 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d236:	2065      	movs	r0, #101	; 0x65
 800d238:	f7f8 fa6a 	bl	8005710 <HAL_NVIC_EnableIRQ>
}
 800d23c:	b036      	add	sp, #216	; 0xd8
 800d23e:	bd10      	pop	{r4, pc}
      Error_Handler();
 800d240:	f7f5 febc 	bl	8002fbc <Error_Handler>
 800d244:	e7c9      	b.n	800d1da <HAL_PCD_MspInit+0x3a>
 800d246:	bf00      	nop
 800d248:	00001800 	.word	0x00001800
 800d24c:	00000002 	.word	0x00000002
 800d250:	40080000 	.word	0x40080000
 800d254:	58024400 	.word	0x58024400
 800d258:	58020000 	.word	0x58020000

0800d25c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d25c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800d260:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d264:	f7ff b9de 	b.w	800c624 <USBD_LL_SetupStage>

0800d268 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d268:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800d26c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800d270:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d274:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800d278:	f7ff ba04 	b.w	800c684 <USBD_LL_DataOutStage>

0800d27c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d27c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800d280:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800d284:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d288:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d28a:	f7ff ba2f 	b.w	800c6ec <USBD_LL_DataInStage>
 800d28e:	bf00      	nop

0800d290 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d290:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d294:	f7ff bace 	b.w	800c834 <USBD_LL_SOF>

0800d298 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d298:	68c1      	ldr	r1, [r0, #12]
{
 800d29a:	b510      	push	{r4, lr}
 800d29c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d29e:	b111      	cbz	r1, 800d2a6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d2a0:	2902      	cmp	r1, #2
 800d2a2:	d10a      	bne.n	800d2ba <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800d2a4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d2a6:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800d2aa:	f7ff faa7 	bl	800c7fc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d2ae:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800d2b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d2b6:	f7ff ba75 	b.w	800c7a4 <USBD_LL_Reset>
    Error_Handler();
 800d2ba:	f7f5 fe7f 	bl	8002fbc <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d2be:	2101      	movs	r1, #1
 800d2c0:	e7f1      	b.n	800d2a6 <HAL_PCD_ResetCallback+0xe>
 800d2c2:	bf00      	nop

0800d2c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d2c4:	b510      	push	{r4, lr}
 800d2c6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d2c8:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d2cc:	f7ff fa9a 	bl	800c804 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d2d0:	6822      	ldr	r2, [r4, #0]
 800d2d2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800d2d6:	f043 0301 	orr.w	r3, r3, #1
 800d2da:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d2de:	6a23      	ldr	r3, [r4, #32]
 800d2e0:	b123      	cbz	r3, 800d2ec <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d2e2:	4a03      	ldr	r2, [pc, #12]	; (800d2f0 <HAL_PCD_SuspendCallback+0x2c>)
 800d2e4:	6913      	ldr	r3, [r2, #16]
 800d2e6:	f043 0306 	orr.w	r3, r3, #6
 800d2ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d2ec:	bd10      	pop	{r4, pc}
 800d2ee:	bf00      	nop
 800d2f0:	e000ed00 	.word	0xe000ed00

0800d2f4 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d2f4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d2f8:	f7ff ba90 	b.w	800c81c <USBD_LL_Resume>

0800d2fc <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d2fc:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d300:	f7ff bac0 	b.w	800c884 <USBD_LL_IsoOUTIncomplete>

0800d304 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d304:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d308:	f7ff baa8 	b.w	800c85c <USBD_LL_IsoINIncomplete>

0800d30c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d30c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d310:	f7ff bacc 	b.w	800c8ac <USBD_LL_DevConnected>

0800d314 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d314:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800d318:	f7ff baca 	b.w	800c8b0 <USBD_LL_DevDisconnected>
 800d31c:	0000      	movs	r0, r0
	...

0800d320 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d320:	7802      	ldrb	r2, [r0, #0]
 800d322:	b10a      	cbz	r2, 800d328 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800d324:	2000      	movs	r0, #0
 800d326:	4770      	bx	lr
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d328:	ed9f 7b17 	vldr	d7, [pc, #92]	; 800d388 <USBD_LL_Init+0x68>
  hpcd_USB_OTG_FS.pData = pdev;
 800d32c:	4b1a      	ldr	r3, [pc, #104]	; (800d398 <USBD_LL_Init+0x78>)
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d32e:	491b      	ldr	r1, [pc, #108]	; (800d39c <USBD_LL_Init+0x7c>)
{
 800d330:	b510      	push	{r4, lr}
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d332:	ed83 7b06 	vstr	d7, [r3, #24]
 800d336:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800d390 <USBD_LL_Init+0x70>
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800d33a:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d33c:	6019      	str	r1, [r3, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d33e:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.pData = pdev;
 800d340:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d344:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d348:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800d34a:	605c      	str	r4, [r3, #4]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d34c:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d34e:	ed83 7b08 	vstr	d7, [r3, #32]
 800d352:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d356:	e9c3 1203 	strd	r1, r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d35a:	f7fa f843 	bl	80073e4 <HAL_PCD_Init>
 800d35e:	b978      	cbnz	r0, 800d380 <USBD_LL_Init+0x60>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d360:	2180      	movs	r1, #128	; 0x80
 800d362:	480d      	ldr	r0, [pc, #52]	; (800d398 <USBD_LL_Init+0x78>)
 800d364:	f7fa fdac 	bl	8007ec0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d368:	2240      	movs	r2, #64	; 0x40
 800d36a:	2100      	movs	r1, #0
 800d36c:	480a      	ldr	r0, [pc, #40]	; (800d398 <USBD_LL_Init+0x78>)
 800d36e:	f7fa fd7d 	bl	8007e6c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d372:	2280      	movs	r2, #128	; 0x80
 800d374:	2101      	movs	r1, #1
 800d376:	4808      	ldr	r0, [pc, #32]	; (800d398 <USBD_LL_Init+0x78>)
 800d378:	f7fa fd78 	bl	8007e6c <HAL_PCDEx_SetTxFiFo>
}
 800d37c:	2000      	movs	r0, #0
 800d37e:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800d380:	f7f5 fe1c 	bl	8002fbc <Error_Handler>
 800d384:	e7ec      	b.n	800d360 <USBD_LL_Init+0x40>
 800d386:	bf00      	nop
 800d388:	00000002 	.word	0x00000002
	...
 800d398:	2400ecd0 	.word	0x2400ecd0
 800d39c:	40080000 	.word	0x40080000

0800d3a0 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800d3a0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d3a4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800d3a6:	f7fa f8b3 	bl	8007510 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800d3aa:	2803      	cmp	r0, #3
 800d3ac:	d802      	bhi.n	800d3b4 <USBD_LL_Start+0x14>
 800d3ae:	4b02      	ldr	r3, [pc, #8]	; (800d3b8 <USBD_LL_Start+0x18>)
 800d3b0:	5c18      	ldrb	r0, [r3, r0]
}
 800d3b2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800d3b4:	2003      	movs	r0, #3
}
 800d3b6:	bd08      	pop	{r3, pc}
 800d3b8:	080188f0 	.word	0x080188f0

0800d3bc <USBD_LL_OpenEP>:
{
 800d3bc:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d3be:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d3c2:	461a      	mov	r2, r3
 800d3c4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d3c6:	4663      	mov	r3, ip
 800d3c8:	f7fa fc02 	bl	8007bd0 <HAL_PCD_EP_Open>
  switch (hal_status)
 800d3cc:	2803      	cmp	r0, #3
 800d3ce:	d802      	bhi.n	800d3d6 <USBD_LL_OpenEP+0x1a>
 800d3d0:	4b02      	ldr	r3, [pc, #8]	; (800d3dc <USBD_LL_OpenEP+0x20>)
 800d3d2:	5c18      	ldrb	r0, [r3, r0]
}
 800d3d4:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d3d6:	2003      	movs	r0, #3
}
 800d3d8:	bd08      	pop	{r3, pc}
 800d3da:	bf00      	nop
 800d3dc:	080188f0 	.word	0x080188f0

0800d3e0 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d3e0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d3e4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d3e6:	f7fa fc31 	bl	8007c4c <HAL_PCD_EP_Close>
  switch (hal_status)
 800d3ea:	2803      	cmp	r0, #3
 800d3ec:	d802      	bhi.n	800d3f4 <USBD_LL_CloseEP+0x14>
 800d3ee:	4b02      	ldr	r3, [pc, #8]	; (800d3f8 <USBD_LL_CloseEP+0x18>)
 800d3f0:	5c18      	ldrb	r0, [r3, r0]
}
 800d3f2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d3f4:	2003      	movs	r0, #3
}
 800d3f6:	bd08      	pop	{r3, pc}
 800d3f8:	080188f0 	.word	0x080188f0

0800d3fc <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d3fc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d400:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d402:	f7fa fcb3 	bl	8007d6c <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800d406:	2803      	cmp	r0, #3
 800d408:	d802      	bhi.n	800d410 <USBD_LL_StallEP+0x14>
 800d40a:	4b02      	ldr	r3, [pc, #8]	; (800d414 <USBD_LL_StallEP+0x18>)
 800d40c:	5c18      	ldrb	r0, [r3, r0]
}
 800d40e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d410:	2003      	movs	r0, #3
}
 800d412:	bd08      	pop	{r3, pc}
 800d414:	080188f0 	.word	0x080188f0

0800d418 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d418:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d41c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d41e:	f7fa fce9 	bl	8007df4 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800d422:	2803      	cmp	r0, #3
 800d424:	d802      	bhi.n	800d42c <USBD_LL_ClearStallEP+0x14>
 800d426:	4b02      	ldr	r3, [pc, #8]	; (800d430 <USBD_LL_ClearStallEP+0x18>)
 800d428:	5c18      	ldrb	r0, [r3, r0]
}
 800d42a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d42c:	2003      	movs	r0, #3
}
 800d42e:	bd08      	pop	{r3, pc}
 800d430:	080188f0 	.word	0x080188f0

0800d434 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800d434:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d436:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800d43a:	d406      	bmi.n	800d44a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d43c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800d440:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d444:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800d448:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d44a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800d44e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800d452:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d456:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800d45a:	4770      	bx	lr

0800d45c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d45c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d460:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d462:	f7fa fb9f 	bl	8007ba4 <HAL_PCD_SetAddress>
  switch (hal_status)
 800d466:	2803      	cmp	r0, #3
 800d468:	d802      	bhi.n	800d470 <USBD_LL_SetUSBAddress+0x14>
 800d46a:	4b02      	ldr	r3, [pc, #8]	; (800d474 <USBD_LL_SetUSBAddress+0x18>)
 800d46c:	5c18      	ldrb	r0, [r3, r0]
}
 800d46e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d470:	2003      	movs	r0, #3
}
 800d472:	bd08      	pop	{r3, pc}
 800d474:	080188f0 	.word	0x080188f0

0800d478 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d478:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d47c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d47e:	f7fa fc4d 	bl	8007d1c <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800d482:	2803      	cmp	r0, #3
 800d484:	d802      	bhi.n	800d48c <USBD_LL_Transmit+0x14>
 800d486:	4b02      	ldr	r3, [pc, #8]	; (800d490 <USBD_LL_Transmit+0x18>)
 800d488:	5c18      	ldrb	r0, [r3, r0]
}
 800d48a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d48c:	2003      	movs	r0, #3
}
 800d48e:	bd08      	pop	{r3, pc}
 800d490:	080188f0 	.word	0x080188f0

0800d494 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d494:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800d498:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d49a:	f7fa fc0d 	bl	8007cb8 <HAL_PCD_EP_Receive>
  switch (hal_status)
 800d49e:	2803      	cmp	r0, #3
 800d4a0:	d802      	bhi.n	800d4a8 <USBD_LL_PrepareReceive+0x14>
 800d4a2:	4b02      	ldr	r3, [pc, #8]	; (800d4ac <USBD_LL_PrepareReceive+0x18>)
 800d4a4:	5c18      	ldrb	r0, [r3, r0]
}
 800d4a6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d4a8:	2003      	movs	r0, #3
}
 800d4aa:	bd08      	pop	{r3, pc}
 800d4ac:	080188f0 	.word	0x080188f0

0800d4b0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d4b0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800d4b4:	f7fa bc28 	b.w	8007d08 <HAL_PCD_EP_GetRxCount>

0800d4b8 <USBD_static_malloc>:
}
 800d4b8:	4800      	ldr	r0, [pc, #0]	; (800d4bc <USBD_static_malloc+0x4>)
 800d4ba:	4770      	bx	lr
 800d4bc:	2400f0d8 	.word	0x2400f0d8

0800d4c0 <USBD_static_free>:
}
 800d4c0:	4770      	bx	lr
 800d4c2:	bf00      	nop

0800d4c4 <arm_cfft_radix8by2_f32>:
 800d4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4c8:	4607      	mov	r7, r0
 800d4ca:	4608      	mov	r0, r1
 800d4cc:	ed2d 8b06 	vpush	{d8-d10}
 800d4d0:	f8b7 c000 	ldrh.w	ip, [r7]
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800d4da:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800d4de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800d4e2:	f000 80ac 	beq.w	800d63e <arm_cfft_radix8by2_f32+0x17a>
 800d4e6:	008c      	lsls	r4, r1, #2
 800d4e8:	f100 0310 	add.w	r3, r0, #16
 800d4ec:	3210      	adds	r2, #16
 800d4ee:	f108 0610 	add.w	r6, r8, #16
 800d4f2:	3410      	adds	r4, #16
 800d4f4:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800d4f8:	1905      	adds	r5, r0, r4
 800d4fa:	4444      	add	r4, r8
 800d4fc:	ed16 7a04 	vldr	s14, [r6, #-16]
 800d500:	3310      	adds	r3, #16
 800d502:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800d506:	3510      	adds	r5, #16
 800d508:	ed56 0a03 	vldr	s1, [r6, #-12]
 800d50c:	3210      	adds	r2, #16
 800d50e:	ee74 9a87 	vadd.f32	s19, s9, s14
 800d512:	ed56 7a02 	vldr	s15, [r6, #-8]
 800d516:	ed56 2a01 	vldr	s5, [r6, #-4]
 800d51a:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800d51e:	ed54 5a04 	vldr	s11, [r4, #-16]
 800d522:	3610      	adds	r6, #16
 800d524:	ed14 5a03 	vldr	s10, [r4, #-12]
 800d528:	3410      	adds	r4, #16
 800d52a:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800d52e:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800d532:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800d536:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800d53a:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800d53e:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800d542:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800d546:	ee33 8a83 	vadd.f32	s16, s7, s6
 800d54a:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800d54e:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800d552:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800d556:	ee34 0a06 	vadd.f32	s0, s8, s12
 800d55a:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800d55e:	ee77 aa20 	vadd.f32	s21, s14, s1
 800d562:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800d566:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800d56a:	ee72 9a22 	vadd.f32	s19, s4, s5
 800d56e:	ee71 8a05 	vadd.f32	s17, s2, s10
 800d572:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800d576:	ee37 7a60 	vsub.f32	s14, s14, s1
 800d57a:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800d57e:	ee35 5a41 	vsub.f32	s10, s10, s2
 800d582:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800d586:	ee36 6a44 	vsub.f32	s12, s12, s8
 800d58a:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800d58e:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800d592:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800d596:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800d59a:	ee72 7a62 	vsub.f32	s15, s4, s5
 800d59e:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800d5a2:	ee73 2a63 	vsub.f32	s5, s6, s7
 800d5a6:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800d5aa:	4563      	cmp	r3, ip
 800d5ac:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800d5b0:	ee24 3a84 	vmul.f32	s6, s9, s8
 800d5b4:	ee27 2a26 	vmul.f32	s4, s14, s13
 800d5b8:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800d5bc:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800d5c0:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d5c4:	ee65 5a84 	vmul.f32	s11, s11, s8
 800d5c8:	ee65 6a26 	vmul.f32	s13, s10, s13
 800d5cc:	ee25 5a04 	vmul.f32	s10, s10, s8
 800d5d0:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d5d4:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800d5d8:	ee33 4a02 	vadd.f32	s8, s6, s4
 800d5dc:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800d5e0:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800d5e4:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800d5e8:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800d5ec:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800d5f0:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800d5f4:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800d5f8:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800d5fc:	ee27 4a87 	vmul.f32	s8, s15, s14
 800d600:	ee61 5a87 	vmul.f32	s11, s3, s14
 800d604:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d608:	ee22 5a87 	vmul.f32	s10, s5, s14
 800d60c:	ee26 7a07 	vmul.f32	s14, s12, s14
 800d610:	ee26 6a26 	vmul.f32	s12, s12, s13
 800d614:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800d618:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d61c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d620:	ee35 6a46 	vsub.f32	s12, s10, s12
 800d624:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d628:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800d62c:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800d630:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800d634:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800d638:	f47f af60 	bne.w	800d4fc <arm_cfft_radix8by2_f32+0x38>
 800d63c:	687a      	ldr	r2, [r7, #4]
 800d63e:	b28c      	uxth	r4, r1
 800d640:	2302      	movs	r3, #2
 800d642:	4621      	mov	r1, r4
 800d644:	f000 fda6 	bl	800e194 <arm_radix8_butterfly_f32>
 800d648:	4621      	mov	r1, r4
 800d64a:	687a      	ldr	r2, [r7, #4]
 800d64c:	4640      	mov	r0, r8
 800d64e:	2302      	movs	r3, #2
 800d650:	ecbd 8b06 	vpop	{d8-d10}
 800d654:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d658:	f000 bd9c 	b.w	800e194 <arm_radix8_butterfly_f32>

0800d65c <arm_cfft_radix8by4_f32>:
 800d65c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d660:	ed2d 8b04 	vpush	{d8-d9}
 800d664:	8804      	ldrh	r4, [r0, #0]
 800d666:	b08d      	sub	sp, #52	; 0x34
 800d668:	6842      	ldr	r2, [r0, #4]
 800d66a:	460d      	mov	r5, r1
 800d66c:	0864      	lsrs	r4, r4, #1
 800d66e:	edd1 7a00 	vldr	s15, [r1]
 800d672:	edd1 5a01 	vldr	s11, [r1, #4]
 800d676:	00a3      	lsls	r3, r4, #2
 800d678:	18ce      	adds	r6, r1, r3
 800d67a:	18f7      	adds	r7, r6, r3
 800d67c:	ed96 7a00 	vldr	s14, [r6]
 800d680:	ed96 4a01 	vldr	s8, [r6, #4]
 800d684:	ed97 6a00 	vldr	s12, [r7]
 800d688:	edd7 4a01 	vldr	s9, [r7, #4]
 800d68c:	ee77 6a86 	vadd.f32	s13, s15, s12
 800d690:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d694:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800d698:	ee77 2a26 	vadd.f32	s5, s14, s13
 800d69c:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800d6a0:	ee74 3a27 	vadd.f32	s7, s8, s15
 800d6a4:	ee76 4a44 	vsub.f32	s9, s12, s8
 800d6a8:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800d6ac:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800d6b0:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800d6b4:	ee37 7a25 	vadd.f32	s14, s14, s11
 800d6b8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d6bc:	0860      	lsrs	r0, r4, #1
 800d6be:	f102 0408 	add.w	r4, r2, #8
 800d6c2:	9405      	str	r4, [sp, #20]
 800d6c4:	f102 0410 	add.w	r4, r2, #16
 800d6c8:	9009      	str	r0, [sp, #36]	; 0x24
 800d6ca:	f1a0 0902 	sub.w	r9, r0, #2
 800d6ce:	9403      	str	r4, [sp, #12]
 800d6d0:	18fc      	adds	r4, r7, r3
 800d6d2:	f102 0018 	add.w	r0, r2, #24
 800d6d6:	ed94 5a00 	vldr	s10, [r4]
 800d6da:	ed94 3a01 	vldr	s6, [r4, #4]
 800d6de:	ee72 2a85 	vadd.f32	s5, s5, s10
 800d6e2:	9004      	str	r0, [sp, #16]
 800d6e4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800d6e8:	4620      	mov	r0, r4
 800d6ea:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800d6ee:	9408      	str	r4, [sp, #32]
 800d6f0:	ee12 ca90 	vmov	ip, s5
 800d6f4:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800d6f8:	ee77 7a83 	vadd.f32	s15, s15, s6
 800d6fc:	f845 cb08 	str.w	ip, [r5], #8
 800d700:	ee13 ca90 	vmov	ip, s7
 800d704:	ed96 2a01 	vldr	s4, [r6, #4]
 800d708:	ee74 4a05 	vadd.f32	s9, s8, s10
 800d70c:	edd4 2a01 	vldr	s5, [r4, #4]
 800d710:	ee37 7a45 	vsub.f32	s14, s14, s10
 800d714:	ee36 6a02 	vadd.f32	s12, s12, s4
 800d718:	9500      	str	r5, [sp, #0]
 800d71a:	460d      	mov	r5, r1
 800d71c:	ee36 6a22 	vadd.f32	s12, s12, s5
 800d720:	ed81 6a01 	vstr	s12, [r1, #4]
 800d724:	4631      	mov	r1, r6
 800d726:	f841 cb08 	str.w	ip, [r1], #8
 800d72a:	ee16 ca90 	vmov	ip, s13
 800d72e:	9106      	str	r1, [sp, #24]
 800d730:	4639      	mov	r1, r7
 800d732:	edc6 4a01 	vstr	s9, [r6, #4]
 800d736:	f841 cb08 	str.w	ip, [r1], #8
 800d73a:	9102      	str	r1, [sp, #8]
 800d73c:	ee17 1a90 	vmov	r1, s15
 800d740:	edc7 5a01 	vstr	s11, [r7, #4]
 800d744:	f840 1b08 	str.w	r1, [r0], #8
 800d748:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800d74c:	9001      	str	r0, [sp, #4]
 800d74e:	ed84 7a01 	vstr	s14, [r4, #4]
 800d752:	9107      	str	r1, [sp, #28]
 800d754:	f000 8135 	beq.w	800d9c2 <arm_cfft_radix8by4_f32+0x366>
 800d758:	3b0c      	subs	r3, #12
 800d75a:	f102 0920 	add.w	r9, r2, #32
 800d75e:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800d762:	4622      	mov	r2, r4
 800d764:	468b      	mov	fp, r1
 800d766:	f105 0e10 	add.w	lr, r5, #16
 800d76a:	4423      	add	r3, r4
 800d76c:	f1a6 0c0c 	sub.w	ip, r6, #12
 800d770:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800d774:	f106 0010 	add.w	r0, r6, #16
 800d778:	f1a7 010c 	sub.w	r1, r7, #12
 800d77c:	f107 0510 	add.w	r5, r7, #16
 800d780:	3c0c      	subs	r4, #12
 800d782:	3210      	adds	r2, #16
 800d784:	ed15 7a02 	vldr	s14, [r5, #-8]
 800d788:	f1bb 0b01 	subs.w	fp, fp, #1
 800d78c:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800d790:	f1ac 0c08 	sub.w	ip, ip, #8
 800d794:	ed50 6a02 	vldr	s13, [r0, #-8]
 800d798:	f10e 0e08 	add.w	lr, lr, #8
 800d79c:	ee77 1a87 	vadd.f32	s3, s15, s14
 800d7a0:	ed52 4a02 	vldr	s9, [r2, #-8]
 800d7a4:	ed55 5a01 	vldr	s11, [r5, #-4]
 800d7a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7ac:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800d7b0:	f10a 0a08 	add.w	sl, sl, #8
 800d7b4:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800d7b8:	ed10 3a01 	vldr	s6, [r0, #-4]
 800d7bc:	ee37 4a25 	vadd.f32	s8, s14, s11
 800d7c0:	ed52 3a01 	vldr	s7, [r2, #-4]
 800d7c4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d7c8:	f100 0008 	add.w	r0, r0, #8
 800d7cc:	ee36 6a24 	vadd.f32	s12, s12, s9
 800d7d0:	f1a1 0108 	sub.w	r1, r1, #8
 800d7d4:	ee73 2a27 	vadd.f32	s5, s6, s15
 800d7d8:	f109 0910 	add.w	r9, r9, #16
 800d7dc:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800d7e0:	f105 0508 	add.w	r5, r5, #8
 800d7e4:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800d7e8:	ee37 5a66 	vsub.f32	s10, s14, s13
 800d7ec:	ed50 5a03 	vldr	s11, [r0, #-12]
 800d7f0:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800d7f4:	ed12 6a01 	vldr	s12, [r2, #-4]
 800d7f8:	ee36 7a87 	vadd.f32	s14, s13, s14
 800d7fc:	ee74 5a25 	vadd.f32	s11, s8, s11
 800d800:	f1a4 0408 	sub.w	r4, r4, #8
 800d804:	ee34 4a43 	vsub.f32	s8, s8, s6
 800d808:	f108 0818 	add.w	r8, r8, #24
 800d80c:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800d810:	f102 0208 	add.w	r2, r2, #8
 800d814:	ee75 5a86 	vadd.f32	s11, s11, s12
 800d818:	f1a3 0308 	sub.w	r3, r3, #8
 800d81c:	ee34 6a63 	vsub.f32	s12, s8, s7
 800d820:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800d824:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800d828:	ee35 5a24 	vadd.f32	s10, s10, s9
 800d82c:	ed94 4a04 	vldr	s8, [r4, #16]
 800d830:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800d834:	ed9c 3a04 	vldr	s6, [ip, #16]
 800d838:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d83c:	edd1 7a04 	vldr	s15, [r1, #16]
 800d840:	ee73 6a04 	vadd.f32	s13, s6, s8
 800d844:	ed93 8a04 	vldr	s16, [r3, #16]
 800d848:	edd4 5a03 	vldr	s11, [r4, #12]
 800d84c:	ee33 3a44 	vsub.f32	s6, s6, s8
 800d850:	ed9c 2a03 	vldr	s4, [ip, #12]
 800d854:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800d858:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800d85c:	ed91 1a03 	vldr	s2, [r1, #12]
 800d860:	ee32 4a25 	vadd.f32	s8, s4, s11
 800d864:	edd3 2a03 	vldr	s5, [r3, #12]
 800d868:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d86c:	ee70 0a88 	vadd.f32	s1, s1, s16
 800d870:	ee73 4a41 	vsub.f32	s9, s6, s2
 800d874:	ee32 2a65 	vsub.f32	s4, s4, s11
 800d878:	edcc 0a04 	vstr	s1, [ip, #16]
 800d87c:	ee74 0a41 	vsub.f32	s1, s8, s2
 800d880:	edd1 6a03 	vldr	s13, [r1, #12]
 800d884:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800d888:	ed93 9a03 	vldr	s18, [r3, #12]
 800d88c:	ee78 5a82 	vadd.f32	s11, s17, s4
 800d890:	ee34 4a26 	vadd.f32	s8, s8, s13
 800d894:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800d898:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800d89c:	ee34 4a09 	vadd.f32	s8, s8, s18
 800d8a0:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800d8a4:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800d8a8:	ed8c 4a03 	vstr	s8, [ip, #12]
 800d8ac:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800d8b0:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800d8b4:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800d8b8:	ee60 2a01 	vmul.f32	s5, s0, s2
 800d8bc:	ee64 6a81 	vmul.f32	s13, s9, s2
 800d8c0:	ee20 8a04 	vmul.f32	s16, s0, s8
 800d8c4:	ee64 4a84 	vmul.f32	s9, s9, s8
 800d8c8:	ee25 0a01 	vmul.f32	s0, s10, s2
 800d8cc:	ee25 5a04 	vmul.f32	s10, s10, s8
 800d8d0:	ee25 4a84 	vmul.f32	s8, s11, s8
 800d8d4:	ee65 5a81 	vmul.f32	s11, s11, s2
 800d8d8:	ee35 5a62 	vsub.f32	s10, s10, s5
 800d8dc:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800d8e0:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800d8e4:	ee38 1a00 	vadd.f32	s2, s16, s0
 800d8e8:	ed00 5a03 	vstr	s10, [r0, #-12]
 800d8ec:	ed00 1a04 	vstr	s2, [r0, #-16]
 800d8f0:	ed81 4a04 	vstr	s8, [r1, #16]
 800d8f4:	edc1 5a03 	vstr	s11, [r1, #12]
 800d8f8:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800d8fc:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800d900:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800d904:	ee66 2a25 	vmul.f32	s5, s12, s11
 800d908:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800d90c:	ee21 4a85 	vmul.f32	s8, s3, s10
 800d910:	ee60 7a85 	vmul.f32	s15, s1, s10
 800d914:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800d918:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d91c:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800d920:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800d924:	ee34 5a22 	vadd.f32	s10, s8, s5
 800d928:	ee36 6a61 	vsub.f32	s12, s12, s3
 800d92c:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800d930:	ed05 5a04 	vstr	s10, [r5, #-16]
 800d934:	ed05 6a03 	vstr	s12, [r5, #-12]
 800d938:	edc4 5a04 	vstr	s11, [r4, #16]
 800d93c:	edc4 6a03 	vstr	s13, [r4, #12]
 800d940:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800d944:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800d948:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800d94c:	ee67 5a27 	vmul.f32	s11, s14, s15
 800d950:	ee63 6a27 	vmul.f32	s13, s6, s15
 800d954:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800d958:	ee27 7a22 	vmul.f32	s14, s14, s5
 800d95c:	ee62 7a27 	vmul.f32	s15, s4, s15
 800d960:	ee23 3a22 	vmul.f32	s6, s6, s5
 800d964:	ee22 2a22 	vmul.f32	s4, s4, s5
 800d968:	ee36 6a25 	vadd.f32	s12, s12, s11
 800d96c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800d970:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800d974:	ee77 7a83 	vadd.f32	s15, s15, s6
 800d978:	ed02 6a04 	vstr	s12, [r2, #-16]
 800d97c:	ed02 7a03 	vstr	s14, [r2, #-12]
 800d980:	ed83 2a04 	vstr	s4, [r3, #16]
 800d984:	edc3 7a03 	vstr	s15, [r3, #12]
 800d988:	f47f aefc 	bne.w	800d784 <arm_cfft_radix8by4_f32+0x128>
 800d98c:	9907      	ldr	r1, [sp, #28]
 800d98e:	9803      	ldr	r0, [sp, #12]
 800d990:	00cb      	lsls	r3, r1, #3
 800d992:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800d996:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800d99a:	9103      	str	r1, [sp, #12]
 800d99c:	9900      	ldr	r1, [sp, #0]
 800d99e:	4419      	add	r1, r3
 800d9a0:	9100      	str	r1, [sp, #0]
 800d9a2:	9905      	ldr	r1, [sp, #20]
 800d9a4:	4419      	add	r1, r3
 800d9a6:	9105      	str	r1, [sp, #20]
 800d9a8:	9906      	ldr	r1, [sp, #24]
 800d9aa:	4419      	add	r1, r3
 800d9ac:	9106      	str	r1, [sp, #24]
 800d9ae:	9902      	ldr	r1, [sp, #8]
 800d9b0:	4419      	add	r1, r3
 800d9b2:	9102      	str	r1, [sp, #8]
 800d9b4:	9901      	ldr	r1, [sp, #4]
 800d9b6:	4419      	add	r1, r3
 800d9b8:	9b04      	ldr	r3, [sp, #16]
 800d9ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9be:	9101      	str	r1, [sp, #4]
 800d9c0:	9304      	str	r3, [sp, #16]
 800d9c2:	9b00      	ldr	r3, [sp, #0]
 800d9c4:	9902      	ldr	r1, [sp, #8]
 800d9c6:	ed93 7a00 	vldr	s14, [r3]
 800d9ca:	edd1 7a00 	vldr	s15, [r1]
 800d9ce:	9a06      	ldr	r2, [sp, #24]
 800d9d0:	ee37 6a27 	vadd.f32	s12, s14, s15
 800d9d4:	9d01      	ldr	r5, [sp, #4]
 800d9d6:	edd2 6a00 	vldr	s13, [r2]
 800d9da:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d9de:	9b02      	ldr	r3, [sp, #8]
 800d9e0:	ee76 3a86 	vadd.f32	s7, s13, s12
 800d9e4:	ed95 3a00 	vldr	s6, [r5]
 800d9e8:	ed93 5a01 	vldr	s10, [r3, #4]
 800d9ec:	ee36 6a66 	vsub.f32	s12, s12, s13
 800d9f0:	9b00      	ldr	r3, [sp, #0]
 800d9f2:	ee73 3a83 	vadd.f32	s7, s7, s6
 800d9f6:	edd5 2a01 	vldr	s5, [r5, #4]
 800d9fa:	ed93 4a01 	vldr	s8, [r3, #4]
 800d9fe:	ee36 6a43 	vsub.f32	s12, s12, s6
 800da02:	9b00      	ldr	r3, [sp, #0]
 800da04:	ee74 5a05 	vadd.f32	s11, s8, s10
 800da08:	edd2 7a01 	vldr	s15, [r2, #4]
 800da0c:	edc3 3a00 	vstr	s7, [r3]
 800da10:	ee34 4a45 	vsub.f32	s8, s8, s10
 800da14:	edd2 3a01 	vldr	s7, [r2, #4]
 800da18:	ee77 4a87 	vadd.f32	s9, s15, s14
 800da1c:	ed95 2a01 	vldr	s4, [r5, #4]
 800da20:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800da24:	9d05      	ldr	r5, [sp, #20]
 800da26:	ee34 5a66 	vsub.f32	s10, s8, s13
 800da2a:	9b00      	ldr	r3, [sp, #0]
 800da2c:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800da30:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800da34:	ee73 3a82 	vadd.f32	s7, s7, s4
 800da38:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800da3a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800da3e:	4621      	mov	r1, r4
 800da40:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800da44:	edc3 3a01 	vstr	s7, [r3, #4]
 800da48:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da4c:	edd5 3a00 	vldr	s7, [r5]
 800da50:	ee76 6a84 	vadd.f32	s13, s13, s8
 800da54:	ed95 7a01 	vldr	s14, [r5, #4]
 800da58:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800da5c:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800da60:	2304      	movs	r3, #4
 800da62:	ee64 4a87 	vmul.f32	s9, s9, s14
 800da66:	ee25 7a07 	vmul.f32	s14, s10, s14
 800da6a:	ee25 5a23 	vmul.f32	s10, s10, s7
 800da6e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800da72:	ee34 7a07 	vadd.f32	s14, s8, s14
 800da76:	ee35 5a64 	vsub.f32	s10, s10, s9
 800da7a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800da7e:	ed82 7a00 	vstr	s14, [r2]
 800da82:	ed82 5a01 	vstr	s10, [r2, #4]
 800da86:	9a03      	ldr	r2, [sp, #12]
 800da88:	edd2 4a01 	vldr	s9, [r2, #4]
 800da8c:	ed92 7a00 	vldr	s14, [r2]
 800da90:	9a02      	ldr	r2, [sp, #8]
 800da92:	ee26 5a07 	vmul.f32	s10, s12, s14
 800da96:	ee26 6a24 	vmul.f32	s12, s12, s9
 800da9a:	ee25 7a87 	vmul.f32	s14, s11, s14
 800da9e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800daa2:	ee37 6a46 	vsub.f32	s12, s14, s12
 800daa6:	ee75 5a25 	vadd.f32	s11, s10, s11
 800daaa:	edc2 5a00 	vstr	s11, [r2]
 800daae:	ed82 6a01 	vstr	s12, [r2, #4]
 800dab2:	9a04      	ldr	r2, [sp, #16]
 800dab4:	9d01      	ldr	r5, [sp, #4]
 800dab6:	edd2 5a01 	vldr	s11, [r2, #4]
 800daba:	ed92 7a00 	vldr	s14, [r2]
 800dabe:	ee27 6a87 	vmul.f32	s12, s15, s14
 800dac2:	ee26 7a87 	vmul.f32	s14, s13, s14
 800dac6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800daca:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800dace:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dad2:	ee76 6a26 	vadd.f32	s13, s12, s13
 800dad6:	edc5 7a01 	vstr	s15, [r5, #4]
 800dada:	edc5 6a00 	vstr	s13, [r5]
 800dade:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800dae0:	686a      	ldr	r2, [r5, #4]
 800dae2:	f000 fb57 	bl	800e194 <arm_radix8_butterfly_f32>
 800dae6:	4630      	mov	r0, r6
 800dae8:	4621      	mov	r1, r4
 800daea:	686a      	ldr	r2, [r5, #4]
 800daec:	2304      	movs	r3, #4
 800daee:	f000 fb51 	bl	800e194 <arm_radix8_butterfly_f32>
 800daf2:	4638      	mov	r0, r7
 800daf4:	4621      	mov	r1, r4
 800daf6:	686a      	ldr	r2, [r5, #4]
 800daf8:	2304      	movs	r3, #4
 800dafa:	f000 fb4b 	bl	800e194 <arm_radix8_butterfly_f32>
 800dafe:	4621      	mov	r1, r4
 800db00:	686a      	ldr	r2, [r5, #4]
 800db02:	2304      	movs	r3, #4
 800db04:	9808      	ldr	r0, [sp, #32]
 800db06:	b00d      	add	sp, #52	; 0x34
 800db08:	ecbd 8b04 	vpop	{d8-d9}
 800db0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db10:	f000 bb40 	b.w	800e194 <arm_radix8_butterfly_f32>

0800db14 <arm_cfft_f32>:
 800db14:	2a01      	cmp	r2, #1
 800db16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db1a:	4606      	mov	r6, r0
 800db1c:	4617      	mov	r7, r2
 800db1e:	460c      	mov	r4, r1
 800db20:	4698      	mov	r8, r3
 800db22:	8805      	ldrh	r5, [r0, #0]
 800db24:	d055      	beq.n	800dbd2 <arm_cfft_f32+0xbe>
 800db26:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800db2a:	d061      	beq.n	800dbf0 <arm_cfft_f32+0xdc>
 800db2c:	d916      	bls.n	800db5c <arm_cfft_f32+0x48>
 800db2e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800db32:	d01a      	beq.n	800db6a <arm_cfft_f32+0x56>
 800db34:	d946      	bls.n	800dbc4 <arm_cfft_f32+0xb0>
 800db36:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800db3a:	d059      	beq.n	800dbf0 <arm_cfft_f32+0xdc>
 800db3c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800db40:	d105      	bne.n	800db4e <arm_cfft_f32+0x3a>
 800db42:	2301      	movs	r3, #1
 800db44:	6872      	ldr	r2, [r6, #4]
 800db46:	4629      	mov	r1, r5
 800db48:	4620      	mov	r0, r4
 800db4a:	f000 fb23 	bl	800e194 <arm_radix8_butterfly_f32>
 800db4e:	f1b8 0f00 	cmp.w	r8, #0
 800db52:	d111      	bne.n	800db78 <arm_cfft_f32+0x64>
 800db54:	2f01      	cmp	r7, #1
 800db56:	d016      	beq.n	800db86 <arm_cfft_f32+0x72>
 800db58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db5c:	2d20      	cmp	r5, #32
 800db5e:	d047      	beq.n	800dbf0 <arm_cfft_f32+0xdc>
 800db60:	d934      	bls.n	800dbcc <arm_cfft_f32+0xb8>
 800db62:	2d40      	cmp	r5, #64	; 0x40
 800db64:	d0ed      	beq.n	800db42 <arm_cfft_f32+0x2e>
 800db66:	2d80      	cmp	r5, #128	; 0x80
 800db68:	d1f1      	bne.n	800db4e <arm_cfft_f32+0x3a>
 800db6a:	4621      	mov	r1, r4
 800db6c:	4630      	mov	r0, r6
 800db6e:	f7ff fca9 	bl	800d4c4 <arm_cfft_radix8by2_f32>
 800db72:	f1b8 0f00 	cmp.w	r8, #0
 800db76:	d0ed      	beq.n	800db54 <arm_cfft_f32+0x40>
 800db78:	68b2      	ldr	r2, [r6, #8]
 800db7a:	4620      	mov	r0, r4
 800db7c:	89b1      	ldrh	r1, [r6, #12]
 800db7e:	f000 f83f 	bl	800dc00 <arm_bitreversal_32>
 800db82:	2f01      	cmp	r7, #1
 800db84:	d1e8      	bne.n	800db58 <arm_cfft_f32+0x44>
 800db86:	ee07 5a90 	vmov	s15, r5
 800db8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800db8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db92:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800db96:	2d00      	cmp	r5, #0
 800db98:	d0de      	beq.n	800db58 <arm_cfft_f32+0x44>
 800db9a:	f104 0108 	add.w	r1, r4, #8
 800db9e:	2300      	movs	r3, #0
 800dba0:	ed11 7a02 	vldr	s14, [r1, #-8]
 800dba4:	3301      	adds	r3, #1
 800dba6:	ed51 7a01 	vldr	s15, [r1, #-4]
 800dbaa:	3108      	adds	r1, #8
 800dbac:	429d      	cmp	r5, r3
 800dbae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dbb2:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800dbb6:	ed01 7a04 	vstr	s14, [r1, #-16]
 800dbba:	ed41 7a03 	vstr	s15, [r1, #-12]
 800dbbe:	d1ef      	bne.n	800dba0 <arm_cfft_f32+0x8c>
 800dbc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbc4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800dbc8:	d0bb      	beq.n	800db42 <arm_cfft_f32+0x2e>
 800dbca:	e7c0      	b.n	800db4e <arm_cfft_f32+0x3a>
 800dbcc:	2d10      	cmp	r5, #16
 800dbce:	d0cc      	beq.n	800db6a <arm_cfft_f32+0x56>
 800dbd0:	e7bd      	b.n	800db4e <arm_cfft_f32+0x3a>
 800dbd2:	b195      	cbz	r5, 800dbfa <arm_cfft_f32+0xe6>
 800dbd4:	f101 030c 	add.w	r3, r1, #12
 800dbd8:	2200      	movs	r2, #0
 800dbda:	ed53 7a02 	vldr	s15, [r3, #-8]
 800dbde:	3201      	adds	r2, #1
 800dbe0:	3308      	adds	r3, #8
 800dbe2:	eef1 7a67 	vneg.f32	s15, s15
 800dbe6:	4295      	cmp	r5, r2
 800dbe8:	ed43 7a04 	vstr	s15, [r3, #-16]
 800dbec:	d1f5      	bne.n	800dbda <arm_cfft_f32+0xc6>
 800dbee:	e79a      	b.n	800db26 <arm_cfft_f32+0x12>
 800dbf0:	4621      	mov	r1, r4
 800dbf2:	4630      	mov	r0, r6
 800dbf4:	f7ff fd32 	bl	800d65c <arm_cfft_radix8by4_f32>
 800dbf8:	e7a9      	b.n	800db4e <arm_cfft_f32+0x3a>
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d0ac      	beq.n	800db58 <arm_cfft_f32+0x44>
 800dbfe:	e7bb      	b.n	800db78 <arm_cfft_f32+0x64>

0800dc00 <arm_bitreversal_32>:
 800dc00:	b321      	cbz	r1, 800dc4c <arm_bitreversal_32+0x4c>
 800dc02:	f102 0c02 	add.w	ip, r2, #2
 800dc06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc0a:	4690      	mov	r8, r2
 800dc0c:	2500      	movs	r5, #0
 800dc0e:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800dc12:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800dc16:	3502      	adds	r5, #2
 800dc18:	08a4      	lsrs	r4, r4, #2
 800dc1a:	089b      	lsrs	r3, r3, #2
 800dc1c:	428d      	cmp	r5, r1
 800dc1e:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800dc22:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800dc26:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800dc2a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800dc2e:	f107 0704 	add.w	r7, r7, #4
 800dc32:	f106 0604 	add.w	r6, r6, #4
 800dc36:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800dc3a:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800dc3e:	59c4      	ldr	r4, [r0, r7]
 800dc40:	5983      	ldr	r3, [r0, r6]
 800dc42:	51c3      	str	r3, [r0, r7]
 800dc44:	5184      	str	r4, [r0, r6]
 800dc46:	d3e2      	bcc.n	800dc0e <arm_bitreversal_32+0xe>
 800dc48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc4c:	4770      	bx	lr
 800dc4e:	bf00      	nop

0800dc50 <arm_fir_decimate_init_f32>:
 800dc50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc54:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 800dc58:	fbbc f4f2 	udiv	r4, ip, r2
 800dc5c:	fb02 c414 	mls	r4, r2, r4, ip
 800dc60:	b99c      	cbnz	r4, 800dc8a <arm_fir_decimate_init_f32+0x3a>
 800dc62:	460f      	mov	r7, r1
 800dc64:	4616      	mov	r6, r2
 800dc66:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800dc6a:	4605      	mov	r5, r0
 800dc6c:	443a      	add	r2, r7
 800dc6e:	8069      	strh	r1, [r5, #2]
 800dc70:	6043      	str	r3, [r0, #4]
 800dc72:	4621      	mov	r1, r4
 800dc74:	4462      	add	r2, ip
 800dc76:	4640      	mov	r0, r8
 800dc78:	0092      	lsls	r2, r2, #2
 800dc7a:	f000 fd85 	bl	800e788 <memset>
 800dc7e:	4620      	mov	r0, r4
 800dc80:	f8c5 8008 	str.w	r8, [r5, #8]
 800dc84:	702e      	strb	r6, [r5, #0]
 800dc86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc8a:	f06f 0001 	mvn.w	r0, #1
 800dc8e:	e7fa      	b.n	800dc86 <arm_fir_decimate_init_f32+0x36>

0800dc90 <arm_fir_decimate_f32>:
 800dc90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc94:	4605      	mov	r5, r0
 800dc96:	b08d      	sub	sp, #52	; 0x34
 800dc98:	4694      	mov	ip, r2
 800dc9a:	782c      	ldrb	r4, [r5, #0]
 800dc9c:	886f      	ldrh	r7, [r5, #2]
 800dc9e:	9001      	str	r0, [sp, #4]
 800dca0:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800dca4:	68ae      	ldr	r6, [r5, #8]
 800dca6:	4438      	add	r0, r7
 800dca8:	686d      	ldr	r5, [r5, #4]
 800dcaa:	9207      	str	r2, [sp, #28]
 800dcac:	970a      	str	r7, [sp, #40]	; 0x28
 800dcae:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 800dcb2:	9508      	str	r5, [sp, #32]
 800dcb4:	fbb3 f3f4 	udiv	r3, r3, r4
 800dcb8:	930b      	str	r3, [sp, #44]	; 0x2c
 800dcba:	089b      	lsrs	r3, r3, #2
 800dcbc:	9309      	str	r3, [sp, #36]	; 0x24
 800dcbe:	f000 80ef 	beq.w	800dea0 <arm_fir_decimate_f32+0x210>
 800dcc2:	08ba      	lsrs	r2, r7, #2
 800dcc4:	462b      	mov	r3, r5
 800dcc6:	3510      	adds	r5, #16
 800dcc8:	f007 0703 	and.w	r7, r7, #3
 800dccc:	9205      	str	r2, [sp, #20]
 800dcce:	0112      	lsls	r2, r2, #4
 800dcd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dcd2:	f10c 0910 	add.w	r9, ip, #16
 800dcd6:	4413      	add	r3, r2
 800dcd8:	9100      	str	r1, [sp, #0]
 800dcda:	eb05 0e02 	add.w	lr, r5, r2
 800dcde:	4611      	mov	r1, r2
 800dce0:	9503      	str	r5, [sp, #12]
 800dce2:	9704      	str	r7, [sp, #16]
 800dce4:	9002      	str	r0, [sp, #8]
 800dce6:	9306      	str	r3, [sp, #24]
 800dce8:	00a4      	lsls	r4, r4, #2
 800dcea:	4658      	mov	r0, fp
 800dcec:	9a00      	ldr	r2, [sp, #0]
 800dcee:	4623      	mov	r3, r4
 800dcf0:	f852 5b04 	ldr.w	r5, [r2], #4
 800dcf4:	3b01      	subs	r3, #1
 800dcf6:	f840 5b04 	str.w	r5, [r0], #4
 800dcfa:	d1f9      	bne.n	800dcf0 <arm_fir_decimate_f32+0x60>
 800dcfc:	9b01      	ldr	r3, [sp, #4]
 800dcfe:	00a4      	lsls	r4, r4, #2
 800dd00:	eddf 0abe 	vldr	s1, [pc, #760]	; 800dffc <arm_fir_decimate_f32+0x36c>
 800dd04:	f893 8000 	ldrb.w	r8, [r3]
 800dd08:	44a3      	add	fp, r4
 800dd0a:	9b00      	ldr	r3, [sp, #0]
 800dd0c:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800dd10:	4423      	add	r3, r4
 800dd12:	eb06 0708 	add.w	r7, r6, r8
 800dd16:	9300      	str	r3, [sp, #0]
 800dd18:	eb07 0c08 	add.w	ip, r7, r8
 800dd1c:	9b05      	ldr	r3, [sp, #20]
 800dd1e:	eb0c 0a08 	add.w	sl, ip, r8
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	f000 815c 	beq.w	800dfe0 <arm_fir_decimate_f32+0x350>
 800dd28:	eef0 4a60 	vmov.f32	s9, s1
 800dd2c:	9b03      	ldr	r3, [sp, #12]
 800dd2e:	eef0 7a60 	vmov.f32	s15, s1
 800dd32:	f106 0510 	add.w	r5, r6, #16
 800dd36:	eeb0 7a60 	vmov.f32	s14, s1
 800dd3a:	f107 0410 	add.w	r4, r7, #16
 800dd3e:	f10c 0010 	add.w	r0, ip, #16
 800dd42:	f10a 0210 	add.w	r2, sl, #16
 800dd46:	ed53 5a04 	vldr	s11, [r3, #-16]
 800dd4a:	3310      	adds	r3, #16
 800dd4c:	ed12 5a04 	vldr	s10, [r2, #-16]
 800dd50:	3510      	adds	r5, #16
 800dd52:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800dd56:	3410      	adds	r4, #16
 800dd58:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 800dd5c:	3010      	adds	r0, #16
 800dd5e:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800dd62:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800dd66:	ee25 1a81 	vmul.f32	s2, s11, s2
 800dd6a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800dd6e:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800dd72:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 800dd76:	ee65 5a85 	vmul.f32	s11, s11, s10
 800dd7a:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 800dd7e:	ed12 5a03 	vldr	s10, [r2, #-12]
 800dd82:	ee36 7a87 	vadd.f32	s14, s13, s14
 800dd86:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800dd8a:	ee73 1aa4 	vadd.f32	s3, s7, s9
 800dd8e:	ee26 2a02 	vmul.f32	s4, s12, s4
 800dd92:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800dd96:	ee31 1a27 	vadd.f32	s2, s2, s15
 800dd9a:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800dd9e:	ee66 7a22 	vmul.f32	s15, s12, s5
 800dda2:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800dda6:	ee26 3a03 	vmul.f32	s6, s12, s6
 800ddaa:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 800ddae:	ee75 5aa0 	vadd.f32	s11, s11, s1
 800ddb2:	ed52 0a02 	vldr	s1, [r2, #-8]
 800ddb6:	ee26 6a05 	vmul.f32	s12, s12, s10
 800ddba:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800ddbe:	ee72 2a07 	vadd.f32	s5, s4, s14
 800ddc2:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 800ddc6:	ee77 7a81 	vadd.f32	s15, s15, s2
 800ddca:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 800ddce:	ee33 3a21 	vadd.f32	s6, s6, s3
 800ddd2:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 800ddd6:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800ddda:	ed52 1a01 	vldr	s3, [r2, #-4]
 800ddde:	ee26 4a84 	vmul.f32	s8, s13, s8
 800dde2:	459e      	cmp	lr, r3
 800dde4:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800dde8:	f102 0210 	add.w	r2, r2, #16
 800ddec:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800ddf0:	ee36 6a25 	vadd.f32	s12, s12, s11
 800ddf4:	ee25 7a07 	vmul.f32	s14, s10, s14
 800ddf8:	ee34 4a27 	vadd.f32	s8, s8, s15
 800ddfc:	ee74 4a83 	vadd.f32	s9, s9, s6
 800de00:	ee65 7a01 	vmul.f32	s15, s10, s2
 800de04:	ee25 3a02 	vmul.f32	s6, s10, s4
 800de08:	ee73 3aa2 	vadd.f32	s7, s7, s5
 800de0c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800de10:	ee25 5a21 	vmul.f32	s10, s10, s3
 800de14:	ee37 7a23 	vadd.f32	s14, s14, s7
 800de18:	ee77 7a84 	vadd.f32	s15, s15, s8
 800de1c:	ee73 4a24 	vadd.f32	s9, s6, s9
 800de20:	ee75 0a26 	vadd.f32	s1, s10, s13
 800de24:	d18f      	bne.n	800dd46 <arm_fir_decimate_f32+0xb6>
 800de26:	440e      	add	r6, r1
 800de28:	440f      	add	r7, r1
 800de2a:	448c      	add	ip, r1
 800de2c:	eb0a 0001 	add.w	r0, sl, r1
 800de30:	9a06      	ldr	r2, [sp, #24]
 800de32:	9b04      	ldr	r3, [sp, #16]
 800de34:	b1db      	cbz	r3, 800de6e <arm_fir_decimate_f32+0x1de>
 800de36:	ecb2 5a01 	vldmia	r2!, {s10}
 800de3a:	3b01      	subs	r3, #1
 800de3c:	ecf6 2a01 	vldmia	r6!, {s5}
 800de40:	ecf7 3a01 	vldmia	r7!, {s7}
 800de44:	ecbc 4a01 	vldmia	ip!, {s8}
 800de48:	ee65 2a22 	vmul.f32	s5, s10, s5
 800de4c:	ecf0 6a01 	vldmia	r0!, {s13}
 800de50:	ee65 3a23 	vmul.f32	s7, s10, s7
 800de54:	ee25 4a04 	vmul.f32	s8, s10, s8
 800de58:	ee25 5a26 	vmul.f32	s10, s10, s13
 800de5c:	ee37 7a22 	vadd.f32	s14, s14, s5
 800de60:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800de64:	ee74 4a84 	vadd.f32	s9, s9, s8
 800de68:	ee70 0a85 	vadd.f32	s1, s1, s10
 800de6c:	d1e3      	bne.n	800de36 <arm_fir_decimate_f32+0x1a6>
 800de6e:	9b02      	ldr	r3, [sp, #8]
 800de70:	eb0a 0608 	add.w	r6, sl, r8
 800de74:	ed09 7a04 	vstr	s14, [r9, #-16]
 800de78:	f109 0910 	add.w	r9, r9, #16
 800de7c:	3b01      	subs	r3, #1
 800de7e:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 800de82:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 800de86:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 800de8a:	9302      	str	r3, [sp, #8]
 800de8c:	d002      	beq.n	800de94 <arm_fir_decimate_f32+0x204>
 800de8e:	9b01      	ldr	r3, [sp, #4]
 800de90:	781c      	ldrb	r4, [r3, #0]
 800de92:	e729      	b.n	800dce8 <arm_fir_decimate_f32+0x58>
 800de94:	9b07      	ldr	r3, [sp, #28]
 800de96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de98:	9900      	ldr	r1, [sp, #0]
 800de9a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800de9e:	9307      	str	r3, [sp, #28]
 800dea0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dea2:	f013 0803 	ands.w	r8, r3, #3
 800dea6:	d067      	beq.n	800df78 <arm_fir_decimate_f32+0x2e8>
 800dea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800deaa:	9808      	ldr	r0, [sp, #32]
 800deac:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800deb0:	9d07      	ldr	r5, [sp, #28]
 800deb2:	4602      	mov	r2, r0
 800deb4:	f003 0703 	and.w	r7, r3, #3
 800deb8:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 800debc:	f8cd e000 	str.w	lr, [sp]
 800dec0:	3210      	adds	r2, #16
 800dec2:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 800dec6:	eb00 090c 	add.w	r9, r0, ip
 800deca:	f8dd e004 	ldr.w	lr, [sp, #4]
 800dece:	eb02 040c 	add.w	r4, r2, ip
 800ded2:	46aa      	mov	sl, r5
 800ded4:	9203      	str	r2, [sp, #12]
 800ded6:	f89e 5000 	ldrb.w	r5, [lr]
 800deda:	4658      	mov	r0, fp
 800dedc:	460a      	mov	r2, r1
 800dede:	462b      	mov	r3, r5
 800dee0:	ecf2 7a01 	vldmia	r2!, {s15}
 800dee4:	3b01      	subs	r3, #1
 800dee6:	ece0 7a01 	vstmia	r0!, {s15}
 800deea:	d1f9      	bne.n	800dee0 <arm_fir_decimate_f32+0x250>
 800deec:	00ad      	lsls	r5, r5, #2
 800deee:	9b00      	ldr	r3, [sp, #0]
 800def0:	4429      	add	r1, r5
 800def2:	44ab      	add	fp, r5
 800def4:	2b00      	cmp	r3, #0
 800def6:	d07c      	beq.n	800dff2 <arm_fir_decimate_f32+0x362>
 800def8:	9b03      	ldr	r3, [sp, #12]
 800defa:	f106 0210 	add.w	r2, r6, #16
 800defe:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800dffc <arm_fir_decimate_f32+0x36c>
 800df02:	ed13 7a04 	vldr	s14, [r3, #-16]
 800df06:	3310      	adds	r3, #16
 800df08:	ed52 6a04 	vldr	s13, [r2, #-16]
 800df0c:	3210      	adds	r2, #16
 800df0e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800df12:	ee27 7a26 	vmul.f32	s14, s14, s13
 800df16:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 800df1a:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800df1e:	ee26 6a25 	vmul.f32	s12, s12, s11
 800df22:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 800df26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df2a:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 800df2e:	ee26 7a85 	vmul.f32	s14, s13, s10
 800df32:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 800df36:	429c      	cmp	r4, r3
 800df38:	ee76 7a27 	vadd.f32	s15, s12, s15
 800df3c:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800df40:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df48:	d1db      	bne.n	800df02 <arm_fir_decimate_f32+0x272>
 800df4a:	eb06 000c 	add.w	r0, r6, ip
 800df4e:	464a      	mov	r2, r9
 800df50:	b157      	cbz	r7, 800df68 <arm_fir_decimate_f32+0x2d8>
 800df52:	463b      	mov	r3, r7
 800df54:	ecb2 7a01 	vldmia	r2!, {s14}
 800df58:	3b01      	subs	r3, #1
 800df5a:	ecf0 6a01 	vldmia	r0!, {s13}
 800df5e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800df62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800df66:	d1f5      	bne.n	800df54 <arm_fir_decimate_f32+0x2c4>
 800df68:	f89e 3000 	ldrb.w	r3, [lr]
 800df6c:	ecea 7a01 	vstmia	sl!, {s15}
 800df70:	45c2      	cmp	sl, r8
 800df72:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800df76:	d1ae      	bne.n	800ded6 <arm_fir_decimate_f32+0x246>
 800df78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df7a:	1e5c      	subs	r4, r3, #1
 800df7c:	9b01      	ldr	r3, [sp, #4]
 800df7e:	08a5      	lsrs	r5, r4, #2
 800df80:	689f      	ldr	r7, [r3, #8]
 800df82:	d01d      	beq.n	800dfc0 <arm_fir_decimate_f32+0x330>
 800df84:	f106 0210 	add.w	r2, r6, #16
 800df88:	f107 0310 	add.w	r3, r7, #16
 800df8c:	4629      	mov	r1, r5
 800df8e:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800df92:	3901      	subs	r1, #1
 800df94:	f102 0210 	add.w	r2, r2, #16
 800df98:	f103 0310 	add.w	r3, r3, #16
 800df9c:	f843 0c20 	str.w	r0, [r3, #-32]
 800dfa0:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800dfa4:	f843 0c1c 	str.w	r0, [r3, #-28]
 800dfa8:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800dfac:	f843 0c18 	str.w	r0, [r3, #-24]
 800dfb0:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800dfb4:	f843 0c14 	str.w	r0, [r3, #-20]
 800dfb8:	d1e9      	bne.n	800df8e <arm_fir_decimate_f32+0x2fe>
 800dfba:	012d      	lsls	r5, r5, #4
 800dfbc:	442e      	add	r6, r5
 800dfbe:	442f      	add	r7, r5
 800dfc0:	f014 0403 	ands.w	r4, r4, #3
 800dfc4:	d009      	beq.n	800dfda <arm_fir_decimate_f32+0x34a>
 800dfc6:	6833      	ldr	r3, [r6, #0]
 800dfc8:	3c01      	subs	r4, #1
 800dfca:	603b      	str	r3, [r7, #0]
 800dfcc:	d005      	beq.n	800dfda <arm_fir_decimate_f32+0x34a>
 800dfce:	6873      	ldr	r3, [r6, #4]
 800dfd0:	2c01      	cmp	r4, #1
 800dfd2:	607b      	str	r3, [r7, #4]
 800dfd4:	d001      	beq.n	800dfda <arm_fir_decimate_f32+0x34a>
 800dfd6:	68b3      	ldr	r3, [r6, #8]
 800dfd8:	60bb      	str	r3, [r7, #8]
 800dfda:	b00d      	add	sp, #52	; 0x34
 800dfdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfe0:	4650      	mov	r0, sl
 800dfe2:	9a08      	ldr	r2, [sp, #32]
 800dfe4:	eef0 4a60 	vmov.f32	s9, s1
 800dfe8:	eef0 7a60 	vmov.f32	s15, s1
 800dfec:	eeb0 7a60 	vmov.f32	s14, s1
 800dff0:	e71f      	b.n	800de32 <arm_fir_decimate_f32+0x1a2>
 800dff2:	9a08      	ldr	r2, [sp, #32]
 800dff4:	4630      	mov	r0, r6
 800dff6:	eddf 7a01 	vldr	s15, [pc, #4]	; 800dffc <arm_fir_decimate_f32+0x36c>
 800dffa:	e7a9      	b.n	800df50 <arm_fir_decimate_f32+0x2c0>
 800dffc:	00000000 	.word	0x00000000

0800e000 <arm_cmplx_mult_cmplx_f32>:
 800e000:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800e004:	b4f0      	push	{r4, r5, r6, r7}
 800e006:	d073      	beq.n	800e0f0 <arm_cmplx_mult_cmplx_f32+0xf0>
 800e008:	f100 0620 	add.w	r6, r0, #32
 800e00c:	f101 0520 	add.w	r5, r1, #32
 800e010:	f102 0420 	add.w	r4, r2, #32
 800e014:	4667      	mov	r7, ip
 800e016:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 800e01a:	3f01      	subs	r7, #1
 800e01c:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 800e020:	f105 0520 	add.w	r5, r5, #32
 800e024:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 800e028:	f106 0620 	add.w	r6, r6, #32
 800e02c:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 800e030:	f104 0420 	add.w	r4, r4, #32
 800e034:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e038:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e03c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e040:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e044:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e048:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e04c:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 800e050:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 800e054:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 800e058:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 800e05c:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 800e060:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 800e064:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e068:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e06c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e070:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e074:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e078:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e07c:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800e080:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 800e084:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 800e088:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 800e08c:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 800e090:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 800e094:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e098:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e09c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e0a0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e0a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e0a8:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e0ac:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 800e0b0:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 800e0b4:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800e0b8:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 800e0bc:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 800e0c0:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 800e0c4:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e0c8:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e0cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e0d0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e0d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e0d8:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e0dc:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800e0e0:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 800e0e4:	d197      	bne.n	800e016 <arm_cmplx_mult_cmplx_f32+0x16>
 800e0e6:	ea4f 144c 	mov.w	r4, ip, lsl #5
 800e0ea:	4420      	add	r0, r4
 800e0ec:	4421      	add	r1, r4
 800e0ee:	4422      	add	r2, r4
 800e0f0:	f013 0303 	ands.w	r3, r3, #3
 800e0f4:	d04b      	beq.n	800e18e <arm_cmplx_mult_cmplx_f32+0x18e>
 800e0f6:	edd0 5a00 	vldr	s11, [r0]
 800e0fa:	3b01      	subs	r3, #1
 800e0fc:	edd1 7a00 	vldr	s15, [r1]
 800e100:	edd0 6a01 	vldr	s13, [r0, #4]
 800e104:	ed91 7a01 	vldr	s14, [r1, #4]
 800e108:	ee27 6aa5 	vmul.f32	s12, s15, s11
 800e10c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e110:	ee67 6a26 	vmul.f32	s13, s14, s13
 800e114:	ee27 7a25 	vmul.f32	s14, s14, s11
 800e118:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e11c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e120:	edc2 6a00 	vstr	s13, [r2]
 800e124:	edc2 7a01 	vstr	s15, [r2, #4]
 800e128:	d031      	beq.n	800e18e <arm_cmplx_mult_cmplx_f32+0x18e>
 800e12a:	edd0 7a02 	vldr	s15, [r0, #8]
 800e12e:	2b01      	cmp	r3, #1
 800e130:	ed91 7a02 	vldr	s14, [r1, #8]
 800e134:	edd0 6a03 	vldr	s13, [r0, #12]
 800e138:	edd1 5a03 	vldr	s11, [r1, #12]
 800e13c:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e140:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e144:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e148:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e14c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e150:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e154:	edc2 7a03 	vstr	s15, [r2, #12]
 800e158:	edc2 6a02 	vstr	s13, [r2, #8]
 800e15c:	d017      	beq.n	800e18e <arm_cmplx_mult_cmplx_f32+0x18e>
 800e15e:	edd0 7a04 	vldr	s15, [r0, #16]
 800e162:	ed91 7a04 	vldr	s14, [r1, #16]
 800e166:	edd0 6a05 	vldr	s13, [r0, #20]
 800e16a:	edd1 5a05 	vldr	s11, [r1, #20]
 800e16e:	ee27 6a87 	vmul.f32	s12, s15, s14
 800e172:	ee26 7a87 	vmul.f32	s14, s13, s14
 800e176:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e17a:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800e17e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e182:	ee76 6a66 	vsub.f32	s13, s12, s13
 800e186:	edc2 7a05 	vstr	s15, [r2, #20]
 800e18a:	edc2 6a04 	vstr	s13, [r2, #16]
 800e18e:	bcf0      	pop	{r4, r5, r6, r7}
 800e190:	4770      	bx	lr
 800e192:	bf00      	nop

0800e194 <arm_radix8_butterfly_f32>:
 800e194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e198:	ed2d 8b10 	vpush	{d8-d15}
 800e19c:	b095      	sub	sp, #84	; 0x54
 800e19e:	468a      	mov	sl, r1
 800e1a0:	468b      	mov	fp, r1
 800e1a2:	eddf 8abb 	vldr	s17, [pc, #748]	; 800e490 <arm_radix8_butterfly_f32+0x2fc>
 800e1a6:	9012      	str	r0, [sp, #72]	; 0x48
 800e1a8:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	3304      	adds	r3, #4
 800e1b0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e1b2:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800e1b6:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e1b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e1bc:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800e1c0:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800e1c4:	920f      	str	r2, [sp, #60]	; 0x3c
 800e1c6:	9303      	str	r3, [sp, #12]
 800e1c8:	0153      	lsls	r3, r2, #5
 800e1ca:	0114      	lsls	r4, r2, #4
 800e1cc:	eba9 0002 	sub.w	r0, r9, r2
 800e1d0:	18ce      	adds	r6, r1, r3
 800e1d2:	9302      	str	r3, [sp, #8]
 800e1d4:	0097      	lsls	r7, r2, #2
 800e1d6:	4613      	mov	r3, r2
 800e1d8:	eb06 0509 	add.w	r5, r6, r9
 800e1dc:	9004      	str	r0, [sp, #16]
 800e1de:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800e1e2:	1bd2      	subs	r2, r2, r7
 800e1e4:	eb05 0109 	add.w	r1, r5, r9
 800e1e8:	441f      	add	r7, r3
 800e1ea:	9405      	str	r4, [sp, #20]
 800e1ec:	f109 0004 	add.w	r0, r9, #4
 800e1f0:	9101      	str	r1, [sp, #4]
 800e1f2:	1d21      	adds	r1, r4, #4
 800e1f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1f6:	f04f 0e00 	mov.w	lr, #0
 800e1fa:	9c01      	ldr	r4, [sp, #4]
 800e1fc:	4418      	add	r0, r3
 800e1fe:	4419      	add	r1, r3
 800e200:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800e204:	9b02      	ldr	r3, [sp, #8]
 800e206:	00fc      	lsls	r4, r7, #3
 800e208:	18d7      	adds	r7, r2, r3
 800e20a:	9b04      	ldr	r3, [sp, #16]
 800e20c:	9406      	str	r4, [sp, #24]
 800e20e:	00db      	lsls	r3, r3, #3
 800e210:	9c01      	ldr	r4, [sp, #4]
 800e212:	9307      	str	r3, [sp, #28]
 800e214:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800e218:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800e21c:	9304      	str	r3, [sp, #16]
 800e21e:	9b03      	ldr	r3, [sp, #12]
 800e220:	edd6 6a00 	vldr	s13, [r6]
 800e224:	44de      	add	lr, fp
 800e226:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800e22a:	ed94 7a00 	vldr	s14, [r4]
 800e22e:	45f2      	cmp	sl, lr
 800e230:	ed10 6a01 	vldr	s12, [r0, #-4]
 800e234:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800e238:	edd5 2a00 	vldr	s5, [r5]
 800e23c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e240:	edd7 3a00 	vldr	s7, [r7]
 800e244:	ed11 5a01 	vldr	s10, [r1, #-4]
 800e248:	ee36 3a22 	vadd.f32	s6, s12, s5
 800e24c:	edd2 6a00 	vldr	s13, [r2]
 800e250:	ee75 5a07 	vadd.f32	s11, s10, s14
 800e254:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800e258:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800e25c:	ee72 4a25 	vadd.f32	s9, s4, s11
 800e260:	ee73 3a04 	vadd.f32	s7, s6, s8
 800e264:	ee35 5a47 	vsub.f32	s10, s10, s14
 800e268:	ee36 7a62 	vsub.f32	s14, s12, s5
 800e26c:	ee32 2a65 	vsub.f32	s4, s4, s11
 800e270:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800e274:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800e278:	ee37 6a66 	vsub.f32	s12, s14, s13
 800e27c:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800e280:	ee33 3a44 	vsub.f32	s6, s6, s8
 800e284:	edc6 4a00 	vstr	s9, [r6]
 800e288:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e28c:	ed97 4a01 	vldr	s8, [r7, #4]
 800e290:	ee66 6a28 	vmul.f32	s13, s12, s17
 800e294:	edd0 5a00 	vldr	s11, [r0]
 800e298:	ed95 6a01 	vldr	s12, [r5, #4]
 800e29c:	ee27 7a28 	vmul.f32	s14, s14, s17
 800e2a0:	edd2 3a01 	vldr	s7, [r2, #4]
 800e2a4:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800e2a8:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800e2ac:	ed96 1a01 	vldr	s2, [r6, #4]
 800e2b0:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800e2b4:	edd4 0a01 	vldr	s1, [r4, #4]
 800e2b8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e2bc:	eddc 6a00 	vldr	s13, [ip]
 800e2c0:	ee75 5a86 	vadd.f32	s11, s11, s12
 800e2c4:	ed91 6a00 	vldr	s12, [r1]
 800e2c8:	ee73 3a84 	vadd.f32	s7, s7, s8
 800e2cc:	ee74 1a80 	vadd.f32	s3, s9, s0
 800e2d0:	ee36 4a81 	vadd.f32	s8, s13, s2
 800e2d4:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e2d8:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800e2dc:	ee36 1a20 	vadd.f32	s2, s12, s1
 800e2e0:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800e2e4:	ee36 6a60 	vsub.f32	s12, s12, s1
 800e2e8:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800e2ec:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800e2f0:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800e2f4:	ee74 3a01 	vadd.f32	s7, s8, s2
 800e2f8:	ee34 4a41 	vsub.f32	s8, s8, s2
 800e2fc:	ee36 1a21 	vadd.f32	s2, s12, s3
 800e300:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800e304:	ee36 6a61 	vsub.f32	s12, s12, s3
 800e308:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800e30c:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800e310:	ed8c 0a00 	vstr	s0, [ip]
 800e314:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800e318:	449c      	add	ip, r3
 800e31a:	ee75 4a07 	vadd.f32	s9, s10, s14
 800e31e:	edc6 3a01 	vstr	s7, [r6, #4]
 800e322:	ee35 7a47 	vsub.f32	s14, s10, s14
 800e326:	441e      	add	r6, r3
 800e328:	ee32 5a25 	vadd.f32	s10, s4, s11
 800e32c:	ee72 5a65 	vsub.f32	s11, s4, s11
 800e330:	ee72 3a81 	vadd.f32	s7, s5, s2
 800e334:	ed01 5a01 	vstr	s10, [r1, #-4]
 800e338:	ee34 2a43 	vsub.f32	s4, s8, s6
 800e33c:	edc4 5a00 	vstr	s11, [r4]
 800e340:	ee37 5a86 	vadd.f32	s10, s15, s12
 800e344:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800e348:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800e34c:	ed81 2a00 	vstr	s4, [r1]
 800e350:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800e354:	4419      	add	r1, r3
 800e356:	ee33 4a04 	vadd.f32	s8, s6, s8
 800e35a:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800e35e:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800e362:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e366:	ed84 4a01 	vstr	s8, [r4, #4]
 800e36a:	ed40 3a01 	vstr	s7, [r0, #-4]
 800e36e:	441c      	add	r4, r3
 800e370:	edc7 2a00 	vstr	s5, [r7]
 800e374:	ed85 5a00 	vstr	s10, [r5]
 800e378:	edc2 7a00 	vstr	s15, [r2]
 800e37c:	edc0 5a00 	vstr	s11, [r0]
 800e380:	4418      	add	r0, r3
 800e382:	edc7 4a01 	vstr	s9, [r7, #4]
 800e386:	441f      	add	r7, r3
 800e388:	ed85 6a01 	vstr	s12, [r5, #4]
 800e38c:	441d      	add	r5, r3
 800e38e:	ed82 7a01 	vstr	s14, [r2, #4]
 800e392:	441a      	add	r2, r3
 800e394:	f63f af44 	bhi.w	800e220 <arm_radix8_butterfly_f32+0x8c>
 800e398:	469c      	mov	ip, r3
 800e39a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e39c:	2b07      	cmp	r3, #7
 800e39e:	f240 81b6 	bls.w	800e70e <arm_radix8_butterfly_f32+0x57a>
 800e3a2:	9a02      	ldr	r2, [sp, #8]
 800e3a4:	f109 0608 	add.w	r6, r9, #8
 800e3a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e3aa:	f108 0408 	add.w	r4, r8, #8
 800e3ae:	3208      	adds	r2, #8
 800e3b0:	9f06      	ldr	r7, [sp, #24]
 800e3b2:	9d04      	ldr	r5, [sp, #16]
 800e3b4:	189a      	adds	r2, r3, r2
 800e3b6:	3708      	adds	r7, #8
 800e3b8:	3508      	adds	r5, #8
 800e3ba:	9807      	ldr	r0, [sp, #28]
 800e3bc:	920c      	str	r2, [sp, #48]	; 0x30
 800e3be:	199a      	adds	r2, r3, r6
 800e3c0:	9905      	ldr	r1, [sp, #20]
 800e3c2:	3008      	adds	r0, #8
 800e3c4:	920b      	str	r2, [sp, #44]	; 0x2c
 800e3c6:	19da      	adds	r2, r3, r7
 800e3c8:	310c      	adds	r1, #12
 800e3ca:	920a      	str	r2, [sp, #40]	; 0x28
 800e3cc:	195a      	adds	r2, r3, r5
 800e3ce:	9209      	str	r2, [sp, #36]	; 0x24
 800e3d0:	191a      	adds	r2, r3, r4
 800e3d2:	9208      	str	r2, [sp, #32]
 800e3d4:	181a      	adds	r2, r3, r0
 800e3d6:	9207      	str	r2, [sp, #28]
 800e3d8:	185a      	adds	r2, r3, r1
 800e3da:	330c      	adds	r3, #12
 800e3dc:	9205      	str	r2, [sp, #20]
 800e3de:	9306      	str	r3, [sp, #24]
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	9304      	str	r3, [sp, #16]
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	930d      	str	r3, [sp, #52]	; 0x34
 800e3e8:	4663      	mov	r3, ip
 800e3ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e3ec:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e3ee:	f8dd c014 	ldr.w	ip, [sp, #20]
 800e3f2:	440a      	add	r2, r1
 800e3f4:	9f06      	ldr	r7, [sp, #24]
 800e3f6:	9e07      	ldr	r6, [sp, #28]
 800e3f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800e3fc:	920d      	str	r2, [sp, #52]	; 0x34
 800e3fe:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800e402:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e404:	9d08      	ldr	r5, [sp, #32]
 800e406:	4442      	add	r2, r8
 800e408:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e40a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e40c:	eb02 0108 	add.w	r1, r2, r8
 800e410:	ed92 ea00 	vldr	s28, [r2]
 800e414:	eb01 0208 	add.w	r2, r1, r8
 800e418:	edd1 da00 	vldr	s27, [r1]
 800e41c:	eb02 0108 	add.w	r1, r2, r8
 800e420:	ed92 da00 	vldr	s26, [r2]
 800e424:	eb01 0208 	add.w	r2, r1, r8
 800e428:	edd1 ca00 	vldr	s25, [r1]
 800e42c:	eb02 0108 	add.w	r1, r2, r8
 800e430:	ed92 ca00 	vldr	s24, [r2]
 800e434:	eb01 0208 	add.w	r2, r1, r8
 800e438:	edd1 ba00 	vldr	s23, [r1]
 800e43c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e43e:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800e442:	ed92 ba00 	vldr	s22, [r2]
 800e446:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e448:	eb0e 0908 	add.w	r9, lr, r8
 800e44c:	910e      	str	r1, [sp, #56]	; 0x38
 800e44e:	9201      	str	r2, [sp, #4]
 800e450:	eb09 0208 	add.w	r2, r9, r8
 800e454:	ed99 aa01 	vldr	s20, [r9, #4]
 800e458:	edde aa01 	vldr	s21, [lr, #4]
 800e45c:	eb02 0908 	add.w	r9, r2, r8
 800e460:	edd2 9a01 	vldr	s19, [r2, #4]
 800e464:	f8dd e010 	ldr.w	lr, [sp, #16]
 800e468:	eb09 0208 	add.w	r2, r9, r8
 800e46c:	ed99 9a01 	vldr	s18, [r9, #4]
 800e470:	eb02 0908 	add.w	r9, r2, r8
 800e474:	ed92 8a01 	vldr	s16, [r2, #4]
 800e478:	9a01      	ldr	r2, [sp, #4]
 800e47a:	edd9 7a01 	vldr	s15, [r9, #4]
 800e47e:	44c8      	add	r8, r9
 800e480:	edcd 7a02 	vstr	s15, [sp, #8]
 800e484:	edd8 7a01 	vldr	s15, [r8, #4]
 800e488:	edcd 7a03 	vstr	s15, [sp, #12]
 800e48c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e48e:	e001      	b.n	800e494 <arm_radix8_butterfly_f32+0x300>
 800e490:	3f3504f3 	.word	0x3f3504f3
 800e494:	ed92 7a00 	vldr	s14, [r2]
 800e498:	44de      	add	lr, fp
 800e49a:	ed17 1a01 	vldr	s2, [r7, #-4]
 800e49e:	ed90 5a00 	vldr	s10, [r0]
 800e4a2:	45f2      	cmp	sl, lr
 800e4a4:	ed1c fa01 	vldr	s30, [ip, #-4]
 800e4a8:	ee31 3a07 	vadd.f32	s6, s2, s14
 800e4ac:	edd6 5a00 	vldr	s11, [r6]
 800e4b0:	ee31 1a47 	vsub.f32	s2, s2, s14
 800e4b4:	edd4 7a00 	vldr	s15, [r4]
 800e4b8:	ed95 7a00 	vldr	s14, [r5]
 800e4bc:	ed91 4a00 	vldr	s8, [r1]
 800e4c0:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800e4c4:	ee77 6a25 	vadd.f32	s13, s14, s11
 800e4c8:	edd7 ea00 	vldr	s29, [r7]
 800e4cc:	ee74 fa05 	vadd.f32	s31, s8, s10
 800e4d0:	ee73 1a06 	vadd.f32	s3, s6, s12
 800e4d4:	ee34 4a45 	vsub.f32	s8, s8, s10
 800e4d8:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800e4dc:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e4e0:	ee33 3a46 	vsub.f32	s6, s6, s12
 800e4e4:	ee31 6a85 	vadd.f32	s12, s3, s10
 800e4e8:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800e4ec:	ee34 fa07 	vadd.f32	s30, s8, s14
 800e4f0:	ed07 6a01 	vstr	s12, [r7, #-4]
 800e4f4:	ee34 4a47 	vsub.f32	s8, s8, s14
 800e4f8:	edd5 3a01 	vldr	s7, [r5, #4]
 800e4fc:	ee7f fae6 	vsub.f32	s31, s31, s13
 800e500:	ed90 7a01 	vldr	s14, [r0, #4]
 800e504:	ee2f fa28 	vmul.f32	s30, s30, s17
 800e508:	edd1 5a01 	vldr	s11, [r1, #4]
 800e50c:	ee24 4a28 	vmul.f32	s8, s8, s17
 800e510:	ed96 6a01 	vldr	s12, [r6, #4]
 800e514:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800e518:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800e51c:	edd2 6a01 	vldr	s13, [r2, #4]
 800e520:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800e524:	edd4 4a01 	vldr	s9, [r4, #4]
 800e528:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e52c:	ed9c 7a00 	vldr	s14, [ip]
 800e530:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800e534:	ee33 6a86 	vadd.f32	s12, s7, s12
 800e538:	ee37 facf 	vsub.f32	s30, s15, s30
 800e53c:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800e540:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800e544:	ee7e eae6 	vsub.f32	s29, s29, s13
 800e548:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800e54c:	ee77 6a24 	vadd.f32	s13, s14, s9
 800e550:	ee75 0a86 	vadd.f32	s1, s11, s12
 800e554:	ee37 7a64 	vsub.f32	s14, s14, s9
 800e558:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800e55c:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800e560:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800e564:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800e568:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800e56c:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800e570:	ee77 4a22 	vadd.f32	s9, s14, s5
 800e574:	ee7e eae7 	vsub.f32	s29, s29, s15
 800e578:	ee77 7a62 	vsub.f32	s15, s14, s5
 800e57c:	ee71 2a04 	vadd.f32	s5, s2, s8
 800e580:	ee31 7a44 	vsub.f32	s14, s2, s8
 800e584:	ee30 1a60 	vsub.f32	s2, s0, s1
 800e588:	ee73 1a06 	vadd.f32	s3, s6, s12
 800e58c:	ee33 6a46 	vsub.f32	s12, s6, s12
 800e590:	ee33 3aef 	vsub.f32	s6, s7, s31
 800e594:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800e598:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800e59c:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800e5a0:	ee72 5a25 	vadd.f32	s11, s4, s11
 800e5a4:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800e5a8:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800e5ac:	ee77 2a27 	vadd.f32	s5, s14, s15
 800e5b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e5b4:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800e5b8:	ee2c fa85 	vmul.f32	s30, s25, s10
 800e5bc:	ee69 ea01 	vmul.f32	s29, s18, s2
 800e5c0:	ee29 5a05 	vmul.f32	s10, s18, s10
 800e5c4:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800e5c8:	ee6d faa1 	vmul.f32	s31, s27, s3
 800e5cc:	ee70 0a20 	vadd.f32	s1, s0, s1
 800e5d0:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800e5d4:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800e5d8:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800e5dc:	edc7 0a00 	vstr	s1, [r7]
 800e5e0:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800e5e4:	441f      	add	r7, r3
 800e5e6:	ee2a faa3 	vmul.f32	s30, s21, s7
 800e5ea:	ee31 5a45 	vsub.f32	s10, s2, s10
 800e5ee:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800e5f2:	edc2 ea00 	vstr	s29, [r2]
 800e5f6:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800e5fa:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e5fe:	ed82 5a01 	vstr	s10, [r2, #4]
 800e602:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800e606:	edcd 3a01 	vstr	s7, [sp, #4]
 800e60a:	ed9d 5a03 	vldr	s10, [sp, #12]
 800e60e:	ee6b ea86 	vmul.f32	s29, s23, s12
 800e612:	eddd 3a02 	vldr	s7, [sp, #8]
 800e616:	ee6b fa24 	vmul.f32	s31, s22, s9
 800e61a:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800e61e:	ee65 4a24 	vmul.f32	s9, s10, s9
 800e622:	ed8c 3a00 	vstr	s6, [ip]
 800e626:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800e62a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800e62e:	eddd 3a01 	vldr	s7, [sp, #4]
 800e632:	ee25 5a25 	vmul.f32	s10, s10, s11
 800e636:	441a      	add	r2, r3
 800e638:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800e63c:	449c      	add	ip, r3
 800e63e:	ee68 1a04 	vmul.f32	s3, s16, s8
 800e642:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800e646:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800e64a:	ee29 faa7 	vmul.f32	s30, s19, s15
 800e64e:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800e652:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800e656:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800e65a:	ee68 2a22 	vmul.f32	s5, s16, s5
 800e65e:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800e662:	ee29 7a87 	vmul.f32	s14, s19, s14
 800e666:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800e66a:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800e66e:	ee7e ea81 	vadd.f32	s29, s29, s2
 800e672:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800e676:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800e67a:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800e67e:	edc4 ea00 	vstr	s29, [r4]
 800e682:	ee30 0a21 	vadd.f32	s0, s0, s3
 800e686:	ed84 6a01 	vstr	s12, [r4, #4]
 800e68a:	ee74 2a62 	vsub.f32	s5, s8, s5
 800e68e:	edc1 0a00 	vstr	s1, [r1]
 800e692:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800e696:	edc1 3a01 	vstr	s7, [r1, #4]
 800e69a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800e69e:	ed86 5a00 	vstr	s10, [r6]
 800e6a2:	edc6 4a01 	vstr	s9, [r6, #4]
 800e6a6:	4419      	add	r1, r3
 800e6a8:	ed80 0a00 	vstr	s0, [r0]
 800e6ac:	441c      	add	r4, r3
 800e6ae:	edc0 2a01 	vstr	s5, [r0, #4]
 800e6b2:	441e      	add	r6, r3
 800e6b4:	ed85 3a00 	vstr	s6, [r5]
 800e6b8:	4418      	add	r0, r3
 800e6ba:	ed85 7a01 	vstr	s14, [r5, #4]
 800e6be:	441d      	add	r5, r3
 800e6c0:	f63f aee8 	bhi.w	800e494 <arm_radix8_butterfly_f32+0x300>
 800e6c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e6c6:	9a04      	ldr	r2, [sp, #16]
 800e6c8:	3108      	adds	r1, #8
 800e6ca:	3201      	adds	r2, #1
 800e6cc:	910c      	str	r1, [sp, #48]	; 0x30
 800e6ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6d0:	9204      	str	r2, [sp, #16]
 800e6d2:	3108      	adds	r1, #8
 800e6d4:	910b      	str	r1, [sp, #44]	; 0x2c
 800e6d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e6d8:	3108      	adds	r1, #8
 800e6da:	910a      	str	r1, [sp, #40]	; 0x28
 800e6dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e6de:	3108      	adds	r1, #8
 800e6e0:	9109      	str	r1, [sp, #36]	; 0x24
 800e6e2:	9908      	ldr	r1, [sp, #32]
 800e6e4:	3108      	adds	r1, #8
 800e6e6:	9108      	str	r1, [sp, #32]
 800e6e8:	9907      	ldr	r1, [sp, #28]
 800e6ea:	3108      	adds	r1, #8
 800e6ec:	9107      	str	r1, [sp, #28]
 800e6ee:	9906      	ldr	r1, [sp, #24]
 800e6f0:	3108      	adds	r1, #8
 800e6f2:	9106      	str	r1, [sp, #24]
 800e6f4:	9905      	ldr	r1, [sp, #20]
 800e6f6:	3108      	adds	r1, #8
 800e6f8:	9105      	str	r1, [sp, #20]
 800e6fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e6fc:	4291      	cmp	r1, r2
 800e6fe:	f47f ae74 	bne.w	800e3ea <arm_radix8_butterfly_f32+0x256>
 800e702:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e704:	468b      	mov	fp, r1
 800e706:	00db      	lsls	r3, r3, #3
 800e708:	b29b      	uxth	r3, r3
 800e70a:	9310      	str	r3, [sp, #64]	; 0x40
 800e70c:	e551      	b.n	800e1b2 <arm_radix8_butterfly_f32+0x1e>
 800e70e:	b015      	add	sp, #84	; 0x54
 800e710:	ecbd 8b10 	vpop	{d8-d15}
 800e714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e718 <__errno>:
 800e718:	4b01      	ldr	r3, [pc, #4]	; (800e720 <__errno+0x8>)
 800e71a:	6818      	ldr	r0, [r3, #0]
 800e71c:	4770      	bx	lr
 800e71e:	bf00      	nop
 800e720:	24000378 	.word	0x24000378

0800e724 <__libc_init_array>:
 800e724:	b570      	push	{r4, r5, r6, lr}
 800e726:	4d0d      	ldr	r5, [pc, #52]	; (800e75c <__libc_init_array+0x38>)
 800e728:	4c0d      	ldr	r4, [pc, #52]	; (800e760 <__libc_init_array+0x3c>)
 800e72a:	1b64      	subs	r4, r4, r5
 800e72c:	10a4      	asrs	r4, r4, #2
 800e72e:	2600      	movs	r6, #0
 800e730:	42a6      	cmp	r6, r4
 800e732:	d109      	bne.n	800e748 <__libc_init_array+0x24>
 800e734:	4d0b      	ldr	r5, [pc, #44]	; (800e764 <__libc_init_array+0x40>)
 800e736:	4c0c      	ldr	r4, [pc, #48]	; (800e768 <__libc_init_array+0x44>)
 800e738:	f003 ffa8 	bl	801268c <_init>
 800e73c:	1b64      	subs	r4, r4, r5
 800e73e:	10a4      	asrs	r4, r4, #2
 800e740:	2600      	movs	r6, #0
 800e742:	42a6      	cmp	r6, r4
 800e744:	d105      	bne.n	800e752 <__libc_init_array+0x2e>
 800e746:	bd70      	pop	{r4, r5, r6, pc}
 800e748:	f855 3b04 	ldr.w	r3, [r5], #4
 800e74c:	4798      	blx	r3
 800e74e:	3601      	adds	r6, #1
 800e750:	e7ee      	b.n	800e730 <__libc_init_array+0xc>
 800e752:	f855 3b04 	ldr.w	r3, [r5], #4
 800e756:	4798      	blx	r3
 800e758:	3601      	adds	r6, #1
 800e75a:	e7f2      	b.n	800e742 <__libc_init_array+0x1e>
 800e75c:	0801cdd0 	.word	0x0801cdd0
 800e760:	0801cdd0 	.word	0x0801cdd0
 800e764:	0801cdd0 	.word	0x0801cdd0
 800e768:	0801cdd4 	.word	0x0801cdd4

0800e76c <memcpy>:
 800e76c:	440a      	add	r2, r1
 800e76e:	4291      	cmp	r1, r2
 800e770:	f100 33ff 	add.w	r3, r0, #4294967295
 800e774:	d100      	bne.n	800e778 <memcpy+0xc>
 800e776:	4770      	bx	lr
 800e778:	b510      	push	{r4, lr}
 800e77a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e77e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e782:	4291      	cmp	r1, r2
 800e784:	d1f9      	bne.n	800e77a <memcpy+0xe>
 800e786:	bd10      	pop	{r4, pc}

0800e788 <memset>:
 800e788:	4402      	add	r2, r0
 800e78a:	4603      	mov	r3, r0
 800e78c:	4293      	cmp	r3, r2
 800e78e:	d100      	bne.n	800e792 <memset+0xa>
 800e790:	4770      	bx	lr
 800e792:	f803 1b01 	strb.w	r1, [r3], #1
 800e796:	e7f9      	b.n	800e78c <memset+0x4>

0800e798 <__cvt>:
 800e798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e79a:	ed2d 8b02 	vpush	{d8}
 800e79e:	eeb0 8b40 	vmov.f64	d8, d0
 800e7a2:	b085      	sub	sp, #20
 800e7a4:	4617      	mov	r7, r2
 800e7a6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e7a8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e7aa:	ee18 2a90 	vmov	r2, s17
 800e7ae:	f025 0520 	bic.w	r5, r5, #32
 800e7b2:	2a00      	cmp	r2, #0
 800e7b4:	bfb6      	itet	lt
 800e7b6:	222d      	movlt	r2, #45	; 0x2d
 800e7b8:	2200      	movge	r2, #0
 800e7ba:	eeb1 8b40 	vneglt.f64	d8, d0
 800e7be:	2d46      	cmp	r5, #70	; 0x46
 800e7c0:	460c      	mov	r4, r1
 800e7c2:	701a      	strb	r2, [r3, #0]
 800e7c4:	d004      	beq.n	800e7d0 <__cvt+0x38>
 800e7c6:	2d45      	cmp	r5, #69	; 0x45
 800e7c8:	d100      	bne.n	800e7cc <__cvt+0x34>
 800e7ca:	3401      	adds	r4, #1
 800e7cc:	2102      	movs	r1, #2
 800e7ce:	e000      	b.n	800e7d2 <__cvt+0x3a>
 800e7d0:	2103      	movs	r1, #3
 800e7d2:	ab03      	add	r3, sp, #12
 800e7d4:	9301      	str	r3, [sp, #4]
 800e7d6:	ab02      	add	r3, sp, #8
 800e7d8:	9300      	str	r3, [sp, #0]
 800e7da:	4622      	mov	r2, r4
 800e7dc:	4633      	mov	r3, r6
 800e7de:	eeb0 0b48 	vmov.f64	d0, d8
 800e7e2:	f000 fce9 	bl	800f1b8 <_dtoa_r>
 800e7e6:	2d47      	cmp	r5, #71	; 0x47
 800e7e8:	d101      	bne.n	800e7ee <__cvt+0x56>
 800e7ea:	07fb      	lsls	r3, r7, #31
 800e7ec:	d51a      	bpl.n	800e824 <__cvt+0x8c>
 800e7ee:	2d46      	cmp	r5, #70	; 0x46
 800e7f0:	eb00 0204 	add.w	r2, r0, r4
 800e7f4:	d10c      	bne.n	800e810 <__cvt+0x78>
 800e7f6:	7803      	ldrb	r3, [r0, #0]
 800e7f8:	2b30      	cmp	r3, #48	; 0x30
 800e7fa:	d107      	bne.n	800e80c <__cvt+0x74>
 800e7fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e804:	bf1c      	itt	ne
 800e806:	f1c4 0401 	rsbne	r4, r4, #1
 800e80a:	6034      	strne	r4, [r6, #0]
 800e80c:	6833      	ldr	r3, [r6, #0]
 800e80e:	441a      	add	r2, r3
 800e810:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e818:	bf08      	it	eq
 800e81a:	9203      	streq	r2, [sp, #12]
 800e81c:	2130      	movs	r1, #48	; 0x30
 800e81e:	9b03      	ldr	r3, [sp, #12]
 800e820:	4293      	cmp	r3, r2
 800e822:	d307      	bcc.n	800e834 <__cvt+0x9c>
 800e824:	9b03      	ldr	r3, [sp, #12]
 800e826:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e828:	1a1b      	subs	r3, r3, r0
 800e82a:	6013      	str	r3, [r2, #0]
 800e82c:	b005      	add	sp, #20
 800e82e:	ecbd 8b02 	vpop	{d8}
 800e832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e834:	1c5c      	adds	r4, r3, #1
 800e836:	9403      	str	r4, [sp, #12]
 800e838:	7019      	strb	r1, [r3, #0]
 800e83a:	e7f0      	b.n	800e81e <__cvt+0x86>

0800e83c <__exponent>:
 800e83c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e83e:	4603      	mov	r3, r0
 800e840:	2900      	cmp	r1, #0
 800e842:	bfb8      	it	lt
 800e844:	4249      	neglt	r1, r1
 800e846:	f803 2b02 	strb.w	r2, [r3], #2
 800e84a:	bfb4      	ite	lt
 800e84c:	222d      	movlt	r2, #45	; 0x2d
 800e84e:	222b      	movge	r2, #43	; 0x2b
 800e850:	2909      	cmp	r1, #9
 800e852:	7042      	strb	r2, [r0, #1]
 800e854:	dd2a      	ble.n	800e8ac <__exponent+0x70>
 800e856:	f10d 0407 	add.w	r4, sp, #7
 800e85a:	46a4      	mov	ip, r4
 800e85c:	270a      	movs	r7, #10
 800e85e:	46a6      	mov	lr, r4
 800e860:	460a      	mov	r2, r1
 800e862:	fb91 f6f7 	sdiv	r6, r1, r7
 800e866:	fb07 1516 	mls	r5, r7, r6, r1
 800e86a:	3530      	adds	r5, #48	; 0x30
 800e86c:	2a63      	cmp	r2, #99	; 0x63
 800e86e:	f104 34ff 	add.w	r4, r4, #4294967295
 800e872:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e876:	4631      	mov	r1, r6
 800e878:	dcf1      	bgt.n	800e85e <__exponent+0x22>
 800e87a:	3130      	adds	r1, #48	; 0x30
 800e87c:	f1ae 0502 	sub.w	r5, lr, #2
 800e880:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e884:	1c44      	adds	r4, r0, #1
 800e886:	4629      	mov	r1, r5
 800e888:	4561      	cmp	r1, ip
 800e88a:	d30a      	bcc.n	800e8a2 <__exponent+0x66>
 800e88c:	f10d 0209 	add.w	r2, sp, #9
 800e890:	eba2 020e 	sub.w	r2, r2, lr
 800e894:	4565      	cmp	r5, ip
 800e896:	bf88      	it	hi
 800e898:	2200      	movhi	r2, #0
 800e89a:	4413      	add	r3, r2
 800e89c:	1a18      	subs	r0, r3, r0
 800e89e:	b003      	add	sp, #12
 800e8a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e8a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e8aa:	e7ed      	b.n	800e888 <__exponent+0x4c>
 800e8ac:	2330      	movs	r3, #48	; 0x30
 800e8ae:	3130      	adds	r1, #48	; 0x30
 800e8b0:	7083      	strb	r3, [r0, #2]
 800e8b2:	70c1      	strb	r1, [r0, #3]
 800e8b4:	1d03      	adds	r3, r0, #4
 800e8b6:	e7f1      	b.n	800e89c <__exponent+0x60>

0800e8b8 <_printf_float>:
 800e8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8bc:	b08b      	sub	sp, #44	; 0x2c
 800e8be:	460c      	mov	r4, r1
 800e8c0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800e8c4:	4616      	mov	r6, r2
 800e8c6:	461f      	mov	r7, r3
 800e8c8:	4605      	mov	r5, r0
 800e8ca:	f001 f9e3 	bl	800fc94 <_localeconv_r>
 800e8ce:	f8d0 b000 	ldr.w	fp, [r0]
 800e8d2:	4658      	mov	r0, fp
 800e8d4:	f7f1 fd04 	bl	80002e0 <strlen>
 800e8d8:	2300      	movs	r3, #0
 800e8da:	9308      	str	r3, [sp, #32]
 800e8dc:	f8d8 3000 	ldr.w	r3, [r8]
 800e8e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e8e4:	6822      	ldr	r2, [r4, #0]
 800e8e6:	3307      	adds	r3, #7
 800e8e8:	f023 0307 	bic.w	r3, r3, #7
 800e8ec:	f103 0108 	add.w	r1, r3, #8
 800e8f0:	f8c8 1000 	str.w	r1, [r8]
 800e8f4:	4682      	mov	sl, r0
 800e8f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e8fa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800e8fe:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800eb60 <_printf_float+0x2a8>
 800e902:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800e906:	eeb0 6bc0 	vabs.f64	d6, d0
 800e90a:	eeb4 6b47 	vcmp.f64	d6, d7
 800e90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e912:	dd24      	ble.n	800e95e <_printf_float+0xa6>
 800e914:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e91c:	d502      	bpl.n	800e924 <_printf_float+0x6c>
 800e91e:	232d      	movs	r3, #45	; 0x2d
 800e920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e924:	4b90      	ldr	r3, [pc, #576]	; (800eb68 <_printf_float+0x2b0>)
 800e926:	4891      	ldr	r0, [pc, #580]	; (800eb6c <_printf_float+0x2b4>)
 800e928:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e92c:	bf94      	ite	ls
 800e92e:	4698      	movls	r8, r3
 800e930:	4680      	movhi	r8, r0
 800e932:	2303      	movs	r3, #3
 800e934:	6123      	str	r3, [r4, #16]
 800e936:	f022 0204 	bic.w	r2, r2, #4
 800e93a:	2300      	movs	r3, #0
 800e93c:	6022      	str	r2, [r4, #0]
 800e93e:	9304      	str	r3, [sp, #16]
 800e940:	9700      	str	r7, [sp, #0]
 800e942:	4633      	mov	r3, r6
 800e944:	aa09      	add	r2, sp, #36	; 0x24
 800e946:	4621      	mov	r1, r4
 800e948:	4628      	mov	r0, r5
 800e94a:	f000 f9d3 	bl	800ecf4 <_printf_common>
 800e94e:	3001      	adds	r0, #1
 800e950:	f040 808a 	bne.w	800ea68 <_printf_float+0x1b0>
 800e954:	f04f 30ff 	mov.w	r0, #4294967295
 800e958:	b00b      	add	sp, #44	; 0x2c
 800e95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e95e:	eeb4 0b40 	vcmp.f64	d0, d0
 800e962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e966:	d709      	bvc.n	800e97c <_printf_float+0xc4>
 800e968:	ee10 3a90 	vmov	r3, s1
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	bfbc      	itt	lt
 800e970:	232d      	movlt	r3, #45	; 0x2d
 800e972:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e976:	487e      	ldr	r0, [pc, #504]	; (800eb70 <_printf_float+0x2b8>)
 800e978:	4b7e      	ldr	r3, [pc, #504]	; (800eb74 <_printf_float+0x2bc>)
 800e97a:	e7d5      	b.n	800e928 <_printf_float+0x70>
 800e97c:	6863      	ldr	r3, [r4, #4]
 800e97e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e982:	9104      	str	r1, [sp, #16]
 800e984:	1c59      	adds	r1, r3, #1
 800e986:	d13c      	bne.n	800ea02 <_printf_float+0x14a>
 800e988:	2306      	movs	r3, #6
 800e98a:	6063      	str	r3, [r4, #4]
 800e98c:	2300      	movs	r3, #0
 800e98e:	9303      	str	r3, [sp, #12]
 800e990:	ab08      	add	r3, sp, #32
 800e992:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800e996:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e99a:	ab07      	add	r3, sp, #28
 800e99c:	6861      	ldr	r1, [r4, #4]
 800e99e:	9300      	str	r3, [sp, #0]
 800e9a0:	6022      	str	r2, [r4, #0]
 800e9a2:	f10d 031b 	add.w	r3, sp, #27
 800e9a6:	4628      	mov	r0, r5
 800e9a8:	f7ff fef6 	bl	800e798 <__cvt>
 800e9ac:	9b04      	ldr	r3, [sp, #16]
 800e9ae:	9907      	ldr	r1, [sp, #28]
 800e9b0:	2b47      	cmp	r3, #71	; 0x47
 800e9b2:	4680      	mov	r8, r0
 800e9b4:	d108      	bne.n	800e9c8 <_printf_float+0x110>
 800e9b6:	1cc8      	adds	r0, r1, #3
 800e9b8:	db02      	blt.n	800e9c0 <_printf_float+0x108>
 800e9ba:	6863      	ldr	r3, [r4, #4]
 800e9bc:	4299      	cmp	r1, r3
 800e9be:	dd41      	ble.n	800ea44 <_printf_float+0x18c>
 800e9c0:	f1a9 0902 	sub.w	r9, r9, #2
 800e9c4:	fa5f f989 	uxtb.w	r9, r9
 800e9c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e9cc:	d820      	bhi.n	800ea10 <_printf_float+0x158>
 800e9ce:	3901      	subs	r1, #1
 800e9d0:	464a      	mov	r2, r9
 800e9d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e9d6:	9107      	str	r1, [sp, #28]
 800e9d8:	f7ff ff30 	bl	800e83c <__exponent>
 800e9dc:	9a08      	ldr	r2, [sp, #32]
 800e9de:	9004      	str	r0, [sp, #16]
 800e9e0:	1813      	adds	r3, r2, r0
 800e9e2:	2a01      	cmp	r2, #1
 800e9e4:	6123      	str	r3, [r4, #16]
 800e9e6:	dc02      	bgt.n	800e9ee <_printf_float+0x136>
 800e9e8:	6822      	ldr	r2, [r4, #0]
 800e9ea:	07d2      	lsls	r2, r2, #31
 800e9ec:	d501      	bpl.n	800e9f2 <_printf_float+0x13a>
 800e9ee:	3301      	adds	r3, #1
 800e9f0:	6123      	str	r3, [r4, #16]
 800e9f2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d0a2      	beq.n	800e940 <_printf_float+0x88>
 800e9fa:	232d      	movs	r3, #45	; 0x2d
 800e9fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea00:	e79e      	b.n	800e940 <_printf_float+0x88>
 800ea02:	9904      	ldr	r1, [sp, #16]
 800ea04:	2947      	cmp	r1, #71	; 0x47
 800ea06:	d1c1      	bne.n	800e98c <_printf_float+0xd4>
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d1bf      	bne.n	800e98c <_printf_float+0xd4>
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	e7bc      	b.n	800e98a <_printf_float+0xd2>
 800ea10:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800ea14:	d118      	bne.n	800ea48 <_printf_float+0x190>
 800ea16:	2900      	cmp	r1, #0
 800ea18:	6863      	ldr	r3, [r4, #4]
 800ea1a:	dd0b      	ble.n	800ea34 <_printf_float+0x17c>
 800ea1c:	6121      	str	r1, [r4, #16]
 800ea1e:	b913      	cbnz	r3, 800ea26 <_printf_float+0x16e>
 800ea20:	6822      	ldr	r2, [r4, #0]
 800ea22:	07d0      	lsls	r0, r2, #31
 800ea24:	d502      	bpl.n	800ea2c <_printf_float+0x174>
 800ea26:	3301      	adds	r3, #1
 800ea28:	440b      	add	r3, r1
 800ea2a:	6123      	str	r3, [r4, #16]
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	65a1      	str	r1, [r4, #88]	; 0x58
 800ea30:	9304      	str	r3, [sp, #16]
 800ea32:	e7de      	b.n	800e9f2 <_printf_float+0x13a>
 800ea34:	b913      	cbnz	r3, 800ea3c <_printf_float+0x184>
 800ea36:	6822      	ldr	r2, [r4, #0]
 800ea38:	07d2      	lsls	r2, r2, #31
 800ea3a:	d501      	bpl.n	800ea40 <_printf_float+0x188>
 800ea3c:	3302      	adds	r3, #2
 800ea3e:	e7f4      	b.n	800ea2a <_printf_float+0x172>
 800ea40:	2301      	movs	r3, #1
 800ea42:	e7f2      	b.n	800ea2a <_printf_float+0x172>
 800ea44:	f04f 0967 	mov.w	r9, #103	; 0x67
 800ea48:	9b08      	ldr	r3, [sp, #32]
 800ea4a:	4299      	cmp	r1, r3
 800ea4c:	db05      	blt.n	800ea5a <_printf_float+0x1a2>
 800ea4e:	6823      	ldr	r3, [r4, #0]
 800ea50:	6121      	str	r1, [r4, #16]
 800ea52:	07d8      	lsls	r0, r3, #31
 800ea54:	d5ea      	bpl.n	800ea2c <_printf_float+0x174>
 800ea56:	1c4b      	adds	r3, r1, #1
 800ea58:	e7e7      	b.n	800ea2a <_printf_float+0x172>
 800ea5a:	2900      	cmp	r1, #0
 800ea5c:	bfd4      	ite	le
 800ea5e:	f1c1 0202 	rsble	r2, r1, #2
 800ea62:	2201      	movgt	r2, #1
 800ea64:	4413      	add	r3, r2
 800ea66:	e7e0      	b.n	800ea2a <_printf_float+0x172>
 800ea68:	6823      	ldr	r3, [r4, #0]
 800ea6a:	055a      	lsls	r2, r3, #21
 800ea6c:	d407      	bmi.n	800ea7e <_printf_float+0x1c6>
 800ea6e:	6923      	ldr	r3, [r4, #16]
 800ea70:	4642      	mov	r2, r8
 800ea72:	4631      	mov	r1, r6
 800ea74:	4628      	mov	r0, r5
 800ea76:	47b8      	blx	r7
 800ea78:	3001      	adds	r0, #1
 800ea7a:	d12a      	bne.n	800ead2 <_printf_float+0x21a>
 800ea7c:	e76a      	b.n	800e954 <_printf_float+0x9c>
 800ea7e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800ea82:	f240 80e2 	bls.w	800ec4a <_printf_float+0x392>
 800ea86:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ea8a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ea8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea92:	d133      	bne.n	800eafc <_printf_float+0x244>
 800ea94:	4a38      	ldr	r2, [pc, #224]	; (800eb78 <_printf_float+0x2c0>)
 800ea96:	2301      	movs	r3, #1
 800ea98:	4631      	mov	r1, r6
 800ea9a:	4628      	mov	r0, r5
 800ea9c:	47b8      	blx	r7
 800ea9e:	3001      	adds	r0, #1
 800eaa0:	f43f af58 	beq.w	800e954 <_printf_float+0x9c>
 800eaa4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800eaa8:	429a      	cmp	r2, r3
 800eaaa:	db02      	blt.n	800eab2 <_printf_float+0x1fa>
 800eaac:	6823      	ldr	r3, [r4, #0]
 800eaae:	07d8      	lsls	r0, r3, #31
 800eab0:	d50f      	bpl.n	800ead2 <_printf_float+0x21a>
 800eab2:	4653      	mov	r3, sl
 800eab4:	465a      	mov	r2, fp
 800eab6:	4631      	mov	r1, r6
 800eab8:	4628      	mov	r0, r5
 800eaba:	47b8      	blx	r7
 800eabc:	3001      	adds	r0, #1
 800eabe:	f43f af49 	beq.w	800e954 <_printf_float+0x9c>
 800eac2:	f04f 0800 	mov.w	r8, #0
 800eac6:	f104 091a 	add.w	r9, r4, #26
 800eaca:	9b08      	ldr	r3, [sp, #32]
 800eacc:	3b01      	subs	r3, #1
 800eace:	4543      	cmp	r3, r8
 800ead0:	dc09      	bgt.n	800eae6 <_printf_float+0x22e>
 800ead2:	6823      	ldr	r3, [r4, #0]
 800ead4:	079b      	lsls	r3, r3, #30
 800ead6:	f100 8108 	bmi.w	800ecea <_printf_float+0x432>
 800eada:	68e0      	ldr	r0, [r4, #12]
 800eadc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eade:	4298      	cmp	r0, r3
 800eae0:	bfb8      	it	lt
 800eae2:	4618      	movlt	r0, r3
 800eae4:	e738      	b.n	800e958 <_printf_float+0xa0>
 800eae6:	2301      	movs	r3, #1
 800eae8:	464a      	mov	r2, r9
 800eaea:	4631      	mov	r1, r6
 800eaec:	4628      	mov	r0, r5
 800eaee:	47b8      	blx	r7
 800eaf0:	3001      	adds	r0, #1
 800eaf2:	f43f af2f 	beq.w	800e954 <_printf_float+0x9c>
 800eaf6:	f108 0801 	add.w	r8, r8, #1
 800eafa:	e7e6      	b.n	800eaca <_printf_float+0x212>
 800eafc:	9b07      	ldr	r3, [sp, #28]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	dc3c      	bgt.n	800eb7c <_printf_float+0x2c4>
 800eb02:	4a1d      	ldr	r2, [pc, #116]	; (800eb78 <_printf_float+0x2c0>)
 800eb04:	2301      	movs	r3, #1
 800eb06:	4631      	mov	r1, r6
 800eb08:	4628      	mov	r0, r5
 800eb0a:	47b8      	blx	r7
 800eb0c:	3001      	adds	r0, #1
 800eb0e:	f43f af21 	beq.w	800e954 <_printf_float+0x9c>
 800eb12:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800eb16:	4313      	orrs	r3, r2
 800eb18:	d102      	bne.n	800eb20 <_printf_float+0x268>
 800eb1a:	6823      	ldr	r3, [r4, #0]
 800eb1c:	07d9      	lsls	r1, r3, #31
 800eb1e:	d5d8      	bpl.n	800ead2 <_printf_float+0x21a>
 800eb20:	4653      	mov	r3, sl
 800eb22:	465a      	mov	r2, fp
 800eb24:	4631      	mov	r1, r6
 800eb26:	4628      	mov	r0, r5
 800eb28:	47b8      	blx	r7
 800eb2a:	3001      	adds	r0, #1
 800eb2c:	f43f af12 	beq.w	800e954 <_printf_float+0x9c>
 800eb30:	f04f 0900 	mov.w	r9, #0
 800eb34:	f104 0a1a 	add.w	sl, r4, #26
 800eb38:	9b07      	ldr	r3, [sp, #28]
 800eb3a:	425b      	negs	r3, r3
 800eb3c:	454b      	cmp	r3, r9
 800eb3e:	dc01      	bgt.n	800eb44 <_printf_float+0x28c>
 800eb40:	9b08      	ldr	r3, [sp, #32]
 800eb42:	e795      	b.n	800ea70 <_printf_float+0x1b8>
 800eb44:	2301      	movs	r3, #1
 800eb46:	4652      	mov	r2, sl
 800eb48:	4631      	mov	r1, r6
 800eb4a:	4628      	mov	r0, r5
 800eb4c:	47b8      	blx	r7
 800eb4e:	3001      	adds	r0, #1
 800eb50:	f43f af00 	beq.w	800e954 <_printf_float+0x9c>
 800eb54:	f109 0901 	add.w	r9, r9, #1
 800eb58:	e7ee      	b.n	800eb38 <_printf_float+0x280>
 800eb5a:	bf00      	nop
 800eb5c:	f3af 8000 	nop.w
 800eb60:	ffffffff 	.word	0xffffffff
 800eb64:	7fefffff 	.word	0x7fefffff
 800eb68:	0801b718 	.word	0x0801b718
 800eb6c:	0801b71c 	.word	0x0801b71c
 800eb70:	0801b724 	.word	0x0801b724
 800eb74:	0801b720 	.word	0x0801b720
 800eb78:	0801b728 	.word	0x0801b728
 800eb7c:	9a08      	ldr	r2, [sp, #32]
 800eb7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eb80:	429a      	cmp	r2, r3
 800eb82:	bfa8      	it	ge
 800eb84:	461a      	movge	r2, r3
 800eb86:	2a00      	cmp	r2, #0
 800eb88:	4691      	mov	r9, r2
 800eb8a:	dc38      	bgt.n	800ebfe <_printf_float+0x346>
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	9305      	str	r3, [sp, #20]
 800eb90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eb94:	f104 021a 	add.w	r2, r4, #26
 800eb98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eb9a:	9905      	ldr	r1, [sp, #20]
 800eb9c:	9304      	str	r3, [sp, #16]
 800eb9e:	eba3 0309 	sub.w	r3, r3, r9
 800eba2:	428b      	cmp	r3, r1
 800eba4:	dc33      	bgt.n	800ec0e <_printf_float+0x356>
 800eba6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ebaa:	429a      	cmp	r2, r3
 800ebac:	db3c      	blt.n	800ec28 <_printf_float+0x370>
 800ebae:	6823      	ldr	r3, [r4, #0]
 800ebb0:	07da      	lsls	r2, r3, #31
 800ebb2:	d439      	bmi.n	800ec28 <_printf_float+0x370>
 800ebb4:	9b08      	ldr	r3, [sp, #32]
 800ebb6:	9a04      	ldr	r2, [sp, #16]
 800ebb8:	9907      	ldr	r1, [sp, #28]
 800ebba:	1a9a      	subs	r2, r3, r2
 800ebbc:	eba3 0901 	sub.w	r9, r3, r1
 800ebc0:	4591      	cmp	r9, r2
 800ebc2:	bfa8      	it	ge
 800ebc4:	4691      	movge	r9, r2
 800ebc6:	f1b9 0f00 	cmp.w	r9, #0
 800ebca:	dc35      	bgt.n	800ec38 <_printf_float+0x380>
 800ebcc:	f04f 0800 	mov.w	r8, #0
 800ebd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ebd4:	f104 0a1a 	add.w	sl, r4, #26
 800ebd8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ebdc:	1a9b      	subs	r3, r3, r2
 800ebde:	eba3 0309 	sub.w	r3, r3, r9
 800ebe2:	4543      	cmp	r3, r8
 800ebe4:	f77f af75 	ble.w	800ead2 <_printf_float+0x21a>
 800ebe8:	2301      	movs	r3, #1
 800ebea:	4652      	mov	r2, sl
 800ebec:	4631      	mov	r1, r6
 800ebee:	4628      	mov	r0, r5
 800ebf0:	47b8      	blx	r7
 800ebf2:	3001      	adds	r0, #1
 800ebf4:	f43f aeae 	beq.w	800e954 <_printf_float+0x9c>
 800ebf8:	f108 0801 	add.w	r8, r8, #1
 800ebfc:	e7ec      	b.n	800ebd8 <_printf_float+0x320>
 800ebfe:	4613      	mov	r3, r2
 800ec00:	4631      	mov	r1, r6
 800ec02:	4642      	mov	r2, r8
 800ec04:	4628      	mov	r0, r5
 800ec06:	47b8      	blx	r7
 800ec08:	3001      	adds	r0, #1
 800ec0a:	d1bf      	bne.n	800eb8c <_printf_float+0x2d4>
 800ec0c:	e6a2      	b.n	800e954 <_printf_float+0x9c>
 800ec0e:	2301      	movs	r3, #1
 800ec10:	4631      	mov	r1, r6
 800ec12:	4628      	mov	r0, r5
 800ec14:	9204      	str	r2, [sp, #16]
 800ec16:	47b8      	blx	r7
 800ec18:	3001      	adds	r0, #1
 800ec1a:	f43f ae9b 	beq.w	800e954 <_printf_float+0x9c>
 800ec1e:	9b05      	ldr	r3, [sp, #20]
 800ec20:	9a04      	ldr	r2, [sp, #16]
 800ec22:	3301      	adds	r3, #1
 800ec24:	9305      	str	r3, [sp, #20]
 800ec26:	e7b7      	b.n	800eb98 <_printf_float+0x2e0>
 800ec28:	4653      	mov	r3, sl
 800ec2a:	465a      	mov	r2, fp
 800ec2c:	4631      	mov	r1, r6
 800ec2e:	4628      	mov	r0, r5
 800ec30:	47b8      	blx	r7
 800ec32:	3001      	adds	r0, #1
 800ec34:	d1be      	bne.n	800ebb4 <_printf_float+0x2fc>
 800ec36:	e68d      	b.n	800e954 <_printf_float+0x9c>
 800ec38:	9a04      	ldr	r2, [sp, #16]
 800ec3a:	464b      	mov	r3, r9
 800ec3c:	4442      	add	r2, r8
 800ec3e:	4631      	mov	r1, r6
 800ec40:	4628      	mov	r0, r5
 800ec42:	47b8      	blx	r7
 800ec44:	3001      	adds	r0, #1
 800ec46:	d1c1      	bne.n	800ebcc <_printf_float+0x314>
 800ec48:	e684      	b.n	800e954 <_printf_float+0x9c>
 800ec4a:	9a08      	ldr	r2, [sp, #32]
 800ec4c:	2a01      	cmp	r2, #1
 800ec4e:	dc01      	bgt.n	800ec54 <_printf_float+0x39c>
 800ec50:	07db      	lsls	r3, r3, #31
 800ec52:	d537      	bpl.n	800ecc4 <_printf_float+0x40c>
 800ec54:	2301      	movs	r3, #1
 800ec56:	4642      	mov	r2, r8
 800ec58:	4631      	mov	r1, r6
 800ec5a:	4628      	mov	r0, r5
 800ec5c:	47b8      	blx	r7
 800ec5e:	3001      	adds	r0, #1
 800ec60:	f43f ae78 	beq.w	800e954 <_printf_float+0x9c>
 800ec64:	4653      	mov	r3, sl
 800ec66:	465a      	mov	r2, fp
 800ec68:	4631      	mov	r1, r6
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	47b8      	blx	r7
 800ec6e:	3001      	adds	r0, #1
 800ec70:	f43f ae70 	beq.w	800e954 <_printf_float+0x9c>
 800ec74:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ec78:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ec7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec80:	d01b      	beq.n	800ecba <_printf_float+0x402>
 800ec82:	9b08      	ldr	r3, [sp, #32]
 800ec84:	f108 0201 	add.w	r2, r8, #1
 800ec88:	3b01      	subs	r3, #1
 800ec8a:	4631      	mov	r1, r6
 800ec8c:	4628      	mov	r0, r5
 800ec8e:	47b8      	blx	r7
 800ec90:	3001      	adds	r0, #1
 800ec92:	d10e      	bne.n	800ecb2 <_printf_float+0x3fa>
 800ec94:	e65e      	b.n	800e954 <_printf_float+0x9c>
 800ec96:	2301      	movs	r3, #1
 800ec98:	464a      	mov	r2, r9
 800ec9a:	4631      	mov	r1, r6
 800ec9c:	4628      	mov	r0, r5
 800ec9e:	47b8      	blx	r7
 800eca0:	3001      	adds	r0, #1
 800eca2:	f43f ae57 	beq.w	800e954 <_printf_float+0x9c>
 800eca6:	f108 0801 	add.w	r8, r8, #1
 800ecaa:	9b08      	ldr	r3, [sp, #32]
 800ecac:	3b01      	subs	r3, #1
 800ecae:	4543      	cmp	r3, r8
 800ecb0:	dcf1      	bgt.n	800ec96 <_printf_float+0x3de>
 800ecb2:	9b04      	ldr	r3, [sp, #16]
 800ecb4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ecb8:	e6db      	b.n	800ea72 <_printf_float+0x1ba>
 800ecba:	f04f 0800 	mov.w	r8, #0
 800ecbe:	f104 091a 	add.w	r9, r4, #26
 800ecc2:	e7f2      	b.n	800ecaa <_printf_float+0x3f2>
 800ecc4:	2301      	movs	r3, #1
 800ecc6:	4642      	mov	r2, r8
 800ecc8:	e7df      	b.n	800ec8a <_printf_float+0x3d2>
 800ecca:	2301      	movs	r3, #1
 800eccc:	464a      	mov	r2, r9
 800ecce:	4631      	mov	r1, r6
 800ecd0:	4628      	mov	r0, r5
 800ecd2:	47b8      	blx	r7
 800ecd4:	3001      	adds	r0, #1
 800ecd6:	f43f ae3d 	beq.w	800e954 <_printf_float+0x9c>
 800ecda:	f108 0801 	add.w	r8, r8, #1
 800ecde:	68e3      	ldr	r3, [r4, #12]
 800ece0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ece2:	1a5b      	subs	r3, r3, r1
 800ece4:	4543      	cmp	r3, r8
 800ece6:	dcf0      	bgt.n	800ecca <_printf_float+0x412>
 800ece8:	e6f7      	b.n	800eada <_printf_float+0x222>
 800ecea:	f04f 0800 	mov.w	r8, #0
 800ecee:	f104 0919 	add.w	r9, r4, #25
 800ecf2:	e7f4      	b.n	800ecde <_printf_float+0x426>

0800ecf4 <_printf_common>:
 800ecf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ecf8:	4616      	mov	r6, r2
 800ecfa:	4699      	mov	r9, r3
 800ecfc:	688a      	ldr	r2, [r1, #8]
 800ecfe:	690b      	ldr	r3, [r1, #16]
 800ed00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ed04:	4293      	cmp	r3, r2
 800ed06:	bfb8      	it	lt
 800ed08:	4613      	movlt	r3, r2
 800ed0a:	6033      	str	r3, [r6, #0]
 800ed0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ed10:	4607      	mov	r7, r0
 800ed12:	460c      	mov	r4, r1
 800ed14:	b10a      	cbz	r2, 800ed1a <_printf_common+0x26>
 800ed16:	3301      	adds	r3, #1
 800ed18:	6033      	str	r3, [r6, #0]
 800ed1a:	6823      	ldr	r3, [r4, #0]
 800ed1c:	0699      	lsls	r1, r3, #26
 800ed1e:	bf42      	ittt	mi
 800ed20:	6833      	ldrmi	r3, [r6, #0]
 800ed22:	3302      	addmi	r3, #2
 800ed24:	6033      	strmi	r3, [r6, #0]
 800ed26:	6825      	ldr	r5, [r4, #0]
 800ed28:	f015 0506 	ands.w	r5, r5, #6
 800ed2c:	d106      	bne.n	800ed3c <_printf_common+0x48>
 800ed2e:	f104 0a19 	add.w	sl, r4, #25
 800ed32:	68e3      	ldr	r3, [r4, #12]
 800ed34:	6832      	ldr	r2, [r6, #0]
 800ed36:	1a9b      	subs	r3, r3, r2
 800ed38:	42ab      	cmp	r3, r5
 800ed3a:	dc26      	bgt.n	800ed8a <_printf_common+0x96>
 800ed3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ed40:	1e13      	subs	r3, r2, #0
 800ed42:	6822      	ldr	r2, [r4, #0]
 800ed44:	bf18      	it	ne
 800ed46:	2301      	movne	r3, #1
 800ed48:	0692      	lsls	r2, r2, #26
 800ed4a:	d42b      	bmi.n	800eda4 <_printf_common+0xb0>
 800ed4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ed50:	4649      	mov	r1, r9
 800ed52:	4638      	mov	r0, r7
 800ed54:	47c0      	blx	r8
 800ed56:	3001      	adds	r0, #1
 800ed58:	d01e      	beq.n	800ed98 <_printf_common+0xa4>
 800ed5a:	6823      	ldr	r3, [r4, #0]
 800ed5c:	68e5      	ldr	r5, [r4, #12]
 800ed5e:	6832      	ldr	r2, [r6, #0]
 800ed60:	f003 0306 	and.w	r3, r3, #6
 800ed64:	2b04      	cmp	r3, #4
 800ed66:	bf08      	it	eq
 800ed68:	1aad      	subeq	r5, r5, r2
 800ed6a:	68a3      	ldr	r3, [r4, #8]
 800ed6c:	6922      	ldr	r2, [r4, #16]
 800ed6e:	bf0c      	ite	eq
 800ed70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ed74:	2500      	movne	r5, #0
 800ed76:	4293      	cmp	r3, r2
 800ed78:	bfc4      	itt	gt
 800ed7a:	1a9b      	subgt	r3, r3, r2
 800ed7c:	18ed      	addgt	r5, r5, r3
 800ed7e:	2600      	movs	r6, #0
 800ed80:	341a      	adds	r4, #26
 800ed82:	42b5      	cmp	r5, r6
 800ed84:	d11a      	bne.n	800edbc <_printf_common+0xc8>
 800ed86:	2000      	movs	r0, #0
 800ed88:	e008      	b.n	800ed9c <_printf_common+0xa8>
 800ed8a:	2301      	movs	r3, #1
 800ed8c:	4652      	mov	r2, sl
 800ed8e:	4649      	mov	r1, r9
 800ed90:	4638      	mov	r0, r7
 800ed92:	47c0      	blx	r8
 800ed94:	3001      	adds	r0, #1
 800ed96:	d103      	bne.n	800eda0 <_printf_common+0xac>
 800ed98:	f04f 30ff 	mov.w	r0, #4294967295
 800ed9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eda0:	3501      	adds	r5, #1
 800eda2:	e7c6      	b.n	800ed32 <_printf_common+0x3e>
 800eda4:	18e1      	adds	r1, r4, r3
 800eda6:	1c5a      	adds	r2, r3, #1
 800eda8:	2030      	movs	r0, #48	; 0x30
 800edaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800edae:	4422      	add	r2, r4
 800edb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800edb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800edb8:	3302      	adds	r3, #2
 800edba:	e7c7      	b.n	800ed4c <_printf_common+0x58>
 800edbc:	2301      	movs	r3, #1
 800edbe:	4622      	mov	r2, r4
 800edc0:	4649      	mov	r1, r9
 800edc2:	4638      	mov	r0, r7
 800edc4:	47c0      	blx	r8
 800edc6:	3001      	adds	r0, #1
 800edc8:	d0e6      	beq.n	800ed98 <_printf_common+0xa4>
 800edca:	3601      	adds	r6, #1
 800edcc:	e7d9      	b.n	800ed82 <_printf_common+0x8e>
	...

0800edd0 <_printf_i>:
 800edd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800edd4:	7e0f      	ldrb	r7, [r1, #24]
 800edd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800edd8:	2f78      	cmp	r7, #120	; 0x78
 800edda:	4691      	mov	r9, r2
 800eddc:	4680      	mov	r8, r0
 800edde:	460c      	mov	r4, r1
 800ede0:	469a      	mov	sl, r3
 800ede2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ede6:	d807      	bhi.n	800edf8 <_printf_i+0x28>
 800ede8:	2f62      	cmp	r7, #98	; 0x62
 800edea:	d80a      	bhi.n	800ee02 <_printf_i+0x32>
 800edec:	2f00      	cmp	r7, #0
 800edee:	f000 80d8 	beq.w	800efa2 <_printf_i+0x1d2>
 800edf2:	2f58      	cmp	r7, #88	; 0x58
 800edf4:	f000 80a3 	beq.w	800ef3e <_printf_i+0x16e>
 800edf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800edfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ee00:	e03a      	b.n	800ee78 <_printf_i+0xa8>
 800ee02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ee06:	2b15      	cmp	r3, #21
 800ee08:	d8f6      	bhi.n	800edf8 <_printf_i+0x28>
 800ee0a:	a101      	add	r1, pc, #4	; (adr r1, 800ee10 <_printf_i+0x40>)
 800ee0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ee10:	0800ee69 	.word	0x0800ee69
 800ee14:	0800ee7d 	.word	0x0800ee7d
 800ee18:	0800edf9 	.word	0x0800edf9
 800ee1c:	0800edf9 	.word	0x0800edf9
 800ee20:	0800edf9 	.word	0x0800edf9
 800ee24:	0800edf9 	.word	0x0800edf9
 800ee28:	0800ee7d 	.word	0x0800ee7d
 800ee2c:	0800edf9 	.word	0x0800edf9
 800ee30:	0800edf9 	.word	0x0800edf9
 800ee34:	0800edf9 	.word	0x0800edf9
 800ee38:	0800edf9 	.word	0x0800edf9
 800ee3c:	0800ef89 	.word	0x0800ef89
 800ee40:	0800eead 	.word	0x0800eead
 800ee44:	0800ef6b 	.word	0x0800ef6b
 800ee48:	0800edf9 	.word	0x0800edf9
 800ee4c:	0800edf9 	.word	0x0800edf9
 800ee50:	0800efab 	.word	0x0800efab
 800ee54:	0800edf9 	.word	0x0800edf9
 800ee58:	0800eead 	.word	0x0800eead
 800ee5c:	0800edf9 	.word	0x0800edf9
 800ee60:	0800edf9 	.word	0x0800edf9
 800ee64:	0800ef73 	.word	0x0800ef73
 800ee68:	682b      	ldr	r3, [r5, #0]
 800ee6a:	1d1a      	adds	r2, r3, #4
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	602a      	str	r2, [r5, #0]
 800ee70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ee74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ee78:	2301      	movs	r3, #1
 800ee7a:	e0a3      	b.n	800efc4 <_printf_i+0x1f4>
 800ee7c:	6820      	ldr	r0, [r4, #0]
 800ee7e:	6829      	ldr	r1, [r5, #0]
 800ee80:	0606      	lsls	r6, r0, #24
 800ee82:	f101 0304 	add.w	r3, r1, #4
 800ee86:	d50a      	bpl.n	800ee9e <_printf_i+0xce>
 800ee88:	680e      	ldr	r6, [r1, #0]
 800ee8a:	602b      	str	r3, [r5, #0]
 800ee8c:	2e00      	cmp	r6, #0
 800ee8e:	da03      	bge.n	800ee98 <_printf_i+0xc8>
 800ee90:	232d      	movs	r3, #45	; 0x2d
 800ee92:	4276      	negs	r6, r6
 800ee94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee98:	485e      	ldr	r0, [pc, #376]	; (800f014 <_printf_i+0x244>)
 800ee9a:	230a      	movs	r3, #10
 800ee9c:	e019      	b.n	800eed2 <_printf_i+0x102>
 800ee9e:	680e      	ldr	r6, [r1, #0]
 800eea0:	602b      	str	r3, [r5, #0]
 800eea2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eea6:	bf18      	it	ne
 800eea8:	b236      	sxthne	r6, r6
 800eeaa:	e7ef      	b.n	800ee8c <_printf_i+0xbc>
 800eeac:	682b      	ldr	r3, [r5, #0]
 800eeae:	6820      	ldr	r0, [r4, #0]
 800eeb0:	1d19      	adds	r1, r3, #4
 800eeb2:	6029      	str	r1, [r5, #0]
 800eeb4:	0601      	lsls	r1, r0, #24
 800eeb6:	d501      	bpl.n	800eebc <_printf_i+0xec>
 800eeb8:	681e      	ldr	r6, [r3, #0]
 800eeba:	e002      	b.n	800eec2 <_printf_i+0xf2>
 800eebc:	0646      	lsls	r6, r0, #25
 800eebe:	d5fb      	bpl.n	800eeb8 <_printf_i+0xe8>
 800eec0:	881e      	ldrh	r6, [r3, #0]
 800eec2:	4854      	ldr	r0, [pc, #336]	; (800f014 <_printf_i+0x244>)
 800eec4:	2f6f      	cmp	r7, #111	; 0x6f
 800eec6:	bf0c      	ite	eq
 800eec8:	2308      	moveq	r3, #8
 800eeca:	230a      	movne	r3, #10
 800eecc:	2100      	movs	r1, #0
 800eece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eed2:	6865      	ldr	r5, [r4, #4]
 800eed4:	60a5      	str	r5, [r4, #8]
 800eed6:	2d00      	cmp	r5, #0
 800eed8:	bfa2      	ittt	ge
 800eeda:	6821      	ldrge	r1, [r4, #0]
 800eedc:	f021 0104 	bicge.w	r1, r1, #4
 800eee0:	6021      	strge	r1, [r4, #0]
 800eee2:	b90e      	cbnz	r6, 800eee8 <_printf_i+0x118>
 800eee4:	2d00      	cmp	r5, #0
 800eee6:	d04d      	beq.n	800ef84 <_printf_i+0x1b4>
 800eee8:	4615      	mov	r5, r2
 800eeea:	fbb6 f1f3 	udiv	r1, r6, r3
 800eeee:	fb03 6711 	mls	r7, r3, r1, r6
 800eef2:	5dc7      	ldrb	r7, [r0, r7]
 800eef4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800eef8:	4637      	mov	r7, r6
 800eefa:	42bb      	cmp	r3, r7
 800eefc:	460e      	mov	r6, r1
 800eefe:	d9f4      	bls.n	800eeea <_printf_i+0x11a>
 800ef00:	2b08      	cmp	r3, #8
 800ef02:	d10b      	bne.n	800ef1c <_printf_i+0x14c>
 800ef04:	6823      	ldr	r3, [r4, #0]
 800ef06:	07de      	lsls	r6, r3, #31
 800ef08:	d508      	bpl.n	800ef1c <_printf_i+0x14c>
 800ef0a:	6923      	ldr	r3, [r4, #16]
 800ef0c:	6861      	ldr	r1, [r4, #4]
 800ef0e:	4299      	cmp	r1, r3
 800ef10:	bfde      	ittt	le
 800ef12:	2330      	movle	r3, #48	; 0x30
 800ef14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ef18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ef1c:	1b52      	subs	r2, r2, r5
 800ef1e:	6122      	str	r2, [r4, #16]
 800ef20:	f8cd a000 	str.w	sl, [sp]
 800ef24:	464b      	mov	r3, r9
 800ef26:	aa03      	add	r2, sp, #12
 800ef28:	4621      	mov	r1, r4
 800ef2a:	4640      	mov	r0, r8
 800ef2c:	f7ff fee2 	bl	800ecf4 <_printf_common>
 800ef30:	3001      	adds	r0, #1
 800ef32:	d14c      	bne.n	800efce <_printf_i+0x1fe>
 800ef34:	f04f 30ff 	mov.w	r0, #4294967295
 800ef38:	b004      	add	sp, #16
 800ef3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef3e:	4835      	ldr	r0, [pc, #212]	; (800f014 <_printf_i+0x244>)
 800ef40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ef44:	6829      	ldr	r1, [r5, #0]
 800ef46:	6823      	ldr	r3, [r4, #0]
 800ef48:	f851 6b04 	ldr.w	r6, [r1], #4
 800ef4c:	6029      	str	r1, [r5, #0]
 800ef4e:	061d      	lsls	r5, r3, #24
 800ef50:	d514      	bpl.n	800ef7c <_printf_i+0x1ac>
 800ef52:	07df      	lsls	r7, r3, #31
 800ef54:	bf44      	itt	mi
 800ef56:	f043 0320 	orrmi.w	r3, r3, #32
 800ef5a:	6023      	strmi	r3, [r4, #0]
 800ef5c:	b91e      	cbnz	r6, 800ef66 <_printf_i+0x196>
 800ef5e:	6823      	ldr	r3, [r4, #0]
 800ef60:	f023 0320 	bic.w	r3, r3, #32
 800ef64:	6023      	str	r3, [r4, #0]
 800ef66:	2310      	movs	r3, #16
 800ef68:	e7b0      	b.n	800eecc <_printf_i+0xfc>
 800ef6a:	6823      	ldr	r3, [r4, #0]
 800ef6c:	f043 0320 	orr.w	r3, r3, #32
 800ef70:	6023      	str	r3, [r4, #0]
 800ef72:	2378      	movs	r3, #120	; 0x78
 800ef74:	4828      	ldr	r0, [pc, #160]	; (800f018 <_printf_i+0x248>)
 800ef76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ef7a:	e7e3      	b.n	800ef44 <_printf_i+0x174>
 800ef7c:	0659      	lsls	r1, r3, #25
 800ef7e:	bf48      	it	mi
 800ef80:	b2b6      	uxthmi	r6, r6
 800ef82:	e7e6      	b.n	800ef52 <_printf_i+0x182>
 800ef84:	4615      	mov	r5, r2
 800ef86:	e7bb      	b.n	800ef00 <_printf_i+0x130>
 800ef88:	682b      	ldr	r3, [r5, #0]
 800ef8a:	6826      	ldr	r6, [r4, #0]
 800ef8c:	6961      	ldr	r1, [r4, #20]
 800ef8e:	1d18      	adds	r0, r3, #4
 800ef90:	6028      	str	r0, [r5, #0]
 800ef92:	0635      	lsls	r5, r6, #24
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	d501      	bpl.n	800ef9c <_printf_i+0x1cc>
 800ef98:	6019      	str	r1, [r3, #0]
 800ef9a:	e002      	b.n	800efa2 <_printf_i+0x1d2>
 800ef9c:	0670      	lsls	r0, r6, #25
 800ef9e:	d5fb      	bpl.n	800ef98 <_printf_i+0x1c8>
 800efa0:	8019      	strh	r1, [r3, #0]
 800efa2:	2300      	movs	r3, #0
 800efa4:	6123      	str	r3, [r4, #16]
 800efa6:	4615      	mov	r5, r2
 800efa8:	e7ba      	b.n	800ef20 <_printf_i+0x150>
 800efaa:	682b      	ldr	r3, [r5, #0]
 800efac:	1d1a      	adds	r2, r3, #4
 800efae:	602a      	str	r2, [r5, #0]
 800efb0:	681d      	ldr	r5, [r3, #0]
 800efb2:	6862      	ldr	r2, [r4, #4]
 800efb4:	2100      	movs	r1, #0
 800efb6:	4628      	mov	r0, r5
 800efb8:	f7f1 f99a 	bl	80002f0 <memchr>
 800efbc:	b108      	cbz	r0, 800efc2 <_printf_i+0x1f2>
 800efbe:	1b40      	subs	r0, r0, r5
 800efc0:	6060      	str	r0, [r4, #4]
 800efc2:	6863      	ldr	r3, [r4, #4]
 800efc4:	6123      	str	r3, [r4, #16]
 800efc6:	2300      	movs	r3, #0
 800efc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800efcc:	e7a8      	b.n	800ef20 <_printf_i+0x150>
 800efce:	6923      	ldr	r3, [r4, #16]
 800efd0:	462a      	mov	r2, r5
 800efd2:	4649      	mov	r1, r9
 800efd4:	4640      	mov	r0, r8
 800efd6:	47d0      	blx	sl
 800efd8:	3001      	adds	r0, #1
 800efda:	d0ab      	beq.n	800ef34 <_printf_i+0x164>
 800efdc:	6823      	ldr	r3, [r4, #0]
 800efde:	079b      	lsls	r3, r3, #30
 800efe0:	d413      	bmi.n	800f00a <_printf_i+0x23a>
 800efe2:	68e0      	ldr	r0, [r4, #12]
 800efe4:	9b03      	ldr	r3, [sp, #12]
 800efe6:	4298      	cmp	r0, r3
 800efe8:	bfb8      	it	lt
 800efea:	4618      	movlt	r0, r3
 800efec:	e7a4      	b.n	800ef38 <_printf_i+0x168>
 800efee:	2301      	movs	r3, #1
 800eff0:	4632      	mov	r2, r6
 800eff2:	4649      	mov	r1, r9
 800eff4:	4640      	mov	r0, r8
 800eff6:	47d0      	blx	sl
 800eff8:	3001      	adds	r0, #1
 800effa:	d09b      	beq.n	800ef34 <_printf_i+0x164>
 800effc:	3501      	adds	r5, #1
 800effe:	68e3      	ldr	r3, [r4, #12]
 800f000:	9903      	ldr	r1, [sp, #12]
 800f002:	1a5b      	subs	r3, r3, r1
 800f004:	42ab      	cmp	r3, r5
 800f006:	dcf2      	bgt.n	800efee <_printf_i+0x21e>
 800f008:	e7eb      	b.n	800efe2 <_printf_i+0x212>
 800f00a:	2500      	movs	r5, #0
 800f00c:	f104 0619 	add.w	r6, r4, #25
 800f010:	e7f5      	b.n	800effe <_printf_i+0x22e>
 800f012:	bf00      	nop
 800f014:	0801b72a 	.word	0x0801b72a
 800f018:	0801b73b 	.word	0x0801b73b

0800f01c <siprintf>:
 800f01c:	b40e      	push	{r1, r2, r3}
 800f01e:	b500      	push	{lr}
 800f020:	b09c      	sub	sp, #112	; 0x70
 800f022:	ab1d      	add	r3, sp, #116	; 0x74
 800f024:	9002      	str	r0, [sp, #8]
 800f026:	9006      	str	r0, [sp, #24]
 800f028:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f02c:	4809      	ldr	r0, [pc, #36]	; (800f054 <siprintf+0x38>)
 800f02e:	9107      	str	r1, [sp, #28]
 800f030:	9104      	str	r1, [sp, #16]
 800f032:	4909      	ldr	r1, [pc, #36]	; (800f058 <siprintf+0x3c>)
 800f034:	f853 2b04 	ldr.w	r2, [r3], #4
 800f038:	9105      	str	r1, [sp, #20]
 800f03a:	6800      	ldr	r0, [r0, #0]
 800f03c:	9301      	str	r3, [sp, #4]
 800f03e:	a902      	add	r1, sp, #8
 800f040:	f001 fb0a 	bl	8010658 <_svfiprintf_r>
 800f044:	9b02      	ldr	r3, [sp, #8]
 800f046:	2200      	movs	r2, #0
 800f048:	701a      	strb	r2, [r3, #0]
 800f04a:	b01c      	add	sp, #112	; 0x70
 800f04c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f050:	b003      	add	sp, #12
 800f052:	4770      	bx	lr
 800f054:	24000378 	.word	0x24000378
 800f058:	ffff0208 	.word	0xffff0208

0800f05c <stpcpy>:
 800f05c:	4603      	mov	r3, r0
 800f05e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f062:	4618      	mov	r0, r3
 800f064:	f803 2b01 	strb.w	r2, [r3], #1
 800f068:	2a00      	cmp	r2, #0
 800f06a:	d1f8      	bne.n	800f05e <stpcpy+0x2>
 800f06c:	4770      	bx	lr

0800f06e <strcat>:
 800f06e:	b510      	push	{r4, lr}
 800f070:	4602      	mov	r2, r0
 800f072:	7814      	ldrb	r4, [r2, #0]
 800f074:	4613      	mov	r3, r2
 800f076:	3201      	adds	r2, #1
 800f078:	2c00      	cmp	r4, #0
 800f07a:	d1fa      	bne.n	800f072 <strcat+0x4>
 800f07c:	3b01      	subs	r3, #1
 800f07e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f082:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f086:	2a00      	cmp	r2, #0
 800f088:	d1f9      	bne.n	800f07e <strcat+0x10>
 800f08a:	bd10      	pop	{r4, pc}

0800f08c <strcpy>:
 800f08c:	4603      	mov	r3, r0
 800f08e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f092:	f803 2b01 	strb.w	r2, [r3], #1
 800f096:	2a00      	cmp	r2, #0
 800f098:	d1f9      	bne.n	800f08e <strcpy+0x2>
 800f09a:	4770      	bx	lr

0800f09c <quorem>:
 800f09c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a0:	6903      	ldr	r3, [r0, #16]
 800f0a2:	690c      	ldr	r4, [r1, #16]
 800f0a4:	42a3      	cmp	r3, r4
 800f0a6:	4607      	mov	r7, r0
 800f0a8:	f2c0 8081 	blt.w	800f1ae <quorem+0x112>
 800f0ac:	3c01      	subs	r4, #1
 800f0ae:	f101 0814 	add.w	r8, r1, #20
 800f0b2:	f100 0514 	add.w	r5, r0, #20
 800f0b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f0ba:	9301      	str	r3, [sp, #4]
 800f0bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f0c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f0c4:	3301      	adds	r3, #1
 800f0c6:	429a      	cmp	r2, r3
 800f0c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f0cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f0d0:	fbb2 f6f3 	udiv	r6, r2, r3
 800f0d4:	d331      	bcc.n	800f13a <quorem+0x9e>
 800f0d6:	f04f 0e00 	mov.w	lr, #0
 800f0da:	4640      	mov	r0, r8
 800f0dc:	46ac      	mov	ip, r5
 800f0de:	46f2      	mov	sl, lr
 800f0e0:	f850 2b04 	ldr.w	r2, [r0], #4
 800f0e4:	b293      	uxth	r3, r2
 800f0e6:	fb06 e303 	mla	r3, r6, r3, lr
 800f0ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f0ee:	b29b      	uxth	r3, r3
 800f0f0:	ebaa 0303 	sub.w	r3, sl, r3
 800f0f4:	f8dc a000 	ldr.w	sl, [ip]
 800f0f8:	0c12      	lsrs	r2, r2, #16
 800f0fa:	fa13 f38a 	uxtah	r3, r3, sl
 800f0fe:	fb06 e202 	mla	r2, r6, r2, lr
 800f102:	9300      	str	r3, [sp, #0]
 800f104:	9b00      	ldr	r3, [sp, #0]
 800f106:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f10a:	b292      	uxth	r2, r2
 800f10c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f110:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f114:	f8bd 3000 	ldrh.w	r3, [sp]
 800f118:	4581      	cmp	r9, r0
 800f11a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f11e:	f84c 3b04 	str.w	r3, [ip], #4
 800f122:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f126:	d2db      	bcs.n	800f0e0 <quorem+0x44>
 800f128:	f855 300b 	ldr.w	r3, [r5, fp]
 800f12c:	b92b      	cbnz	r3, 800f13a <quorem+0x9e>
 800f12e:	9b01      	ldr	r3, [sp, #4]
 800f130:	3b04      	subs	r3, #4
 800f132:	429d      	cmp	r5, r3
 800f134:	461a      	mov	r2, r3
 800f136:	d32e      	bcc.n	800f196 <quorem+0xfa>
 800f138:	613c      	str	r4, [r7, #16]
 800f13a:	4638      	mov	r0, r7
 800f13c:	f001 f838 	bl	80101b0 <__mcmp>
 800f140:	2800      	cmp	r0, #0
 800f142:	db24      	blt.n	800f18e <quorem+0xf2>
 800f144:	3601      	adds	r6, #1
 800f146:	4628      	mov	r0, r5
 800f148:	f04f 0c00 	mov.w	ip, #0
 800f14c:	f858 2b04 	ldr.w	r2, [r8], #4
 800f150:	f8d0 e000 	ldr.w	lr, [r0]
 800f154:	b293      	uxth	r3, r2
 800f156:	ebac 0303 	sub.w	r3, ip, r3
 800f15a:	0c12      	lsrs	r2, r2, #16
 800f15c:	fa13 f38e 	uxtah	r3, r3, lr
 800f160:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f164:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f168:	b29b      	uxth	r3, r3
 800f16a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f16e:	45c1      	cmp	r9, r8
 800f170:	f840 3b04 	str.w	r3, [r0], #4
 800f174:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f178:	d2e8      	bcs.n	800f14c <quorem+0xb0>
 800f17a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f17e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f182:	b922      	cbnz	r2, 800f18e <quorem+0xf2>
 800f184:	3b04      	subs	r3, #4
 800f186:	429d      	cmp	r5, r3
 800f188:	461a      	mov	r2, r3
 800f18a:	d30a      	bcc.n	800f1a2 <quorem+0x106>
 800f18c:	613c      	str	r4, [r7, #16]
 800f18e:	4630      	mov	r0, r6
 800f190:	b003      	add	sp, #12
 800f192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f196:	6812      	ldr	r2, [r2, #0]
 800f198:	3b04      	subs	r3, #4
 800f19a:	2a00      	cmp	r2, #0
 800f19c:	d1cc      	bne.n	800f138 <quorem+0x9c>
 800f19e:	3c01      	subs	r4, #1
 800f1a0:	e7c7      	b.n	800f132 <quorem+0x96>
 800f1a2:	6812      	ldr	r2, [r2, #0]
 800f1a4:	3b04      	subs	r3, #4
 800f1a6:	2a00      	cmp	r2, #0
 800f1a8:	d1f0      	bne.n	800f18c <quorem+0xf0>
 800f1aa:	3c01      	subs	r4, #1
 800f1ac:	e7eb      	b.n	800f186 <quorem+0xea>
 800f1ae:	2000      	movs	r0, #0
 800f1b0:	e7ee      	b.n	800f190 <quorem+0xf4>
 800f1b2:	0000      	movs	r0, r0
 800f1b4:	0000      	movs	r0, r0
	...

0800f1b8 <_dtoa_r>:
 800f1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1bc:	ed2d 8b02 	vpush	{d8}
 800f1c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f1c2:	b091      	sub	sp, #68	; 0x44
 800f1c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f1c8:	ec59 8b10 	vmov	r8, r9, d0
 800f1cc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800f1ce:	9106      	str	r1, [sp, #24]
 800f1d0:	4606      	mov	r6, r0
 800f1d2:	9208      	str	r2, [sp, #32]
 800f1d4:	930c      	str	r3, [sp, #48]	; 0x30
 800f1d6:	b975      	cbnz	r5, 800f1f6 <_dtoa_r+0x3e>
 800f1d8:	2010      	movs	r0, #16
 800f1da:	f000 fd5f 	bl	800fc9c <malloc>
 800f1de:	4602      	mov	r2, r0
 800f1e0:	6270      	str	r0, [r6, #36]	; 0x24
 800f1e2:	b920      	cbnz	r0, 800f1ee <_dtoa_r+0x36>
 800f1e4:	4baa      	ldr	r3, [pc, #680]	; (800f490 <_dtoa_r+0x2d8>)
 800f1e6:	21ea      	movs	r1, #234	; 0xea
 800f1e8:	48aa      	ldr	r0, [pc, #680]	; (800f494 <_dtoa_r+0x2dc>)
 800f1ea:	f001 fb45 	bl	8010878 <__assert_func>
 800f1ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f1f2:	6005      	str	r5, [r0, #0]
 800f1f4:	60c5      	str	r5, [r0, #12]
 800f1f6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f1f8:	6819      	ldr	r1, [r3, #0]
 800f1fa:	b151      	cbz	r1, 800f212 <_dtoa_r+0x5a>
 800f1fc:	685a      	ldr	r2, [r3, #4]
 800f1fe:	604a      	str	r2, [r1, #4]
 800f200:	2301      	movs	r3, #1
 800f202:	4093      	lsls	r3, r2
 800f204:	608b      	str	r3, [r1, #8]
 800f206:	4630      	mov	r0, r6
 800f208:	f000 fd90 	bl	800fd2c <_Bfree>
 800f20c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800f20e:	2200      	movs	r2, #0
 800f210:	601a      	str	r2, [r3, #0]
 800f212:	f1b9 0300 	subs.w	r3, r9, #0
 800f216:	bfbb      	ittet	lt
 800f218:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f21c:	9303      	strlt	r3, [sp, #12]
 800f21e:	2300      	movge	r3, #0
 800f220:	2201      	movlt	r2, #1
 800f222:	bfac      	ite	ge
 800f224:	6023      	strge	r3, [r4, #0]
 800f226:	6022      	strlt	r2, [r4, #0]
 800f228:	4b9b      	ldr	r3, [pc, #620]	; (800f498 <_dtoa_r+0x2e0>)
 800f22a:	9c03      	ldr	r4, [sp, #12]
 800f22c:	43a3      	bics	r3, r4
 800f22e:	d11c      	bne.n	800f26a <_dtoa_r+0xb2>
 800f230:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f232:	f242 730f 	movw	r3, #9999	; 0x270f
 800f236:	6013      	str	r3, [r2, #0]
 800f238:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800f23c:	ea53 0308 	orrs.w	r3, r3, r8
 800f240:	f000 84fd 	beq.w	800fc3e <_dtoa_r+0xa86>
 800f244:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f246:	b963      	cbnz	r3, 800f262 <_dtoa_r+0xaa>
 800f248:	4b94      	ldr	r3, [pc, #592]	; (800f49c <_dtoa_r+0x2e4>)
 800f24a:	e01f      	b.n	800f28c <_dtoa_r+0xd4>
 800f24c:	4b94      	ldr	r3, [pc, #592]	; (800f4a0 <_dtoa_r+0x2e8>)
 800f24e:	9301      	str	r3, [sp, #4]
 800f250:	3308      	adds	r3, #8
 800f252:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f254:	6013      	str	r3, [r2, #0]
 800f256:	9801      	ldr	r0, [sp, #4]
 800f258:	b011      	add	sp, #68	; 0x44
 800f25a:	ecbd 8b02 	vpop	{d8}
 800f25e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f262:	4b8e      	ldr	r3, [pc, #568]	; (800f49c <_dtoa_r+0x2e4>)
 800f264:	9301      	str	r3, [sp, #4]
 800f266:	3303      	adds	r3, #3
 800f268:	e7f3      	b.n	800f252 <_dtoa_r+0x9a>
 800f26a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800f26e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f276:	d10b      	bne.n	800f290 <_dtoa_r+0xd8>
 800f278:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f27a:	2301      	movs	r3, #1
 800f27c:	6013      	str	r3, [r2, #0]
 800f27e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f280:	2b00      	cmp	r3, #0
 800f282:	f000 84d9 	beq.w	800fc38 <_dtoa_r+0xa80>
 800f286:	4887      	ldr	r0, [pc, #540]	; (800f4a4 <_dtoa_r+0x2ec>)
 800f288:	6018      	str	r0, [r3, #0]
 800f28a:	1e43      	subs	r3, r0, #1
 800f28c:	9301      	str	r3, [sp, #4]
 800f28e:	e7e2      	b.n	800f256 <_dtoa_r+0x9e>
 800f290:	a90f      	add	r1, sp, #60	; 0x3c
 800f292:	aa0e      	add	r2, sp, #56	; 0x38
 800f294:	4630      	mov	r0, r6
 800f296:	eeb0 0b48 	vmov.f64	d0, d8
 800f29a:	f001 f82f 	bl	80102fc <__d2b>
 800f29e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800f2a2:	4605      	mov	r5, r0
 800f2a4:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f2a6:	2900      	cmp	r1, #0
 800f2a8:	d046      	beq.n	800f338 <_dtoa_r+0x180>
 800f2aa:	ee18 4a90 	vmov	r4, s17
 800f2ae:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f2b2:	ec53 2b18 	vmov	r2, r3, d8
 800f2b6:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800f2ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f2be:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f2c2:	2400      	movs	r4, #0
 800f2c4:	ec43 2b16 	vmov	d6, r2, r3
 800f2c8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800f2cc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800f478 <_dtoa_r+0x2c0>
 800f2d0:	ee36 7b47 	vsub.f64	d7, d6, d7
 800f2d4:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800f480 <_dtoa_r+0x2c8>
 800f2d8:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f2dc:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800f488 <_dtoa_r+0x2d0>
 800f2e0:	ee07 1a90 	vmov	s15, r1
 800f2e4:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800f2e8:	eeb0 7b46 	vmov.f64	d7, d6
 800f2ec:	eea4 7b05 	vfma.f64	d7, d4, d5
 800f2f0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800f2f4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800f2f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2fc:	ee16 ba90 	vmov	fp, s13
 800f300:	940a      	str	r4, [sp, #40]	; 0x28
 800f302:	d508      	bpl.n	800f316 <_dtoa_r+0x15e>
 800f304:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800f308:	eeb4 6b47 	vcmp.f64	d6, d7
 800f30c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f310:	bf18      	it	ne
 800f312:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800f316:	f1bb 0f16 	cmp.w	fp, #22
 800f31a:	d82f      	bhi.n	800f37c <_dtoa_r+0x1c4>
 800f31c:	4b62      	ldr	r3, [pc, #392]	; (800f4a8 <_dtoa_r+0x2f0>)
 800f31e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f322:	ed93 7b00 	vldr	d7, [r3]
 800f326:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f32e:	d501      	bpl.n	800f334 <_dtoa_r+0x17c>
 800f330:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f334:	2300      	movs	r3, #0
 800f336:	e022      	b.n	800f37e <_dtoa_r+0x1c6>
 800f338:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f33a:	4401      	add	r1, r0
 800f33c:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800f340:	2b20      	cmp	r3, #32
 800f342:	bfc1      	itttt	gt
 800f344:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f348:	fa04 f303 	lslgt.w	r3, r4, r3
 800f34c:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800f350:	fa28 f804 	lsrgt.w	r8, r8, r4
 800f354:	bfd6      	itet	le
 800f356:	f1c3 0320 	rsble	r3, r3, #32
 800f35a:	ea43 0808 	orrgt.w	r8, r3, r8
 800f35e:	fa08 f803 	lslle.w	r8, r8, r3
 800f362:	ee07 8a90 	vmov	s15, r8
 800f366:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f36a:	3901      	subs	r1, #1
 800f36c:	ee17 4a90 	vmov	r4, s15
 800f370:	ec53 2b17 	vmov	r2, r3, d7
 800f374:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800f378:	2401      	movs	r4, #1
 800f37a:	e7a3      	b.n	800f2c4 <_dtoa_r+0x10c>
 800f37c:	2301      	movs	r3, #1
 800f37e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f380:	1a43      	subs	r3, r0, r1
 800f382:	1e5a      	subs	r2, r3, #1
 800f384:	bf45      	ittet	mi
 800f386:	f1c3 0301 	rsbmi	r3, r3, #1
 800f38a:	9304      	strmi	r3, [sp, #16]
 800f38c:	2300      	movpl	r3, #0
 800f38e:	2300      	movmi	r3, #0
 800f390:	9205      	str	r2, [sp, #20]
 800f392:	bf54      	ite	pl
 800f394:	9304      	strpl	r3, [sp, #16]
 800f396:	9305      	strmi	r3, [sp, #20]
 800f398:	f1bb 0f00 	cmp.w	fp, #0
 800f39c:	db18      	blt.n	800f3d0 <_dtoa_r+0x218>
 800f39e:	9b05      	ldr	r3, [sp, #20]
 800f3a0:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800f3a4:	445b      	add	r3, fp
 800f3a6:	9305      	str	r3, [sp, #20]
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	9a06      	ldr	r2, [sp, #24]
 800f3ac:	2a09      	cmp	r2, #9
 800f3ae:	d849      	bhi.n	800f444 <_dtoa_r+0x28c>
 800f3b0:	2a05      	cmp	r2, #5
 800f3b2:	bfc4      	itt	gt
 800f3b4:	3a04      	subgt	r2, #4
 800f3b6:	9206      	strgt	r2, [sp, #24]
 800f3b8:	9a06      	ldr	r2, [sp, #24]
 800f3ba:	f1a2 0202 	sub.w	r2, r2, #2
 800f3be:	bfcc      	ite	gt
 800f3c0:	2400      	movgt	r4, #0
 800f3c2:	2401      	movle	r4, #1
 800f3c4:	2a03      	cmp	r2, #3
 800f3c6:	d848      	bhi.n	800f45a <_dtoa_r+0x2a2>
 800f3c8:	e8df f002 	tbb	[pc, r2]
 800f3cc:	3a2c2e0b 	.word	0x3a2c2e0b
 800f3d0:	9b04      	ldr	r3, [sp, #16]
 800f3d2:	2200      	movs	r2, #0
 800f3d4:	eba3 030b 	sub.w	r3, r3, fp
 800f3d8:	9304      	str	r3, [sp, #16]
 800f3da:	9209      	str	r2, [sp, #36]	; 0x24
 800f3dc:	f1cb 0300 	rsb	r3, fp, #0
 800f3e0:	e7e3      	b.n	800f3aa <_dtoa_r+0x1f2>
 800f3e2:	2200      	movs	r2, #0
 800f3e4:	9207      	str	r2, [sp, #28]
 800f3e6:	9a08      	ldr	r2, [sp, #32]
 800f3e8:	2a00      	cmp	r2, #0
 800f3ea:	dc39      	bgt.n	800f460 <_dtoa_r+0x2a8>
 800f3ec:	f04f 0a01 	mov.w	sl, #1
 800f3f0:	46d1      	mov	r9, sl
 800f3f2:	4652      	mov	r2, sl
 800f3f4:	f8cd a020 	str.w	sl, [sp, #32]
 800f3f8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800f3fa:	2100      	movs	r1, #0
 800f3fc:	6079      	str	r1, [r7, #4]
 800f3fe:	2004      	movs	r0, #4
 800f400:	f100 0c14 	add.w	ip, r0, #20
 800f404:	4594      	cmp	ip, r2
 800f406:	6879      	ldr	r1, [r7, #4]
 800f408:	d92f      	bls.n	800f46a <_dtoa_r+0x2b2>
 800f40a:	4630      	mov	r0, r6
 800f40c:	930d      	str	r3, [sp, #52]	; 0x34
 800f40e:	f000 fc4d 	bl	800fcac <_Balloc>
 800f412:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f414:	9001      	str	r0, [sp, #4]
 800f416:	4602      	mov	r2, r0
 800f418:	2800      	cmp	r0, #0
 800f41a:	d149      	bne.n	800f4b0 <_dtoa_r+0x2f8>
 800f41c:	4b23      	ldr	r3, [pc, #140]	; (800f4ac <_dtoa_r+0x2f4>)
 800f41e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f422:	e6e1      	b.n	800f1e8 <_dtoa_r+0x30>
 800f424:	2201      	movs	r2, #1
 800f426:	e7dd      	b.n	800f3e4 <_dtoa_r+0x22c>
 800f428:	2200      	movs	r2, #0
 800f42a:	9207      	str	r2, [sp, #28]
 800f42c:	9a08      	ldr	r2, [sp, #32]
 800f42e:	eb0b 0a02 	add.w	sl, fp, r2
 800f432:	f10a 0901 	add.w	r9, sl, #1
 800f436:	464a      	mov	r2, r9
 800f438:	2a01      	cmp	r2, #1
 800f43a:	bfb8      	it	lt
 800f43c:	2201      	movlt	r2, #1
 800f43e:	e7db      	b.n	800f3f8 <_dtoa_r+0x240>
 800f440:	2201      	movs	r2, #1
 800f442:	e7f2      	b.n	800f42a <_dtoa_r+0x272>
 800f444:	2401      	movs	r4, #1
 800f446:	2200      	movs	r2, #0
 800f448:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800f44c:	f04f 3aff 	mov.w	sl, #4294967295
 800f450:	2100      	movs	r1, #0
 800f452:	46d1      	mov	r9, sl
 800f454:	2212      	movs	r2, #18
 800f456:	9108      	str	r1, [sp, #32]
 800f458:	e7ce      	b.n	800f3f8 <_dtoa_r+0x240>
 800f45a:	2201      	movs	r2, #1
 800f45c:	9207      	str	r2, [sp, #28]
 800f45e:	e7f5      	b.n	800f44c <_dtoa_r+0x294>
 800f460:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f464:	46d1      	mov	r9, sl
 800f466:	4652      	mov	r2, sl
 800f468:	e7c6      	b.n	800f3f8 <_dtoa_r+0x240>
 800f46a:	3101      	adds	r1, #1
 800f46c:	6079      	str	r1, [r7, #4]
 800f46e:	0040      	lsls	r0, r0, #1
 800f470:	e7c6      	b.n	800f400 <_dtoa_r+0x248>
 800f472:	bf00      	nop
 800f474:	f3af 8000 	nop.w
 800f478:	636f4361 	.word	0x636f4361
 800f47c:	3fd287a7 	.word	0x3fd287a7
 800f480:	8b60c8b3 	.word	0x8b60c8b3
 800f484:	3fc68a28 	.word	0x3fc68a28
 800f488:	509f79fb 	.word	0x509f79fb
 800f48c:	3fd34413 	.word	0x3fd34413
 800f490:	0801b759 	.word	0x0801b759
 800f494:	0801b770 	.word	0x0801b770
 800f498:	7ff00000 	.word	0x7ff00000
 800f49c:	0801b755 	.word	0x0801b755
 800f4a0:	0801b74c 	.word	0x0801b74c
 800f4a4:	0801b729 	.word	0x0801b729
 800f4a8:	0801b860 	.word	0x0801b860
 800f4ac:	0801b7cb 	.word	0x0801b7cb
 800f4b0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800f4b2:	9901      	ldr	r1, [sp, #4]
 800f4b4:	6011      	str	r1, [r2, #0]
 800f4b6:	f1b9 0f0e 	cmp.w	r9, #14
 800f4ba:	d86c      	bhi.n	800f596 <_dtoa_r+0x3de>
 800f4bc:	2c00      	cmp	r4, #0
 800f4be:	d06a      	beq.n	800f596 <_dtoa_r+0x3de>
 800f4c0:	f1bb 0f00 	cmp.w	fp, #0
 800f4c4:	f340 80a0 	ble.w	800f608 <_dtoa_r+0x450>
 800f4c8:	49c1      	ldr	r1, [pc, #772]	; (800f7d0 <_dtoa_r+0x618>)
 800f4ca:	f00b 020f 	and.w	r2, fp, #15
 800f4ce:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800f4d2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f4d6:	ed92 7b00 	vldr	d7, [r2]
 800f4da:	ea4f 112b 	mov.w	r1, fp, asr #4
 800f4de:	f000 8087 	beq.w	800f5f0 <_dtoa_r+0x438>
 800f4e2:	4abc      	ldr	r2, [pc, #752]	; (800f7d4 <_dtoa_r+0x61c>)
 800f4e4:	ed92 6b08 	vldr	d6, [r2, #32]
 800f4e8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800f4ec:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f4f0:	f001 010f 	and.w	r1, r1, #15
 800f4f4:	2203      	movs	r2, #3
 800f4f6:	48b7      	ldr	r0, [pc, #732]	; (800f7d4 <_dtoa_r+0x61c>)
 800f4f8:	2900      	cmp	r1, #0
 800f4fa:	d17b      	bne.n	800f5f4 <_dtoa_r+0x43c>
 800f4fc:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f500:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f504:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f508:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f50a:	2900      	cmp	r1, #0
 800f50c:	f000 80a2 	beq.w	800f654 <_dtoa_r+0x49c>
 800f510:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800f514:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f518:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f51c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f520:	f140 8098 	bpl.w	800f654 <_dtoa_r+0x49c>
 800f524:	f1b9 0f00 	cmp.w	r9, #0
 800f528:	f000 8094 	beq.w	800f654 <_dtoa_r+0x49c>
 800f52c:	f1ba 0f00 	cmp.w	sl, #0
 800f530:	dd2f      	ble.n	800f592 <_dtoa_r+0x3da>
 800f532:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800f536:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f53a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f53e:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f542:	3201      	adds	r2, #1
 800f544:	4650      	mov	r0, sl
 800f546:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f54a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800f54e:	ee07 2a90 	vmov	s15, r2
 800f552:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f556:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f55a:	ee15 4a90 	vmov	r4, s11
 800f55e:	ec52 1b15 	vmov	r1, r2, d5
 800f562:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800f566:	2800      	cmp	r0, #0
 800f568:	d177      	bne.n	800f65a <_dtoa_r+0x4a2>
 800f56a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800f56e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f572:	ec42 1b17 	vmov	d7, r1, r2
 800f576:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f57a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f57e:	f300 8263 	bgt.w	800fa48 <_dtoa_r+0x890>
 800f582:	eeb1 7b47 	vneg.f64	d7, d7
 800f586:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f58a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f58e:	f100 8258 	bmi.w	800fa42 <_dtoa_r+0x88a>
 800f592:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f596:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f598:	2a00      	cmp	r2, #0
 800f59a:	f2c0 811d 	blt.w	800f7d8 <_dtoa_r+0x620>
 800f59e:	f1bb 0f0e 	cmp.w	fp, #14
 800f5a2:	f300 8119 	bgt.w	800f7d8 <_dtoa_r+0x620>
 800f5a6:	4b8a      	ldr	r3, [pc, #552]	; (800f7d0 <_dtoa_r+0x618>)
 800f5a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f5ac:	ed93 6b00 	vldr	d6, [r3]
 800f5b0:	9b08      	ldr	r3, [sp, #32]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	f280 80b7 	bge.w	800f726 <_dtoa_r+0x56e>
 800f5b8:	f1b9 0f00 	cmp.w	r9, #0
 800f5bc:	f300 80b3 	bgt.w	800f726 <_dtoa_r+0x56e>
 800f5c0:	f040 823f 	bne.w	800fa42 <_dtoa_r+0x88a>
 800f5c4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800f5c8:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f5cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f5d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f5d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f5d8:	464c      	mov	r4, r9
 800f5da:	464f      	mov	r7, r9
 800f5dc:	f280 8215 	bge.w	800fa0a <_dtoa_r+0x852>
 800f5e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f5e4:	2331      	movs	r3, #49	; 0x31
 800f5e6:	f808 3b01 	strb.w	r3, [r8], #1
 800f5ea:	f10b 0b01 	add.w	fp, fp, #1
 800f5ee:	e211      	b.n	800fa14 <_dtoa_r+0x85c>
 800f5f0:	2202      	movs	r2, #2
 800f5f2:	e780      	b.n	800f4f6 <_dtoa_r+0x33e>
 800f5f4:	07cc      	lsls	r4, r1, #31
 800f5f6:	d504      	bpl.n	800f602 <_dtoa_r+0x44a>
 800f5f8:	ed90 6b00 	vldr	d6, [r0]
 800f5fc:	3201      	adds	r2, #1
 800f5fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f602:	1049      	asrs	r1, r1, #1
 800f604:	3008      	adds	r0, #8
 800f606:	e777      	b.n	800f4f8 <_dtoa_r+0x340>
 800f608:	d022      	beq.n	800f650 <_dtoa_r+0x498>
 800f60a:	f1cb 0100 	rsb	r1, fp, #0
 800f60e:	4a70      	ldr	r2, [pc, #448]	; (800f7d0 <_dtoa_r+0x618>)
 800f610:	f001 000f 	and.w	r0, r1, #15
 800f614:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f618:	ed92 7b00 	vldr	d7, [r2]
 800f61c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f620:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f624:	486b      	ldr	r0, [pc, #428]	; (800f7d4 <_dtoa_r+0x61c>)
 800f626:	1109      	asrs	r1, r1, #4
 800f628:	2400      	movs	r4, #0
 800f62a:	2202      	movs	r2, #2
 800f62c:	b929      	cbnz	r1, 800f63a <_dtoa_r+0x482>
 800f62e:	2c00      	cmp	r4, #0
 800f630:	f43f af6a 	beq.w	800f508 <_dtoa_r+0x350>
 800f634:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f638:	e766      	b.n	800f508 <_dtoa_r+0x350>
 800f63a:	07cf      	lsls	r7, r1, #31
 800f63c:	d505      	bpl.n	800f64a <_dtoa_r+0x492>
 800f63e:	ed90 6b00 	vldr	d6, [r0]
 800f642:	3201      	adds	r2, #1
 800f644:	2401      	movs	r4, #1
 800f646:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f64a:	1049      	asrs	r1, r1, #1
 800f64c:	3008      	adds	r0, #8
 800f64e:	e7ed      	b.n	800f62c <_dtoa_r+0x474>
 800f650:	2202      	movs	r2, #2
 800f652:	e759      	b.n	800f508 <_dtoa_r+0x350>
 800f654:	465f      	mov	r7, fp
 800f656:	4648      	mov	r0, r9
 800f658:	e775      	b.n	800f546 <_dtoa_r+0x38e>
 800f65a:	ec42 1b17 	vmov	d7, r1, r2
 800f65e:	4a5c      	ldr	r2, [pc, #368]	; (800f7d0 <_dtoa_r+0x618>)
 800f660:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f664:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f668:	9a01      	ldr	r2, [sp, #4]
 800f66a:	1814      	adds	r4, r2, r0
 800f66c:	9a07      	ldr	r2, [sp, #28]
 800f66e:	b352      	cbz	r2, 800f6c6 <_dtoa_r+0x50e>
 800f670:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800f674:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800f678:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f67c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f680:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f684:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f688:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f68c:	ee14 2a90 	vmov	r2, s9
 800f690:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f694:	3230      	adds	r2, #48	; 0x30
 800f696:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f69a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f69e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6a2:	f808 2b01 	strb.w	r2, [r8], #1
 800f6a6:	d439      	bmi.n	800f71c <_dtoa_r+0x564>
 800f6a8:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f6ac:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6b4:	d472      	bmi.n	800f79c <_dtoa_r+0x5e4>
 800f6b6:	45a0      	cmp	r8, r4
 800f6b8:	f43f af6b 	beq.w	800f592 <_dtoa_r+0x3da>
 800f6bc:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f6c0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f6c4:	e7e0      	b.n	800f688 <_dtoa_r+0x4d0>
 800f6c6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f6ca:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f6ce:	4621      	mov	r1, r4
 800f6d0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f6d4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f6d8:	ee14 2a90 	vmov	r2, s9
 800f6dc:	3230      	adds	r2, #48	; 0x30
 800f6de:	f808 2b01 	strb.w	r2, [r8], #1
 800f6e2:	45a0      	cmp	r8, r4
 800f6e4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f6e8:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f6ec:	d118      	bne.n	800f720 <_dtoa_r+0x568>
 800f6ee:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800f6f2:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f6f6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6fe:	dc4d      	bgt.n	800f79c <_dtoa_r+0x5e4>
 800f700:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f704:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f70c:	f57f af41 	bpl.w	800f592 <_dtoa_r+0x3da>
 800f710:	4688      	mov	r8, r1
 800f712:	3901      	subs	r1, #1
 800f714:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800f718:	2b30      	cmp	r3, #48	; 0x30
 800f71a:	d0f9      	beq.n	800f710 <_dtoa_r+0x558>
 800f71c:	46bb      	mov	fp, r7
 800f71e:	e02a      	b.n	800f776 <_dtoa_r+0x5be>
 800f720:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f724:	e7d6      	b.n	800f6d4 <_dtoa_r+0x51c>
 800f726:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f72a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800f72e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f732:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f736:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f73a:	ee15 3a10 	vmov	r3, s10
 800f73e:	3330      	adds	r3, #48	; 0x30
 800f740:	f808 3b01 	strb.w	r3, [r8], #1
 800f744:	9b01      	ldr	r3, [sp, #4]
 800f746:	eba8 0303 	sub.w	r3, r8, r3
 800f74a:	4599      	cmp	r9, r3
 800f74c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f750:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f754:	d133      	bne.n	800f7be <_dtoa_r+0x606>
 800f756:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f75a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f762:	dc1a      	bgt.n	800f79a <_dtoa_r+0x5e2>
 800f764:	eeb4 7b46 	vcmp.f64	d7, d6
 800f768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f76c:	d103      	bne.n	800f776 <_dtoa_r+0x5be>
 800f76e:	ee15 3a10 	vmov	r3, s10
 800f772:	07d9      	lsls	r1, r3, #31
 800f774:	d411      	bmi.n	800f79a <_dtoa_r+0x5e2>
 800f776:	4629      	mov	r1, r5
 800f778:	4630      	mov	r0, r6
 800f77a:	f000 fad7 	bl	800fd2c <_Bfree>
 800f77e:	2300      	movs	r3, #0
 800f780:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f782:	f888 3000 	strb.w	r3, [r8]
 800f786:	f10b 0301 	add.w	r3, fp, #1
 800f78a:	6013      	str	r3, [r2, #0]
 800f78c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f78e:	2b00      	cmp	r3, #0
 800f790:	f43f ad61 	beq.w	800f256 <_dtoa_r+0x9e>
 800f794:	f8c3 8000 	str.w	r8, [r3]
 800f798:	e55d      	b.n	800f256 <_dtoa_r+0x9e>
 800f79a:	465f      	mov	r7, fp
 800f79c:	4643      	mov	r3, r8
 800f79e:	4698      	mov	r8, r3
 800f7a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f7a4:	2a39      	cmp	r2, #57	; 0x39
 800f7a6:	d106      	bne.n	800f7b6 <_dtoa_r+0x5fe>
 800f7a8:	9a01      	ldr	r2, [sp, #4]
 800f7aa:	429a      	cmp	r2, r3
 800f7ac:	d1f7      	bne.n	800f79e <_dtoa_r+0x5e6>
 800f7ae:	9901      	ldr	r1, [sp, #4]
 800f7b0:	2230      	movs	r2, #48	; 0x30
 800f7b2:	3701      	adds	r7, #1
 800f7b4:	700a      	strb	r2, [r1, #0]
 800f7b6:	781a      	ldrb	r2, [r3, #0]
 800f7b8:	3201      	adds	r2, #1
 800f7ba:	701a      	strb	r2, [r3, #0]
 800f7bc:	e7ae      	b.n	800f71c <_dtoa_r+0x564>
 800f7be:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f7c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f7c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f7ca:	d1b2      	bne.n	800f732 <_dtoa_r+0x57a>
 800f7cc:	e7d3      	b.n	800f776 <_dtoa_r+0x5be>
 800f7ce:	bf00      	nop
 800f7d0:	0801b860 	.word	0x0801b860
 800f7d4:	0801b838 	.word	0x0801b838
 800f7d8:	9907      	ldr	r1, [sp, #28]
 800f7da:	2900      	cmp	r1, #0
 800f7dc:	f000 80d0 	beq.w	800f980 <_dtoa_r+0x7c8>
 800f7e0:	9906      	ldr	r1, [sp, #24]
 800f7e2:	2901      	cmp	r1, #1
 800f7e4:	f300 80b4 	bgt.w	800f950 <_dtoa_r+0x798>
 800f7e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f7ea:	2900      	cmp	r1, #0
 800f7ec:	f000 80ac 	beq.w	800f948 <_dtoa_r+0x790>
 800f7f0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f7f4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800f7f8:	461c      	mov	r4, r3
 800f7fa:	930a      	str	r3, [sp, #40]	; 0x28
 800f7fc:	9b04      	ldr	r3, [sp, #16]
 800f7fe:	4413      	add	r3, r2
 800f800:	9304      	str	r3, [sp, #16]
 800f802:	9b05      	ldr	r3, [sp, #20]
 800f804:	2101      	movs	r1, #1
 800f806:	4413      	add	r3, r2
 800f808:	4630      	mov	r0, r6
 800f80a:	9305      	str	r3, [sp, #20]
 800f80c:	f000 fb46 	bl	800fe9c <__i2b>
 800f810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f812:	4607      	mov	r7, r0
 800f814:	f1b8 0f00 	cmp.w	r8, #0
 800f818:	dd0d      	ble.n	800f836 <_dtoa_r+0x67e>
 800f81a:	9a05      	ldr	r2, [sp, #20]
 800f81c:	2a00      	cmp	r2, #0
 800f81e:	dd0a      	ble.n	800f836 <_dtoa_r+0x67e>
 800f820:	4542      	cmp	r2, r8
 800f822:	9904      	ldr	r1, [sp, #16]
 800f824:	bfa8      	it	ge
 800f826:	4642      	movge	r2, r8
 800f828:	1a89      	subs	r1, r1, r2
 800f82a:	9104      	str	r1, [sp, #16]
 800f82c:	9905      	ldr	r1, [sp, #20]
 800f82e:	eba8 0802 	sub.w	r8, r8, r2
 800f832:	1a8a      	subs	r2, r1, r2
 800f834:	9205      	str	r2, [sp, #20]
 800f836:	b303      	cbz	r3, 800f87a <_dtoa_r+0x6c2>
 800f838:	9a07      	ldr	r2, [sp, #28]
 800f83a:	2a00      	cmp	r2, #0
 800f83c:	f000 80a5 	beq.w	800f98a <_dtoa_r+0x7d2>
 800f840:	2c00      	cmp	r4, #0
 800f842:	dd13      	ble.n	800f86c <_dtoa_r+0x6b4>
 800f844:	4639      	mov	r1, r7
 800f846:	4622      	mov	r2, r4
 800f848:	4630      	mov	r0, r6
 800f84a:	930d      	str	r3, [sp, #52]	; 0x34
 800f84c:	f000 fbe6 	bl	801001c <__pow5mult>
 800f850:	462a      	mov	r2, r5
 800f852:	4601      	mov	r1, r0
 800f854:	4607      	mov	r7, r0
 800f856:	4630      	mov	r0, r6
 800f858:	f000 fb36 	bl	800fec8 <__multiply>
 800f85c:	4629      	mov	r1, r5
 800f85e:	900a      	str	r0, [sp, #40]	; 0x28
 800f860:	4630      	mov	r0, r6
 800f862:	f000 fa63 	bl	800fd2c <_Bfree>
 800f866:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f868:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f86a:	4615      	mov	r5, r2
 800f86c:	1b1a      	subs	r2, r3, r4
 800f86e:	d004      	beq.n	800f87a <_dtoa_r+0x6c2>
 800f870:	4629      	mov	r1, r5
 800f872:	4630      	mov	r0, r6
 800f874:	f000 fbd2 	bl	801001c <__pow5mult>
 800f878:	4605      	mov	r5, r0
 800f87a:	2101      	movs	r1, #1
 800f87c:	4630      	mov	r0, r6
 800f87e:	f000 fb0d 	bl	800fe9c <__i2b>
 800f882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f884:	2b00      	cmp	r3, #0
 800f886:	4604      	mov	r4, r0
 800f888:	f340 8081 	ble.w	800f98e <_dtoa_r+0x7d6>
 800f88c:	461a      	mov	r2, r3
 800f88e:	4601      	mov	r1, r0
 800f890:	4630      	mov	r0, r6
 800f892:	f000 fbc3 	bl	801001c <__pow5mult>
 800f896:	9b06      	ldr	r3, [sp, #24]
 800f898:	2b01      	cmp	r3, #1
 800f89a:	4604      	mov	r4, r0
 800f89c:	dd7a      	ble.n	800f994 <_dtoa_r+0x7dc>
 800f89e:	2300      	movs	r3, #0
 800f8a0:	930a      	str	r3, [sp, #40]	; 0x28
 800f8a2:	6922      	ldr	r2, [r4, #16]
 800f8a4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f8a8:	6910      	ldr	r0, [r2, #16]
 800f8aa:	f000 faa7 	bl	800fdfc <__hi0bits>
 800f8ae:	f1c0 0020 	rsb	r0, r0, #32
 800f8b2:	9b05      	ldr	r3, [sp, #20]
 800f8b4:	4418      	add	r0, r3
 800f8b6:	f010 001f 	ands.w	r0, r0, #31
 800f8ba:	f000 808c 	beq.w	800f9d6 <_dtoa_r+0x81e>
 800f8be:	f1c0 0220 	rsb	r2, r0, #32
 800f8c2:	2a04      	cmp	r2, #4
 800f8c4:	f340 8085 	ble.w	800f9d2 <_dtoa_r+0x81a>
 800f8c8:	f1c0 001c 	rsb	r0, r0, #28
 800f8cc:	9b04      	ldr	r3, [sp, #16]
 800f8ce:	4403      	add	r3, r0
 800f8d0:	9304      	str	r3, [sp, #16]
 800f8d2:	9b05      	ldr	r3, [sp, #20]
 800f8d4:	4403      	add	r3, r0
 800f8d6:	4480      	add	r8, r0
 800f8d8:	9305      	str	r3, [sp, #20]
 800f8da:	9b04      	ldr	r3, [sp, #16]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	dd05      	ble.n	800f8ec <_dtoa_r+0x734>
 800f8e0:	4629      	mov	r1, r5
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	f000 fbf3 	bl	80100d0 <__lshift>
 800f8ea:	4605      	mov	r5, r0
 800f8ec:	9b05      	ldr	r3, [sp, #20]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	dd05      	ble.n	800f8fe <_dtoa_r+0x746>
 800f8f2:	4621      	mov	r1, r4
 800f8f4:	461a      	mov	r2, r3
 800f8f6:	4630      	mov	r0, r6
 800f8f8:	f000 fbea 	bl	80100d0 <__lshift>
 800f8fc:	4604      	mov	r4, r0
 800f8fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f900:	2b00      	cmp	r3, #0
 800f902:	d06a      	beq.n	800f9da <_dtoa_r+0x822>
 800f904:	4621      	mov	r1, r4
 800f906:	4628      	mov	r0, r5
 800f908:	f000 fc52 	bl	80101b0 <__mcmp>
 800f90c:	2800      	cmp	r0, #0
 800f90e:	da64      	bge.n	800f9da <_dtoa_r+0x822>
 800f910:	2300      	movs	r3, #0
 800f912:	4629      	mov	r1, r5
 800f914:	220a      	movs	r2, #10
 800f916:	4630      	mov	r0, r6
 800f918:	f000 fa2a 	bl	800fd70 <__multadd>
 800f91c:	9b07      	ldr	r3, [sp, #28]
 800f91e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f922:	4605      	mov	r5, r0
 800f924:	2b00      	cmp	r3, #0
 800f926:	f000 8191 	beq.w	800fc4c <_dtoa_r+0xa94>
 800f92a:	4639      	mov	r1, r7
 800f92c:	2300      	movs	r3, #0
 800f92e:	220a      	movs	r2, #10
 800f930:	4630      	mov	r0, r6
 800f932:	f000 fa1d 	bl	800fd70 <__multadd>
 800f936:	f1ba 0f00 	cmp.w	sl, #0
 800f93a:	4607      	mov	r7, r0
 800f93c:	f300 808d 	bgt.w	800fa5a <_dtoa_r+0x8a2>
 800f940:	9b06      	ldr	r3, [sp, #24]
 800f942:	2b02      	cmp	r3, #2
 800f944:	dc50      	bgt.n	800f9e8 <_dtoa_r+0x830>
 800f946:	e088      	b.n	800fa5a <_dtoa_r+0x8a2>
 800f948:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f94a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f94e:	e751      	b.n	800f7f4 <_dtoa_r+0x63c>
 800f950:	f109 34ff 	add.w	r4, r9, #4294967295
 800f954:	42a3      	cmp	r3, r4
 800f956:	bfbf      	itttt	lt
 800f958:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800f95a:	1ae3      	sublt	r3, r4, r3
 800f95c:	18d2      	addlt	r2, r2, r3
 800f95e:	9209      	strlt	r2, [sp, #36]	; 0x24
 800f960:	bfb6      	itet	lt
 800f962:	4623      	movlt	r3, r4
 800f964:	1b1c      	subge	r4, r3, r4
 800f966:	2400      	movlt	r4, #0
 800f968:	f1b9 0f00 	cmp.w	r9, #0
 800f96c:	bfb5      	itete	lt
 800f96e:	9a04      	ldrlt	r2, [sp, #16]
 800f970:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800f974:	eba2 0809 	sublt.w	r8, r2, r9
 800f978:	464a      	movge	r2, r9
 800f97a:	bfb8      	it	lt
 800f97c:	2200      	movlt	r2, #0
 800f97e:	e73c      	b.n	800f7fa <_dtoa_r+0x642>
 800f980:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800f984:	9f07      	ldr	r7, [sp, #28]
 800f986:	461c      	mov	r4, r3
 800f988:	e744      	b.n	800f814 <_dtoa_r+0x65c>
 800f98a:	461a      	mov	r2, r3
 800f98c:	e770      	b.n	800f870 <_dtoa_r+0x6b8>
 800f98e:	9b06      	ldr	r3, [sp, #24]
 800f990:	2b01      	cmp	r3, #1
 800f992:	dc18      	bgt.n	800f9c6 <_dtoa_r+0x80e>
 800f994:	9b02      	ldr	r3, [sp, #8]
 800f996:	b9b3      	cbnz	r3, 800f9c6 <_dtoa_r+0x80e>
 800f998:	9b03      	ldr	r3, [sp, #12]
 800f99a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f99e:	b9a2      	cbnz	r2, 800f9ca <_dtoa_r+0x812>
 800f9a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800f9a4:	0d12      	lsrs	r2, r2, #20
 800f9a6:	0512      	lsls	r2, r2, #20
 800f9a8:	b18a      	cbz	r2, 800f9ce <_dtoa_r+0x816>
 800f9aa:	9b04      	ldr	r3, [sp, #16]
 800f9ac:	3301      	adds	r3, #1
 800f9ae:	9304      	str	r3, [sp, #16]
 800f9b0:	9b05      	ldr	r3, [sp, #20]
 800f9b2:	3301      	adds	r3, #1
 800f9b4:	9305      	str	r3, [sp, #20]
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	930a      	str	r3, [sp, #40]	; 0x28
 800f9ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	f47f af70 	bne.w	800f8a2 <_dtoa_r+0x6ea>
 800f9c2:	2001      	movs	r0, #1
 800f9c4:	e775      	b.n	800f8b2 <_dtoa_r+0x6fa>
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	e7f6      	b.n	800f9b8 <_dtoa_r+0x800>
 800f9ca:	9b02      	ldr	r3, [sp, #8]
 800f9cc:	e7f4      	b.n	800f9b8 <_dtoa_r+0x800>
 800f9ce:	920a      	str	r2, [sp, #40]	; 0x28
 800f9d0:	e7f3      	b.n	800f9ba <_dtoa_r+0x802>
 800f9d2:	d082      	beq.n	800f8da <_dtoa_r+0x722>
 800f9d4:	4610      	mov	r0, r2
 800f9d6:	301c      	adds	r0, #28
 800f9d8:	e778      	b.n	800f8cc <_dtoa_r+0x714>
 800f9da:	f1b9 0f00 	cmp.w	r9, #0
 800f9de:	dc37      	bgt.n	800fa50 <_dtoa_r+0x898>
 800f9e0:	9b06      	ldr	r3, [sp, #24]
 800f9e2:	2b02      	cmp	r3, #2
 800f9e4:	dd34      	ble.n	800fa50 <_dtoa_r+0x898>
 800f9e6:	46ca      	mov	sl, r9
 800f9e8:	f1ba 0f00 	cmp.w	sl, #0
 800f9ec:	d10d      	bne.n	800fa0a <_dtoa_r+0x852>
 800f9ee:	4621      	mov	r1, r4
 800f9f0:	4653      	mov	r3, sl
 800f9f2:	2205      	movs	r2, #5
 800f9f4:	4630      	mov	r0, r6
 800f9f6:	f000 f9bb 	bl	800fd70 <__multadd>
 800f9fa:	4601      	mov	r1, r0
 800f9fc:	4604      	mov	r4, r0
 800f9fe:	4628      	mov	r0, r5
 800fa00:	f000 fbd6 	bl	80101b0 <__mcmp>
 800fa04:	2800      	cmp	r0, #0
 800fa06:	f73f adeb 	bgt.w	800f5e0 <_dtoa_r+0x428>
 800fa0a:	9b08      	ldr	r3, [sp, #32]
 800fa0c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fa10:	ea6f 0b03 	mvn.w	fp, r3
 800fa14:	f04f 0900 	mov.w	r9, #0
 800fa18:	4621      	mov	r1, r4
 800fa1a:	4630      	mov	r0, r6
 800fa1c:	f000 f986 	bl	800fd2c <_Bfree>
 800fa20:	2f00      	cmp	r7, #0
 800fa22:	f43f aea8 	beq.w	800f776 <_dtoa_r+0x5be>
 800fa26:	f1b9 0f00 	cmp.w	r9, #0
 800fa2a:	d005      	beq.n	800fa38 <_dtoa_r+0x880>
 800fa2c:	45b9      	cmp	r9, r7
 800fa2e:	d003      	beq.n	800fa38 <_dtoa_r+0x880>
 800fa30:	4649      	mov	r1, r9
 800fa32:	4630      	mov	r0, r6
 800fa34:	f000 f97a 	bl	800fd2c <_Bfree>
 800fa38:	4639      	mov	r1, r7
 800fa3a:	4630      	mov	r0, r6
 800fa3c:	f000 f976 	bl	800fd2c <_Bfree>
 800fa40:	e699      	b.n	800f776 <_dtoa_r+0x5be>
 800fa42:	2400      	movs	r4, #0
 800fa44:	4627      	mov	r7, r4
 800fa46:	e7e0      	b.n	800fa0a <_dtoa_r+0x852>
 800fa48:	46bb      	mov	fp, r7
 800fa4a:	4604      	mov	r4, r0
 800fa4c:	4607      	mov	r7, r0
 800fa4e:	e5c7      	b.n	800f5e0 <_dtoa_r+0x428>
 800fa50:	9b07      	ldr	r3, [sp, #28]
 800fa52:	46ca      	mov	sl, r9
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	f000 8100 	beq.w	800fc5a <_dtoa_r+0xaa2>
 800fa5a:	f1b8 0f00 	cmp.w	r8, #0
 800fa5e:	dd05      	ble.n	800fa6c <_dtoa_r+0x8b4>
 800fa60:	4639      	mov	r1, r7
 800fa62:	4642      	mov	r2, r8
 800fa64:	4630      	mov	r0, r6
 800fa66:	f000 fb33 	bl	80100d0 <__lshift>
 800fa6a:	4607      	mov	r7, r0
 800fa6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d05d      	beq.n	800fb2e <_dtoa_r+0x976>
 800fa72:	6879      	ldr	r1, [r7, #4]
 800fa74:	4630      	mov	r0, r6
 800fa76:	f000 f919 	bl	800fcac <_Balloc>
 800fa7a:	4680      	mov	r8, r0
 800fa7c:	b928      	cbnz	r0, 800fa8a <_dtoa_r+0x8d2>
 800fa7e:	4b82      	ldr	r3, [pc, #520]	; (800fc88 <_dtoa_r+0xad0>)
 800fa80:	4602      	mov	r2, r0
 800fa82:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fa86:	f7ff bbaf 	b.w	800f1e8 <_dtoa_r+0x30>
 800fa8a:	693a      	ldr	r2, [r7, #16]
 800fa8c:	3202      	adds	r2, #2
 800fa8e:	0092      	lsls	r2, r2, #2
 800fa90:	f107 010c 	add.w	r1, r7, #12
 800fa94:	300c      	adds	r0, #12
 800fa96:	f7fe fe69 	bl	800e76c <memcpy>
 800fa9a:	2201      	movs	r2, #1
 800fa9c:	4641      	mov	r1, r8
 800fa9e:	4630      	mov	r0, r6
 800faa0:	f000 fb16 	bl	80100d0 <__lshift>
 800faa4:	9b01      	ldr	r3, [sp, #4]
 800faa6:	3301      	adds	r3, #1
 800faa8:	9304      	str	r3, [sp, #16]
 800faaa:	9b01      	ldr	r3, [sp, #4]
 800faac:	4453      	add	r3, sl
 800faae:	9308      	str	r3, [sp, #32]
 800fab0:	9b02      	ldr	r3, [sp, #8]
 800fab2:	f003 0301 	and.w	r3, r3, #1
 800fab6:	46b9      	mov	r9, r7
 800fab8:	9307      	str	r3, [sp, #28]
 800faba:	4607      	mov	r7, r0
 800fabc:	9b04      	ldr	r3, [sp, #16]
 800fabe:	4621      	mov	r1, r4
 800fac0:	3b01      	subs	r3, #1
 800fac2:	4628      	mov	r0, r5
 800fac4:	9302      	str	r3, [sp, #8]
 800fac6:	f7ff fae9 	bl	800f09c <quorem>
 800faca:	4603      	mov	r3, r0
 800facc:	3330      	adds	r3, #48	; 0x30
 800face:	9005      	str	r0, [sp, #20]
 800fad0:	4649      	mov	r1, r9
 800fad2:	4628      	mov	r0, r5
 800fad4:	9309      	str	r3, [sp, #36]	; 0x24
 800fad6:	f000 fb6b 	bl	80101b0 <__mcmp>
 800fada:	463a      	mov	r2, r7
 800fadc:	4682      	mov	sl, r0
 800fade:	4621      	mov	r1, r4
 800fae0:	4630      	mov	r0, r6
 800fae2:	f000 fb81 	bl	80101e8 <__mdiff>
 800fae6:	68c2      	ldr	r2, [r0, #12]
 800fae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faea:	4680      	mov	r8, r0
 800faec:	bb0a      	cbnz	r2, 800fb32 <_dtoa_r+0x97a>
 800faee:	4601      	mov	r1, r0
 800faf0:	4628      	mov	r0, r5
 800faf2:	f000 fb5d 	bl	80101b0 <__mcmp>
 800faf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faf8:	4602      	mov	r2, r0
 800fafa:	4641      	mov	r1, r8
 800fafc:	4630      	mov	r0, r6
 800fafe:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800fb02:	f000 f913 	bl	800fd2c <_Bfree>
 800fb06:	9b06      	ldr	r3, [sp, #24]
 800fb08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb0a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800fb0e:	ea43 0102 	orr.w	r1, r3, r2
 800fb12:	9b07      	ldr	r3, [sp, #28]
 800fb14:	430b      	orrs	r3, r1
 800fb16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb18:	d10d      	bne.n	800fb36 <_dtoa_r+0x97e>
 800fb1a:	2b39      	cmp	r3, #57	; 0x39
 800fb1c:	d029      	beq.n	800fb72 <_dtoa_r+0x9ba>
 800fb1e:	f1ba 0f00 	cmp.w	sl, #0
 800fb22:	dd01      	ble.n	800fb28 <_dtoa_r+0x970>
 800fb24:	9b05      	ldr	r3, [sp, #20]
 800fb26:	3331      	adds	r3, #49	; 0x31
 800fb28:	9a02      	ldr	r2, [sp, #8]
 800fb2a:	7013      	strb	r3, [r2, #0]
 800fb2c:	e774      	b.n	800fa18 <_dtoa_r+0x860>
 800fb2e:	4638      	mov	r0, r7
 800fb30:	e7b8      	b.n	800faa4 <_dtoa_r+0x8ec>
 800fb32:	2201      	movs	r2, #1
 800fb34:	e7e1      	b.n	800fafa <_dtoa_r+0x942>
 800fb36:	f1ba 0f00 	cmp.w	sl, #0
 800fb3a:	db06      	blt.n	800fb4a <_dtoa_r+0x992>
 800fb3c:	9906      	ldr	r1, [sp, #24]
 800fb3e:	ea41 0a0a 	orr.w	sl, r1, sl
 800fb42:	9907      	ldr	r1, [sp, #28]
 800fb44:	ea5a 0101 	orrs.w	r1, sl, r1
 800fb48:	d120      	bne.n	800fb8c <_dtoa_r+0x9d4>
 800fb4a:	2a00      	cmp	r2, #0
 800fb4c:	ddec      	ble.n	800fb28 <_dtoa_r+0x970>
 800fb4e:	4629      	mov	r1, r5
 800fb50:	2201      	movs	r2, #1
 800fb52:	4630      	mov	r0, r6
 800fb54:	9304      	str	r3, [sp, #16]
 800fb56:	f000 fabb 	bl	80100d0 <__lshift>
 800fb5a:	4621      	mov	r1, r4
 800fb5c:	4605      	mov	r5, r0
 800fb5e:	f000 fb27 	bl	80101b0 <__mcmp>
 800fb62:	2800      	cmp	r0, #0
 800fb64:	9b04      	ldr	r3, [sp, #16]
 800fb66:	dc02      	bgt.n	800fb6e <_dtoa_r+0x9b6>
 800fb68:	d1de      	bne.n	800fb28 <_dtoa_r+0x970>
 800fb6a:	07da      	lsls	r2, r3, #31
 800fb6c:	d5dc      	bpl.n	800fb28 <_dtoa_r+0x970>
 800fb6e:	2b39      	cmp	r3, #57	; 0x39
 800fb70:	d1d8      	bne.n	800fb24 <_dtoa_r+0x96c>
 800fb72:	9a02      	ldr	r2, [sp, #8]
 800fb74:	2339      	movs	r3, #57	; 0x39
 800fb76:	7013      	strb	r3, [r2, #0]
 800fb78:	4643      	mov	r3, r8
 800fb7a:	4698      	mov	r8, r3
 800fb7c:	3b01      	subs	r3, #1
 800fb7e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800fb82:	2a39      	cmp	r2, #57	; 0x39
 800fb84:	d051      	beq.n	800fc2a <_dtoa_r+0xa72>
 800fb86:	3201      	adds	r2, #1
 800fb88:	701a      	strb	r2, [r3, #0]
 800fb8a:	e745      	b.n	800fa18 <_dtoa_r+0x860>
 800fb8c:	2a00      	cmp	r2, #0
 800fb8e:	dd03      	ble.n	800fb98 <_dtoa_r+0x9e0>
 800fb90:	2b39      	cmp	r3, #57	; 0x39
 800fb92:	d0ee      	beq.n	800fb72 <_dtoa_r+0x9ba>
 800fb94:	3301      	adds	r3, #1
 800fb96:	e7c7      	b.n	800fb28 <_dtoa_r+0x970>
 800fb98:	9a04      	ldr	r2, [sp, #16]
 800fb9a:	9908      	ldr	r1, [sp, #32]
 800fb9c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fba0:	428a      	cmp	r2, r1
 800fba2:	d02b      	beq.n	800fbfc <_dtoa_r+0xa44>
 800fba4:	4629      	mov	r1, r5
 800fba6:	2300      	movs	r3, #0
 800fba8:	220a      	movs	r2, #10
 800fbaa:	4630      	mov	r0, r6
 800fbac:	f000 f8e0 	bl	800fd70 <__multadd>
 800fbb0:	45b9      	cmp	r9, r7
 800fbb2:	4605      	mov	r5, r0
 800fbb4:	f04f 0300 	mov.w	r3, #0
 800fbb8:	f04f 020a 	mov.w	r2, #10
 800fbbc:	4649      	mov	r1, r9
 800fbbe:	4630      	mov	r0, r6
 800fbc0:	d107      	bne.n	800fbd2 <_dtoa_r+0xa1a>
 800fbc2:	f000 f8d5 	bl	800fd70 <__multadd>
 800fbc6:	4681      	mov	r9, r0
 800fbc8:	4607      	mov	r7, r0
 800fbca:	9b04      	ldr	r3, [sp, #16]
 800fbcc:	3301      	adds	r3, #1
 800fbce:	9304      	str	r3, [sp, #16]
 800fbd0:	e774      	b.n	800fabc <_dtoa_r+0x904>
 800fbd2:	f000 f8cd 	bl	800fd70 <__multadd>
 800fbd6:	4639      	mov	r1, r7
 800fbd8:	4681      	mov	r9, r0
 800fbda:	2300      	movs	r3, #0
 800fbdc:	220a      	movs	r2, #10
 800fbde:	4630      	mov	r0, r6
 800fbe0:	f000 f8c6 	bl	800fd70 <__multadd>
 800fbe4:	4607      	mov	r7, r0
 800fbe6:	e7f0      	b.n	800fbca <_dtoa_r+0xa12>
 800fbe8:	f1ba 0f00 	cmp.w	sl, #0
 800fbec:	9a01      	ldr	r2, [sp, #4]
 800fbee:	bfcc      	ite	gt
 800fbf0:	46d0      	movgt	r8, sl
 800fbf2:	f04f 0801 	movle.w	r8, #1
 800fbf6:	4490      	add	r8, r2
 800fbf8:	f04f 0900 	mov.w	r9, #0
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	2201      	movs	r2, #1
 800fc00:	4630      	mov	r0, r6
 800fc02:	9302      	str	r3, [sp, #8]
 800fc04:	f000 fa64 	bl	80100d0 <__lshift>
 800fc08:	4621      	mov	r1, r4
 800fc0a:	4605      	mov	r5, r0
 800fc0c:	f000 fad0 	bl	80101b0 <__mcmp>
 800fc10:	2800      	cmp	r0, #0
 800fc12:	dcb1      	bgt.n	800fb78 <_dtoa_r+0x9c0>
 800fc14:	d102      	bne.n	800fc1c <_dtoa_r+0xa64>
 800fc16:	9b02      	ldr	r3, [sp, #8]
 800fc18:	07db      	lsls	r3, r3, #31
 800fc1a:	d4ad      	bmi.n	800fb78 <_dtoa_r+0x9c0>
 800fc1c:	4643      	mov	r3, r8
 800fc1e:	4698      	mov	r8, r3
 800fc20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fc24:	2a30      	cmp	r2, #48	; 0x30
 800fc26:	d0fa      	beq.n	800fc1e <_dtoa_r+0xa66>
 800fc28:	e6f6      	b.n	800fa18 <_dtoa_r+0x860>
 800fc2a:	9a01      	ldr	r2, [sp, #4]
 800fc2c:	429a      	cmp	r2, r3
 800fc2e:	d1a4      	bne.n	800fb7a <_dtoa_r+0x9c2>
 800fc30:	f10b 0b01 	add.w	fp, fp, #1
 800fc34:	2331      	movs	r3, #49	; 0x31
 800fc36:	e778      	b.n	800fb2a <_dtoa_r+0x972>
 800fc38:	4b14      	ldr	r3, [pc, #80]	; (800fc8c <_dtoa_r+0xad4>)
 800fc3a:	f7ff bb27 	b.w	800f28c <_dtoa_r+0xd4>
 800fc3e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	f47f ab03 	bne.w	800f24c <_dtoa_r+0x94>
 800fc46:	4b12      	ldr	r3, [pc, #72]	; (800fc90 <_dtoa_r+0xad8>)
 800fc48:	f7ff bb20 	b.w	800f28c <_dtoa_r+0xd4>
 800fc4c:	f1ba 0f00 	cmp.w	sl, #0
 800fc50:	dc03      	bgt.n	800fc5a <_dtoa_r+0xaa2>
 800fc52:	9b06      	ldr	r3, [sp, #24]
 800fc54:	2b02      	cmp	r3, #2
 800fc56:	f73f aec7 	bgt.w	800f9e8 <_dtoa_r+0x830>
 800fc5a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800fc5e:	4621      	mov	r1, r4
 800fc60:	4628      	mov	r0, r5
 800fc62:	f7ff fa1b 	bl	800f09c <quorem>
 800fc66:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fc6a:	f808 3b01 	strb.w	r3, [r8], #1
 800fc6e:	9a01      	ldr	r2, [sp, #4]
 800fc70:	eba8 0202 	sub.w	r2, r8, r2
 800fc74:	4592      	cmp	sl, r2
 800fc76:	ddb7      	ble.n	800fbe8 <_dtoa_r+0xa30>
 800fc78:	4629      	mov	r1, r5
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	220a      	movs	r2, #10
 800fc7e:	4630      	mov	r0, r6
 800fc80:	f000 f876 	bl	800fd70 <__multadd>
 800fc84:	4605      	mov	r5, r0
 800fc86:	e7ea      	b.n	800fc5e <_dtoa_r+0xaa6>
 800fc88:	0801b7cb 	.word	0x0801b7cb
 800fc8c:	0801b728 	.word	0x0801b728
 800fc90:	0801b74c 	.word	0x0801b74c

0800fc94 <_localeconv_r>:
 800fc94:	4800      	ldr	r0, [pc, #0]	; (800fc98 <_localeconv_r+0x4>)
 800fc96:	4770      	bx	lr
 800fc98:	240004cc 	.word	0x240004cc

0800fc9c <malloc>:
 800fc9c:	4b02      	ldr	r3, [pc, #8]	; (800fca8 <malloc+0xc>)
 800fc9e:	4601      	mov	r1, r0
 800fca0:	6818      	ldr	r0, [r3, #0]
 800fca2:	f000 bc09 	b.w	80104b8 <_malloc_r>
 800fca6:	bf00      	nop
 800fca8:	24000378 	.word	0x24000378

0800fcac <_Balloc>:
 800fcac:	b570      	push	{r4, r5, r6, lr}
 800fcae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fcb0:	4604      	mov	r4, r0
 800fcb2:	460d      	mov	r5, r1
 800fcb4:	b976      	cbnz	r6, 800fcd4 <_Balloc+0x28>
 800fcb6:	2010      	movs	r0, #16
 800fcb8:	f7ff fff0 	bl	800fc9c <malloc>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	6260      	str	r0, [r4, #36]	; 0x24
 800fcc0:	b920      	cbnz	r0, 800fccc <_Balloc+0x20>
 800fcc2:	4b18      	ldr	r3, [pc, #96]	; (800fd24 <_Balloc+0x78>)
 800fcc4:	4818      	ldr	r0, [pc, #96]	; (800fd28 <_Balloc+0x7c>)
 800fcc6:	2166      	movs	r1, #102	; 0x66
 800fcc8:	f000 fdd6 	bl	8010878 <__assert_func>
 800fccc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fcd0:	6006      	str	r6, [r0, #0]
 800fcd2:	60c6      	str	r6, [r0, #12]
 800fcd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fcd6:	68f3      	ldr	r3, [r6, #12]
 800fcd8:	b183      	cbz	r3, 800fcfc <_Balloc+0x50>
 800fcda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fce2:	b9b8      	cbnz	r0, 800fd14 <_Balloc+0x68>
 800fce4:	2101      	movs	r1, #1
 800fce6:	fa01 f605 	lsl.w	r6, r1, r5
 800fcea:	1d72      	adds	r2, r6, #5
 800fcec:	0092      	lsls	r2, r2, #2
 800fcee:	4620      	mov	r0, r4
 800fcf0:	f000 fb60 	bl	80103b4 <_calloc_r>
 800fcf4:	b160      	cbz	r0, 800fd10 <_Balloc+0x64>
 800fcf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fcfa:	e00e      	b.n	800fd1a <_Balloc+0x6e>
 800fcfc:	2221      	movs	r2, #33	; 0x21
 800fcfe:	2104      	movs	r1, #4
 800fd00:	4620      	mov	r0, r4
 800fd02:	f000 fb57 	bl	80103b4 <_calloc_r>
 800fd06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd08:	60f0      	str	r0, [r6, #12]
 800fd0a:	68db      	ldr	r3, [r3, #12]
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d1e4      	bne.n	800fcda <_Balloc+0x2e>
 800fd10:	2000      	movs	r0, #0
 800fd12:	bd70      	pop	{r4, r5, r6, pc}
 800fd14:	6802      	ldr	r2, [r0, #0]
 800fd16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fd20:	e7f7      	b.n	800fd12 <_Balloc+0x66>
 800fd22:	bf00      	nop
 800fd24:	0801b759 	.word	0x0801b759
 800fd28:	0801b7dc 	.word	0x0801b7dc

0800fd2c <_Bfree>:
 800fd2c:	b570      	push	{r4, r5, r6, lr}
 800fd2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fd30:	4605      	mov	r5, r0
 800fd32:	460c      	mov	r4, r1
 800fd34:	b976      	cbnz	r6, 800fd54 <_Bfree+0x28>
 800fd36:	2010      	movs	r0, #16
 800fd38:	f7ff ffb0 	bl	800fc9c <malloc>
 800fd3c:	4602      	mov	r2, r0
 800fd3e:	6268      	str	r0, [r5, #36]	; 0x24
 800fd40:	b920      	cbnz	r0, 800fd4c <_Bfree+0x20>
 800fd42:	4b09      	ldr	r3, [pc, #36]	; (800fd68 <_Bfree+0x3c>)
 800fd44:	4809      	ldr	r0, [pc, #36]	; (800fd6c <_Bfree+0x40>)
 800fd46:	218a      	movs	r1, #138	; 0x8a
 800fd48:	f000 fd96 	bl	8010878 <__assert_func>
 800fd4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fd50:	6006      	str	r6, [r0, #0]
 800fd52:	60c6      	str	r6, [r0, #12]
 800fd54:	b13c      	cbz	r4, 800fd66 <_Bfree+0x3a>
 800fd56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800fd58:	6862      	ldr	r2, [r4, #4]
 800fd5a:	68db      	ldr	r3, [r3, #12]
 800fd5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd60:	6021      	str	r1, [r4, #0]
 800fd62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fd66:	bd70      	pop	{r4, r5, r6, pc}
 800fd68:	0801b759 	.word	0x0801b759
 800fd6c:	0801b7dc 	.word	0x0801b7dc

0800fd70 <__multadd>:
 800fd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd74:	690d      	ldr	r5, [r1, #16]
 800fd76:	4607      	mov	r7, r0
 800fd78:	460c      	mov	r4, r1
 800fd7a:	461e      	mov	r6, r3
 800fd7c:	f101 0c14 	add.w	ip, r1, #20
 800fd80:	2000      	movs	r0, #0
 800fd82:	f8dc 3000 	ldr.w	r3, [ip]
 800fd86:	b299      	uxth	r1, r3
 800fd88:	fb02 6101 	mla	r1, r2, r1, r6
 800fd8c:	0c1e      	lsrs	r6, r3, #16
 800fd8e:	0c0b      	lsrs	r3, r1, #16
 800fd90:	fb02 3306 	mla	r3, r2, r6, r3
 800fd94:	b289      	uxth	r1, r1
 800fd96:	3001      	adds	r0, #1
 800fd98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fd9c:	4285      	cmp	r5, r0
 800fd9e:	f84c 1b04 	str.w	r1, [ip], #4
 800fda2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fda6:	dcec      	bgt.n	800fd82 <__multadd+0x12>
 800fda8:	b30e      	cbz	r6, 800fdee <__multadd+0x7e>
 800fdaa:	68a3      	ldr	r3, [r4, #8]
 800fdac:	42ab      	cmp	r3, r5
 800fdae:	dc19      	bgt.n	800fde4 <__multadd+0x74>
 800fdb0:	6861      	ldr	r1, [r4, #4]
 800fdb2:	4638      	mov	r0, r7
 800fdb4:	3101      	adds	r1, #1
 800fdb6:	f7ff ff79 	bl	800fcac <_Balloc>
 800fdba:	4680      	mov	r8, r0
 800fdbc:	b928      	cbnz	r0, 800fdca <__multadd+0x5a>
 800fdbe:	4602      	mov	r2, r0
 800fdc0:	4b0c      	ldr	r3, [pc, #48]	; (800fdf4 <__multadd+0x84>)
 800fdc2:	480d      	ldr	r0, [pc, #52]	; (800fdf8 <__multadd+0x88>)
 800fdc4:	21b5      	movs	r1, #181	; 0xb5
 800fdc6:	f000 fd57 	bl	8010878 <__assert_func>
 800fdca:	6922      	ldr	r2, [r4, #16]
 800fdcc:	3202      	adds	r2, #2
 800fdce:	f104 010c 	add.w	r1, r4, #12
 800fdd2:	0092      	lsls	r2, r2, #2
 800fdd4:	300c      	adds	r0, #12
 800fdd6:	f7fe fcc9 	bl	800e76c <memcpy>
 800fdda:	4621      	mov	r1, r4
 800fddc:	4638      	mov	r0, r7
 800fdde:	f7ff ffa5 	bl	800fd2c <_Bfree>
 800fde2:	4644      	mov	r4, r8
 800fde4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fde8:	3501      	adds	r5, #1
 800fdea:	615e      	str	r6, [r3, #20]
 800fdec:	6125      	str	r5, [r4, #16]
 800fdee:	4620      	mov	r0, r4
 800fdf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf4:	0801b7cb 	.word	0x0801b7cb
 800fdf8:	0801b7dc 	.word	0x0801b7dc

0800fdfc <__hi0bits>:
 800fdfc:	0c03      	lsrs	r3, r0, #16
 800fdfe:	041b      	lsls	r3, r3, #16
 800fe00:	b9d3      	cbnz	r3, 800fe38 <__hi0bits+0x3c>
 800fe02:	0400      	lsls	r0, r0, #16
 800fe04:	2310      	movs	r3, #16
 800fe06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800fe0a:	bf04      	itt	eq
 800fe0c:	0200      	lsleq	r0, r0, #8
 800fe0e:	3308      	addeq	r3, #8
 800fe10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800fe14:	bf04      	itt	eq
 800fe16:	0100      	lsleq	r0, r0, #4
 800fe18:	3304      	addeq	r3, #4
 800fe1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800fe1e:	bf04      	itt	eq
 800fe20:	0080      	lsleq	r0, r0, #2
 800fe22:	3302      	addeq	r3, #2
 800fe24:	2800      	cmp	r0, #0
 800fe26:	db05      	blt.n	800fe34 <__hi0bits+0x38>
 800fe28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800fe2c:	f103 0301 	add.w	r3, r3, #1
 800fe30:	bf08      	it	eq
 800fe32:	2320      	moveq	r3, #32
 800fe34:	4618      	mov	r0, r3
 800fe36:	4770      	bx	lr
 800fe38:	2300      	movs	r3, #0
 800fe3a:	e7e4      	b.n	800fe06 <__hi0bits+0xa>

0800fe3c <__lo0bits>:
 800fe3c:	6803      	ldr	r3, [r0, #0]
 800fe3e:	f013 0207 	ands.w	r2, r3, #7
 800fe42:	4601      	mov	r1, r0
 800fe44:	d00b      	beq.n	800fe5e <__lo0bits+0x22>
 800fe46:	07da      	lsls	r2, r3, #31
 800fe48:	d423      	bmi.n	800fe92 <__lo0bits+0x56>
 800fe4a:	0798      	lsls	r0, r3, #30
 800fe4c:	bf49      	itett	mi
 800fe4e:	085b      	lsrmi	r3, r3, #1
 800fe50:	089b      	lsrpl	r3, r3, #2
 800fe52:	2001      	movmi	r0, #1
 800fe54:	600b      	strmi	r3, [r1, #0]
 800fe56:	bf5c      	itt	pl
 800fe58:	600b      	strpl	r3, [r1, #0]
 800fe5a:	2002      	movpl	r0, #2
 800fe5c:	4770      	bx	lr
 800fe5e:	b298      	uxth	r0, r3
 800fe60:	b9a8      	cbnz	r0, 800fe8e <__lo0bits+0x52>
 800fe62:	0c1b      	lsrs	r3, r3, #16
 800fe64:	2010      	movs	r0, #16
 800fe66:	b2da      	uxtb	r2, r3
 800fe68:	b90a      	cbnz	r2, 800fe6e <__lo0bits+0x32>
 800fe6a:	3008      	adds	r0, #8
 800fe6c:	0a1b      	lsrs	r3, r3, #8
 800fe6e:	071a      	lsls	r2, r3, #28
 800fe70:	bf04      	itt	eq
 800fe72:	091b      	lsreq	r3, r3, #4
 800fe74:	3004      	addeq	r0, #4
 800fe76:	079a      	lsls	r2, r3, #30
 800fe78:	bf04      	itt	eq
 800fe7a:	089b      	lsreq	r3, r3, #2
 800fe7c:	3002      	addeq	r0, #2
 800fe7e:	07da      	lsls	r2, r3, #31
 800fe80:	d403      	bmi.n	800fe8a <__lo0bits+0x4e>
 800fe82:	085b      	lsrs	r3, r3, #1
 800fe84:	f100 0001 	add.w	r0, r0, #1
 800fe88:	d005      	beq.n	800fe96 <__lo0bits+0x5a>
 800fe8a:	600b      	str	r3, [r1, #0]
 800fe8c:	4770      	bx	lr
 800fe8e:	4610      	mov	r0, r2
 800fe90:	e7e9      	b.n	800fe66 <__lo0bits+0x2a>
 800fe92:	2000      	movs	r0, #0
 800fe94:	4770      	bx	lr
 800fe96:	2020      	movs	r0, #32
 800fe98:	4770      	bx	lr
	...

0800fe9c <__i2b>:
 800fe9c:	b510      	push	{r4, lr}
 800fe9e:	460c      	mov	r4, r1
 800fea0:	2101      	movs	r1, #1
 800fea2:	f7ff ff03 	bl	800fcac <_Balloc>
 800fea6:	4602      	mov	r2, r0
 800fea8:	b928      	cbnz	r0, 800feb6 <__i2b+0x1a>
 800feaa:	4b05      	ldr	r3, [pc, #20]	; (800fec0 <__i2b+0x24>)
 800feac:	4805      	ldr	r0, [pc, #20]	; (800fec4 <__i2b+0x28>)
 800feae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800feb2:	f000 fce1 	bl	8010878 <__assert_func>
 800feb6:	2301      	movs	r3, #1
 800feb8:	6144      	str	r4, [r0, #20]
 800feba:	6103      	str	r3, [r0, #16]
 800febc:	bd10      	pop	{r4, pc}
 800febe:	bf00      	nop
 800fec0:	0801b7cb 	.word	0x0801b7cb
 800fec4:	0801b7dc 	.word	0x0801b7dc

0800fec8 <__multiply>:
 800fec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fecc:	4691      	mov	r9, r2
 800fece:	690a      	ldr	r2, [r1, #16]
 800fed0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fed4:	429a      	cmp	r2, r3
 800fed6:	bfb8      	it	lt
 800fed8:	460b      	movlt	r3, r1
 800feda:	460c      	mov	r4, r1
 800fedc:	bfbc      	itt	lt
 800fede:	464c      	movlt	r4, r9
 800fee0:	4699      	movlt	r9, r3
 800fee2:	6927      	ldr	r7, [r4, #16]
 800fee4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fee8:	68a3      	ldr	r3, [r4, #8]
 800feea:	6861      	ldr	r1, [r4, #4]
 800feec:	eb07 060a 	add.w	r6, r7, sl
 800fef0:	42b3      	cmp	r3, r6
 800fef2:	b085      	sub	sp, #20
 800fef4:	bfb8      	it	lt
 800fef6:	3101      	addlt	r1, #1
 800fef8:	f7ff fed8 	bl	800fcac <_Balloc>
 800fefc:	b930      	cbnz	r0, 800ff0c <__multiply+0x44>
 800fefe:	4602      	mov	r2, r0
 800ff00:	4b44      	ldr	r3, [pc, #272]	; (8010014 <__multiply+0x14c>)
 800ff02:	4845      	ldr	r0, [pc, #276]	; (8010018 <__multiply+0x150>)
 800ff04:	f240 115d 	movw	r1, #349	; 0x15d
 800ff08:	f000 fcb6 	bl	8010878 <__assert_func>
 800ff0c:	f100 0514 	add.w	r5, r0, #20
 800ff10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ff14:	462b      	mov	r3, r5
 800ff16:	2200      	movs	r2, #0
 800ff18:	4543      	cmp	r3, r8
 800ff1a:	d321      	bcc.n	800ff60 <__multiply+0x98>
 800ff1c:	f104 0314 	add.w	r3, r4, #20
 800ff20:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ff24:	f109 0314 	add.w	r3, r9, #20
 800ff28:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ff2c:	9202      	str	r2, [sp, #8]
 800ff2e:	1b3a      	subs	r2, r7, r4
 800ff30:	3a15      	subs	r2, #21
 800ff32:	f022 0203 	bic.w	r2, r2, #3
 800ff36:	3204      	adds	r2, #4
 800ff38:	f104 0115 	add.w	r1, r4, #21
 800ff3c:	428f      	cmp	r7, r1
 800ff3e:	bf38      	it	cc
 800ff40:	2204      	movcc	r2, #4
 800ff42:	9201      	str	r2, [sp, #4]
 800ff44:	9a02      	ldr	r2, [sp, #8]
 800ff46:	9303      	str	r3, [sp, #12]
 800ff48:	429a      	cmp	r2, r3
 800ff4a:	d80c      	bhi.n	800ff66 <__multiply+0x9e>
 800ff4c:	2e00      	cmp	r6, #0
 800ff4e:	dd03      	ble.n	800ff58 <__multiply+0x90>
 800ff50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d05a      	beq.n	801000e <__multiply+0x146>
 800ff58:	6106      	str	r6, [r0, #16]
 800ff5a:	b005      	add	sp, #20
 800ff5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff60:	f843 2b04 	str.w	r2, [r3], #4
 800ff64:	e7d8      	b.n	800ff18 <__multiply+0x50>
 800ff66:	f8b3 a000 	ldrh.w	sl, [r3]
 800ff6a:	f1ba 0f00 	cmp.w	sl, #0
 800ff6e:	d024      	beq.n	800ffba <__multiply+0xf2>
 800ff70:	f104 0e14 	add.w	lr, r4, #20
 800ff74:	46a9      	mov	r9, r5
 800ff76:	f04f 0c00 	mov.w	ip, #0
 800ff7a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ff7e:	f8d9 1000 	ldr.w	r1, [r9]
 800ff82:	fa1f fb82 	uxth.w	fp, r2
 800ff86:	b289      	uxth	r1, r1
 800ff88:	fb0a 110b 	mla	r1, sl, fp, r1
 800ff8c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ff90:	f8d9 2000 	ldr.w	r2, [r9]
 800ff94:	4461      	add	r1, ip
 800ff96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ff9a:	fb0a c20b 	mla	r2, sl, fp, ip
 800ff9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ffa2:	b289      	uxth	r1, r1
 800ffa4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ffa8:	4577      	cmp	r7, lr
 800ffaa:	f849 1b04 	str.w	r1, [r9], #4
 800ffae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ffb2:	d8e2      	bhi.n	800ff7a <__multiply+0xb2>
 800ffb4:	9a01      	ldr	r2, [sp, #4]
 800ffb6:	f845 c002 	str.w	ip, [r5, r2]
 800ffba:	9a03      	ldr	r2, [sp, #12]
 800ffbc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ffc0:	3304      	adds	r3, #4
 800ffc2:	f1b9 0f00 	cmp.w	r9, #0
 800ffc6:	d020      	beq.n	801000a <__multiply+0x142>
 800ffc8:	6829      	ldr	r1, [r5, #0]
 800ffca:	f104 0c14 	add.w	ip, r4, #20
 800ffce:	46ae      	mov	lr, r5
 800ffd0:	f04f 0a00 	mov.w	sl, #0
 800ffd4:	f8bc b000 	ldrh.w	fp, [ip]
 800ffd8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ffdc:	fb09 220b 	mla	r2, r9, fp, r2
 800ffe0:	4492      	add	sl, r2
 800ffe2:	b289      	uxth	r1, r1
 800ffe4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ffe8:	f84e 1b04 	str.w	r1, [lr], #4
 800ffec:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fff0:	f8be 1000 	ldrh.w	r1, [lr]
 800fff4:	0c12      	lsrs	r2, r2, #16
 800fff6:	fb09 1102 	mla	r1, r9, r2, r1
 800fffa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800fffe:	4567      	cmp	r7, ip
 8010000:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010004:	d8e6      	bhi.n	800ffd4 <__multiply+0x10c>
 8010006:	9a01      	ldr	r2, [sp, #4]
 8010008:	50a9      	str	r1, [r5, r2]
 801000a:	3504      	adds	r5, #4
 801000c:	e79a      	b.n	800ff44 <__multiply+0x7c>
 801000e:	3e01      	subs	r6, #1
 8010010:	e79c      	b.n	800ff4c <__multiply+0x84>
 8010012:	bf00      	nop
 8010014:	0801b7cb 	.word	0x0801b7cb
 8010018:	0801b7dc 	.word	0x0801b7dc

0801001c <__pow5mult>:
 801001c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010020:	4615      	mov	r5, r2
 8010022:	f012 0203 	ands.w	r2, r2, #3
 8010026:	4606      	mov	r6, r0
 8010028:	460f      	mov	r7, r1
 801002a:	d007      	beq.n	801003c <__pow5mult+0x20>
 801002c:	4c25      	ldr	r4, [pc, #148]	; (80100c4 <__pow5mult+0xa8>)
 801002e:	3a01      	subs	r2, #1
 8010030:	2300      	movs	r3, #0
 8010032:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010036:	f7ff fe9b 	bl	800fd70 <__multadd>
 801003a:	4607      	mov	r7, r0
 801003c:	10ad      	asrs	r5, r5, #2
 801003e:	d03d      	beq.n	80100bc <__pow5mult+0xa0>
 8010040:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010042:	b97c      	cbnz	r4, 8010064 <__pow5mult+0x48>
 8010044:	2010      	movs	r0, #16
 8010046:	f7ff fe29 	bl	800fc9c <malloc>
 801004a:	4602      	mov	r2, r0
 801004c:	6270      	str	r0, [r6, #36]	; 0x24
 801004e:	b928      	cbnz	r0, 801005c <__pow5mult+0x40>
 8010050:	4b1d      	ldr	r3, [pc, #116]	; (80100c8 <__pow5mult+0xac>)
 8010052:	481e      	ldr	r0, [pc, #120]	; (80100cc <__pow5mult+0xb0>)
 8010054:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010058:	f000 fc0e 	bl	8010878 <__assert_func>
 801005c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010060:	6004      	str	r4, [r0, #0]
 8010062:	60c4      	str	r4, [r0, #12]
 8010064:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010068:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801006c:	b94c      	cbnz	r4, 8010082 <__pow5mult+0x66>
 801006e:	f240 2171 	movw	r1, #625	; 0x271
 8010072:	4630      	mov	r0, r6
 8010074:	f7ff ff12 	bl	800fe9c <__i2b>
 8010078:	2300      	movs	r3, #0
 801007a:	f8c8 0008 	str.w	r0, [r8, #8]
 801007e:	4604      	mov	r4, r0
 8010080:	6003      	str	r3, [r0, #0]
 8010082:	f04f 0900 	mov.w	r9, #0
 8010086:	07eb      	lsls	r3, r5, #31
 8010088:	d50a      	bpl.n	80100a0 <__pow5mult+0x84>
 801008a:	4639      	mov	r1, r7
 801008c:	4622      	mov	r2, r4
 801008e:	4630      	mov	r0, r6
 8010090:	f7ff ff1a 	bl	800fec8 <__multiply>
 8010094:	4639      	mov	r1, r7
 8010096:	4680      	mov	r8, r0
 8010098:	4630      	mov	r0, r6
 801009a:	f7ff fe47 	bl	800fd2c <_Bfree>
 801009e:	4647      	mov	r7, r8
 80100a0:	106d      	asrs	r5, r5, #1
 80100a2:	d00b      	beq.n	80100bc <__pow5mult+0xa0>
 80100a4:	6820      	ldr	r0, [r4, #0]
 80100a6:	b938      	cbnz	r0, 80100b8 <__pow5mult+0x9c>
 80100a8:	4622      	mov	r2, r4
 80100aa:	4621      	mov	r1, r4
 80100ac:	4630      	mov	r0, r6
 80100ae:	f7ff ff0b 	bl	800fec8 <__multiply>
 80100b2:	6020      	str	r0, [r4, #0]
 80100b4:	f8c0 9000 	str.w	r9, [r0]
 80100b8:	4604      	mov	r4, r0
 80100ba:	e7e4      	b.n	8010086 <__pow5mult+0x6a>
 80100bc:	4638      	mov	r0, r7
 80100be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100c2:	bf00      	nop
 80100c4:	0801b928 	.word	0x0801b928
 80100c8:	0801b759 	.word	0x0801b759
 80100cc:	0801b7dc 	.word	0x0801b7dc

080100d0 <__lshift>:
 80100d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100d4:	460c      	mov	r4, r1
 80100d6:	6849      	ldr	r1, [r1, #4]
 80100d8:	6923      	ldr	r3, [r4, #16]
 80100da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80100de:	68a3      	ldr	r3, [r4, #8]
 80100e0:	4607      	mov	r7, r0
 80100e2:	4691      	mov	r9, r2
 80100e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80100e8:	f108 0601 	add.w	r6, r8, #1
 80100ec:	42b3      	cmp	r3, r6
 80100ee:	db0b      	blt.n	8010108 <__lshift+0x38>
 80100f0:	4638      	mov	r0, r7
 80100f2:	f7ff fddb 	bl	800fcac <_Balloc>
 80100f6:	4605      	mov	r5, r0
 80100f8:	b948      	cbnz	r0, 801010e <__lshift+0x3e>
 80100fa:	4602      	mov	r2, r0
 80100fc:	4b2a      	ldr	r3, [pc, #168]	; (80101a8 <__lshift+0xd8>)
 80100fe:	482b      	ldr	r0, [pc, #172]	; (80101ac <__lshift+0xdc>)
 8010100:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010104:	f000 fbb8 	bl	8010878 <__assert_func>
 8010108:	3101      	adds	r1, #1
 801010a:	005b      	lsls	r3, r3, #1
 801010c:	e7ee      	b.n	80100ec <__lshift+0x1c>
 801010e:	2300      	movs	r3, #0
 8010110:	f100 0114 	add.w	r1, r0, #20
 8010114:	f100 0210 	add.w	r2, r0, #16
 8010118:	4618      	mov	r0, r3
 801011a:	4553      	cmp	r3, sl
 801011c:	db37      	blt.n	801018e <__lshift+0xbe>
 801011e:	6920      	ldr	r0, [r4, #16]
 8010120:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010124:	f104 0314 	add.w	r3, r4, #20
 8010128:	f019 091f 	ands.w	r9, r9, #31
 801012c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010130:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010134:	d02f      	beq.n	8010196 <__lshift+0xc6>
 8010136:	f1c9 0e20 	rsb	lr, r9, #32
 801013a:	468a      	mov	sl, r1
 801013c:	f04f 0c00 	mov.w	ip, #0
 8010140:	681a      	ldr	r2, [r3, #0]
 8010142:	fa02 f209 	lsl.w	r2, r2, r9
 8010146:	ea42 020c 	orr.w	r2, r2, ip
 801014a:	f84a 2b04 	str.w	r2, [sl], #4
 801014e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010152:	4298      	cmp	r0, r3
 8010154:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010158:	d8f2      	bhi.n	8010140 <__lshift+0x70>
 801015a:	1b03      	subs	r3, r0, r4
 801015c:	3b15      	subs	r3, #21
 801015e:	f023 0303 	bic.w	r3, r3, #3
 8010162:	3304      	adds	r3, #4
 8010164:	f104 0215 	add.w	r2, r4, #21
 8010168:	4290      	cmp	r0, r2
 801016a:	bf38      	it	cc
 801016c:	2304      	movcc	r3, #4
 801016e:	f841 c003 	str.w	ip, [r1, r3]
 8010172:	f1bc 0f00 	cmp.w	ip, #0
 8010176:	d001      	beq.n	801017c <__lshift+0xac>
 8010178:	f108 0602 	add.w	r6, r8, #2
 801017c:	3e01      	subs	r6, #1
 801017e:	4638      	mov	r0, r7
 8010180:	612e      	str	r6, [r5, #16]
 8010182:	4621      	mov	r1, r4
 8010184:	f7ff fdd2 	bl	800fd2c <_Bfree>
 8010188:	4628      	mov	r0, r5
 801018a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801018e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010192:	3301      	adds	r3, #1
 8010194:	e7c1      	b.n	801011a <__lshift+0x4a>
 8010196:	3904      	subs	r1, #4
 8010198:	f853 2b04 	ldr.w	r2, [r3], #4
 801019c:	f841 2f04 	str.w	r2, [r1, #4]!
 80101a0:	4298      	cmp	r0, r3
 80101a2:	d8f9      	bhi.n	8010198 <__lshift+0xc8>
 80101a4:	e7ea      	b.n	801017c <__lshift+0xac>
 80101a6:	bf00      	nop
 80101a8:	0801b7cb 	.word	0x0801b7cb
 80101ac:	0801b7dc 	.word	0x0801b7dc

080101b0 <__mcmp>:
 80101b0:	b530      	push	{r4, r5, lr}
 80101b2:	6902      	ldr	r2, [r0, #16]
 80101b4:	690c      	ldr	r4, [r1, #16]
 80101b6:	1b12      	subs	r2, r2, r4
 80101b8:	d10e      	bne.n	80101d8 <__mcmp+0x28>
 80101ba:	f100 0314 	add.w	r3, r0, #20
 80101be:	3114      	adds	r1, #20
 80101c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80101c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80101c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80101cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80101d0:	42a5      	cmp	r5, r4
 80101d2:	d003      	beq.n	80101dc <__mcmp+0x2c>
 80101d4:	d305      	bcc.n	80101e2 <__mcmp+0x32>
 80101d6:	2201      	movs	r2, #1
 80101d8:	4610      	mov	r0, r2
 80101da:	bd30      	pop	{r4, r5, pc}
 80101dc:	4283      	cmp	r3, r0
 80101de:	d3f3      	bcc.n	80101c8 <__mcmp+0x18>
 80101e0:	e7fa      	b.n	80101d8 <__mcmp+0x28>
 80101e2:	f04f 32ff 	mov.w	r2, #4294967295
 80101e6:	e7f7      	b.n	80101d8 <__mcmp+0x28>

080101e8 <__mdiff>:
 80101e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101ec:	460c      	mov	r4, r1
 80101ee:	4606      	mov	r6, r0
 80101f0:	4611      	mov	r1, r2
 80101f2:	4620      	mov	r0, r4
 80101f4:	4690      	mov	r8, r2
 80101f6:	f7ff ffdb 	bl	80101b0 <__mcmp>
 80101fa:	1e05      	subs	r5, r0, #0
 80101fc:	d110      	bne.n	8010220 <__mdiff+0x38>
 80101fe:	4629      	mov	r1, r5
 8010200:	4630      	mov	r0, r6
 8010202:	f7ff fd53 	bl	800fcac <_Balloc>
 8010206:	b930      	cbnz	r0, 8010216 <__mdiff+0x2e>
 8010208:	4b3a      	ldr	r3, [pc, #232]	; (80102f4 <__mdiff+0x10c>)
 801020a:	4602      	mov	r2, r0
 801020c:	f240 2132 	movw	r1, #562	; 0x232
 8010210:	4839      	ldr	r0, [pc, #228]	; (80102f8 <__mdiff+0x110>)
 8010212:	f000 fb31 	bl	8010878 <__assert_func>
 8010216:	2301      	movs	r3, #1
 8010218:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801021c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010220:	bfa4      	itt	ge
 8010222:	4643      	movge	r3, r8
 8010224:	46a0      	movge	r8, r4
 8010226:	4630      	mov	r0, r6
 8010228:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801022c:	bfa6      	itte	ge
 801022e:	461c      	movge	r4, r3
 8010230:	2500      	movge	r5, #0
 8010232:	2501      	movlt	r5, #1
 8010234:	f7ff fd3a 	bl	800fcac <_Balloc>
 8010238:	b920      	cbnz	r0, 8010244 <__mdiff+0x5c>
 801023a:	4b2e      	ldr	r3, [pc, #184]	; (80102f4 <__mdiff+0x10c>)
 801023c:	4602      	mov	r2, r0
 801023e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010242:	e7e5      	b.n	8010210 <__mdiff+0x28>
 8010244:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010248:	6926      	ldr	r6, [r4, #16]
 801024a:	60c5      	str	r5, [r0, #12]
 801024c:	f104 0914 	add.w	r9, r4, #20
 8010250:	f108 0514 	add.w	r5, r8, #20
 8010254:	f100 0e14 	add.w	lr, r0, #20
 8010258:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801025c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010260:	f108 0210 	add.w	r2, r8, #16
 8010264:	46f2      	mov	sl, lr
 8010266:	2100      	movs	r1, #0
 8010268:	f859 3b04 	ldr.w	r3, [r9], #4
 801026c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010270:	fa1f f883 	uxth.w	r8, r3
 8010274:	fa11 f18b 	uxtah	r1, r1, fp
 8010278:	0c1b      	lsrs	r3, r3, #16
 801027a:	eba1 0808 	sub.w	r8, r1, r8
 801027e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010282:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010286:	fa1f f888 	uxth.w	r8, r8
 801028a:	1419      	asrs	r1, r3, #16
 801028c:	454e      	cmp	r6, r9
 801028e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010292:	f84a 3b04 	str.w	r3, [sl], #4
 8010296:	d8e7      	bhi.n	8010268 <__mdiff+0x80>
 8010298:	1b33      	subs	r3, r6, r4
 801029a:	3b15      	subs	r3, #21
 801029c:	f023 0303 	bic.w	r3, r3, #3
 80102a0:	3304      	adds	r3, #4
 80102a2:	3415      	adds	r4, #21
 80102a4:	42a6      	cmp	r6, r4
 80102a6:	bf38      	it	cc
 80102a8:	2304      	movcc	r3, #4
 80102aa:	441d      	add	r5, r3
 80102ac:	4473      	add	r3, lr
 80102ae:	469e      	mov	lr, r3
 80102b0:	462e      	mov	r6, r5
 80102b2:	4566      	cmp	r6, ip
 80102b4:	d30e      	bcc.n	80102d4 <__mdiff+0xec>
 80102b6:	f10c 0203 	add.w	r2, ip, #3
 80102ba:	1b52      	subs	r2, r2, r5
 80102bc:	f022 0203 	bic.w	r2, r2, #3
 80102c0:	3d03      	subs	r5, #3
 80102c2:	45ac      	cmp	ip, r5
 80102c4:	bf38      	it	cc
 80102c6:	2200      	movcc	r2, #0
 80102c8:	441a      	add	r2, r3
 80102ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80102ce:	b17b      	cbz	r3, 80102f0 <__mdiff+0x108>
 80102d0:	6107      	str	r7, [r0, #16]
 80102d2:	e7a3      	b.n	801021c <__mdiff+0x34>
 80102d4:	f856 8b04 	ldr.w	r8, [r6], #4
 80102d8:	fa11 f288 	uxtah	r2, r1, r8
 80102dc:	1414      	asrs	r4, r2, #16
 80102de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80102e2:	b292      	uxth	r2, r2
 80102e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80102e8:	f84e 2b04 	str.w	r2, [lr], #4
 80102ec:	1421      	asrs	r1, r4, #16
 80102ee:	e7e0      	b.n	80102b2 <__mdiff+0xca>
 80102f0:	3f01      	subs	r7, #1
 80102f2:	e7ea      	b.n	80102ca <__mdiff+0xe2>
 80102f4:	0801b7cb 	.word	0x0801b7cb
 80102f8:	0801b7dc 	.word	0x0801b7dc

080102fc <__d2b>:
 80102fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010300:	4689      	mov	r9, r1
 8010302:	2101      	movs	r1, #1
 8010304:	ec57 6b10 	vmov	r6, r7, d0
 8010308:	4690      	mov	r8, r2
 801030a:	f7ff fccf 	bl	800fcac <_Balloc>
 801030e:	4604      	mov	r4, r0
 8010310:	b930      	cbnz	r0, 8010320 <__d2b+0x24>
 8010312:	4602      	mov	r2, r0
 8010314:	4b25      	ldr	r3, [pc, #148]	; (80103ac <__d2b+0xb0>)
 8010316:	4826      	ldr	r0, [pc, #152]	; (80103b0 <__d2b+0xb4>)
 8010318:	f240 310a 	movw	r1, #778	; 0x30a
 801031c:	f000 faac 	bl	8010878 <__assert_func>
 8010320:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010324:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010328:	bb35      	cbnz	r5, 8010378 <__d2b+0x7c>
 801032a:	2e00      	cmp	r6, #0
 801032c:	9301      	str	r3, [sp, #4]
 801032e:	d028      	beq.n	8010382 <__d2b+0x86>
 8010330:	4668      	mov	r0, sp
 8010332:	9600      	str	r6, [sp, #0]
 8010334:	f7ff fd82 	bl	800fe3c <__lo0bits>
 8010338:	9900      	ldr	r1, [sp, #0]
 801033a:	b300      	cbz	r0, 801037e <__d2b+0x82>
 801033c:	9a01      	ldr	r2, [sp, #4]
 801033e:	f1c0 0320 	rsb	r3, r0, #32
 8010342:	fa02 f303 	lsl.w	r3, r2, r3
 8010346:	430b      	orrs	r3, r1
 8010348:	40c2      	lsrs	r2, r0
 801034a:	6163      	str	r3, [r4, #20]
 801034c:	9201      	str	r2, [sp, #4]
 801034e:	9b01      	ldr	r3, [sp, #4]
 8010350:	61a3      	str	r3, [r4, #24]
 8010352:	2b00      	cmp	r3, #0
 8010354:	bf14      	ite	ne
 8010356:	2202      	movne	r2, #2
 8010358:	2201      	moveq	r2, #1
 801035a:	6122      	str	r2, [r4, #16]
 801035c:	b1d5      	cbz	r5, 8010394 <__d2b+0x98>
 801035e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010362:	4405      	add	r5, r0
 8010364:	f8c9 5000 	str.w	r5, [r9]
 8010368:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801036c:	f8c8 0000 	str.w	r0, [r8]
 8010370:	4620      	mov	r0, r4
 8010372:	b003      	add	sp, #12
 8010374:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010378:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801037c:	e7d5      	b.n	801032a <__d2b+0x2e>
 801037e:	6161      	str	r1, [r4, #20]
 8010380:	e7e5      	b.n	801034e <__d2b+0x52>
 8010382:	a801      	add	r0, sp, #4
 8010384:	f7ff fd5a 	bl	800fe3c <__lo0bits>
 8010388:	9b01      	ldr	r3, [sp, #4]
 801038a:	6163      	str	r3, [r4, #20]
 801038c:	2201      	movs	r2, #1
 801038e:	6122      	str	r2, [r4, #16]
 8010390:	3020      	adds	r0, #32
 8010392:	e7e3      	b.n	801035c <__d2b+0x60>
 8010394:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010398:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801039c:	f8c9 0000 	str.w	r0, [r9]
 80103a0:	6918      	ldr	r0, [r3, #16]
 80103a2:	f7ff fd2b 	bl	800fdfc <__hi0bits>
 80103a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80103aa:	e7df      	b.n	801036c <__d2b+0x70>
 80103ac:	0801b7cb 	.word	0x0801b7cb
 80103b0:	0801b7dc 	.word	0x0801b7dc

080103b4 <_calloc_r>:
 80103b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80103b6:	fba1 2402 	umull	r2, r4, r1, r2
 80103ba:	b94c      	cbnz	r4, 80103d0 <_calloc_r+0x1c>
 80103bc:	4611      	mov	r1, r2
 80103be:	9201      	str	r2, [sp, #4]
 80103c0:	f000 f87a 	bl	80104b8 <_malloc_r>
 80103c4:	9a01      	ldr	r2, [sp, #4]
 80103c6:	4605      	mov	r5, r0
 80103c8:	b930      	cbnz	r0, 80103d8 <_calloc_r+0x24>
 80103ca:	4628      	mov	r0, r5
 80103cc:	b003      	add	sp, #12
 80103ce:	bd30      	pop	{r4, r5, pc}
 80103d0:	220c      	movs	r2, #12
 80103d2:	6002      	str	r2, [r0, #0]
 80103d4:	2500      	movs	r5, #0
 80103d6:	e7f8      	b.n	80103ca <_calloc_r+0x16>
 80103d8:	4621      	mov	r1, r4
 80103da:	f7fe f9d5 	bl	800e788 <memset>
 80103de:	e7f4      	b.n	80103ca <_calloc_r+0x16>

080103e0 <_free_r>:
 80103e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80103e2:	2900      	cmp	r1, #0
 80103e4:	d044      	beq.n	8010470 <_free_r+0x90>
 80103e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80103ea:	9001      	str	r0, [sp, #4]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	f1a1 0404 	sub.w	r4, r1, #4
 80103f2:	bfb8      	it	lt
 80103f4:	18e4      	addlt	r4, r4, r3
 80103f6:	f000 fa9b 	bl	8010930 <__malloc_lock>
 80103fa:	4a1e      	ldr	r2, [pc, #120]	; (8010474 <_free_r+0x94>)
 80103fc:	9801      	ldr	r0, [sp, #4]
 80103fe:	6813      	ldr	r3, [r2, #0]
 8010400:	b933      	cbnz	r3, 8010410 <_free_r+0x30>
 8010402:	6063      	str	r3, [r4, #4]
 8010404:	6014      	str	r4, [r2, #0]
 8010406:	b003      	add	sp, #12
 8010408:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801040c:	f000 ba96 	b.w	801093c <__malloc_unlock>
 8010410:	42a3      	cmp	r3, r4
 8010412:	d908      	bls.n	8010426 <_free_r+0x46>
 8010414:	6825      	ldr	r5, [r4, #0]
 8010416:	1961      	adds	r1, r4, r5
 8010418:	428b      	cmp	r3, r1
 801041a:	bf01      	itttt	eq
 801041c:	6819      	ldreq	r1, [r3, #0]
 801041e:	685b      	ldreq	r3, [r3, #4]
 8010420:	1949      	addeq	r1, r1, r5
 8010422:	6021      	streq	r1, [r4, #0]
 8010424:	e7ed      	b.n	8010402 <_free_r+0x22>
 8010426:	461a      	mov	r2, r3
 8010428:	685b      	ldr	r3, [r3, #4]
 801042a:	b10b      	cbz	r3, 8010430 <_free_r+0x50>
 801042c:	42a3      	cmp	r3, r4
 801042e:	d9fa      	bls.n	8010426 <_free_r+0x46>
 8010430:	6811      	ldr	r1, [r2, #0]
 8010432:	1855      	adds	r5, r2, r1
 8010434:	42a5      	cmp	r5, r4
 8010436:	d10b      	bne.n	8010450 <_free_r+0x70>
 8010438:	6824      	ldr	r4, [r4, #0]
 801043a:	4421      	add	r1, r4
 801043c:	1854      	adds	r4, r2, r1
 801043e:	42a3      	cmp	r3, r4
 8010440:	6011      	str	r1, [r2, #0]
 8010442:	d1e0      	bne.n	8010406 <_free_r+0x26>
 8010444:	681c      	ldr	r4, [r3, #0]
 8010446:	685b      	ldr	r3, [r3, #4]
 8010448:	6053      	str	r3, [r2, #4]
 801044a:	4421      	add	r1, r4
 801044c:	6011      	str	r1, [r2, #0]
 801044e:	e7da      	b.n	8010406 <_free_r+0x26>
 8010450:	d902      	bls.n	8010458 <_free_r+0x78>
 8010452:	230c      	movs	r3, #12
 8010454:	6003      	str	r3, [r0, #0]
 8010456:	e7d6      	b.n	8010406 <_free_r+0x26>
 8010458:	6825      	ldr	r5, [r4, #0]
 801045a:	1961      	adds	r1, r4, r5
 801045c:	428b      	cmp	r3, r1
 801045e:	bf04      	itt	eq
 8010460:	6819      	ldreq	r1, [r3, #0]
 8010462:	685b      	ldreq	r3, [r3, #4]
 8010464:	6063      	str	r3, [r4, #4]
 8010466:	bf04      	itt	eq
 8010468:	1949      	addeq	r1, r1, r5
 801046a:	6021      	streq	r1, [r4, #0]
 801046c:	6054      	str	r4, [r2, #4]
 801046e:	e7ca      	b.n	8010406 <_free_r+0x26>
 8010470:	b003      	add	sp, #12
 8010472:	bd30      	pop	{r4, r5, pc}
 8010474:	2400f2f8 	.word	0x2400f2f8

08010478 <sbrk_aligned>:
 8010478:	b570      	push	{r4, r5, r6, lr}
 801047a:	4e0e      	ldr	r6, [pc, #56]	; (80104b4 <sbrk_aligned+0x3c>)
 801047c:	460c      	mov	r4, r1
 801047e:	6831      	ldr	r1, [r6, #0]
 8010480:	4605      	mov	r5, r0
 8010482:	b911      	cbnz	r1, 801048a <sbrk_aligned+0x12>
 8010484:	f000 f9e8 	bl	8010858 <_sbrk_r>
 8010488:	6030      	str	r0, [r6, #0]
 801048a:	4621      	mov	r1, r4
 801048c:	4628      	mov	r0, r5
 801048e:	f000 f9e3 	bl	8010858 <_sbrk_r>
 8010492:	1c43      	adds	r3, r0, #1
 8010494:	d00a      	beq.n	80104ac <sbrk_aligned+0x34>
 8010496:	1cc4      	adds	r4, r0, #3
 8010498:	f024 0403 	bic.w	r4, r4, #3
 801049c:	42a0      	cmp	r0, r4
 801049e:	d007      	beq.n	80104b0 <sbrk_aligned+0x38>
 80104a0:	1a21      	subs	r1, r4, r0
 80104a2:	4628      	mov	r0, r5
 80104a4:	f000 f9d8 	bl	8010858 <_sbrk_r>
 80104a8:	3001      	adds	r0, #1
 80104aa:	d101      	bne.n	80104b0 <sbrk_aligned+0x38>
 80104ac:	f04f 34ff 	mov.w	r4, #4294967295
 80104b0:	4620      	mov	r0, r4
 80104b2:	bd70      	pop	{r4, r5, r6, pc}
 80104b4:	2400f2fc 	.word	0x2400f2fc

080104b8 <_malloc_r>:
 80104b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104bc:	1ccd      	adds	r5, r1, #3
 80104be:	f025 0503 	bic.w	r5, r5, #3
 80104c2:	3508      	adds	r5, #8
 80104c4:	2d0c      	cmp	r5, #12
 80104c6:	bf38      	it	cc
 80104c8:	250c      	movcc	r5, #12
 80104ca:	2d00      	cmp	r5, #0
 80104cc:	4607      	mov	r7, r0
 80104ce:	db01      	blt.n	80104d4 <_malloc_r+0x1c>
 80104d0:	42a9      	cmp	r1, r5
 80104d2:	d905      	bls.n	80104e0 <_malloc_r+0x28>
 80104d4:	230c      	movs	r3, #12
 80104d6:	603b      	str	r3, [r7, #0]
 80104d8:	2600      	movs	r6, #0
 80104da:	4630      	mov	r0, r6
 80104dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104e0:	4e2e      	ldr	r6, [pc, #184]	; (801059c <_malloc_r+0xe4>)
 80104e2:	f000 fa25 	bl	8010930 <__malloc_lock>
 80104e6:	6833      	ldr	r3, [r6, #0]
 80104e8:	461c      	mov	r4, r3
 80104ea:	bb34      	cbnz	r4, 801053a <_malloc_r+0x82>
 80104ec:	4629      	mov	r1, r5
 80104ee:	4638      	mov	r0, r7
 80104f0:	f7ff ffc2 	bl	8010478 <sbrk_aligned>
 80104f4:	1c43      	adds	r3, r0, #1
 80104f6:	4604      	mov	r4, r0
 80104f8:	d14d      	bne.n	8010596 <_malloc_r+0xde>
 80104fa:	6834      	ldr	r4, [r6, #0]
 80104fc:	4626      	mov	r6, r4
 80104fe:	2e00      	cmp	r6, #0
 8010500:	d140      	bne.n	8010584 <_malloc_r+0xcc>
 8010502:	6823      	ldr	r3, [r4, #0]
 8010504:	4631      	mov	r1, r6
 8010506:	4638      	mov	r0, r7
 8010508:	eb04 0803 	add.w	r8, r4, r3
 801050c:	f000 f9a4 	bl	8010858 <_sbrk_r>
 8010510:	4580      	cmp	r8, r0
 8010512:	d13a      	bne.n	801058a <_malloc_r+0xd2>
 8010514:	6821      	ldr	r1, [r4, #0]
 8010516:	3503      	adds	r5, #3
 8010518:	1a6d      	subs	r5, r5, r1
 801051a:	f025 0503 	bic.w	r5, r5, #3
 801051e:	3508      	adds	r5, #8
 8010520:	2d0c      	cmp	r5, #12
 8010522:	bf38      	it	cc
 8010524:	250c      	movcc	r5, #12
 8010526:	4629      	mov	r1, r5
 8010528:	4638      	mov	r0, r7
 801052a:	f7ff ffa5 	bl	8010478 <sbrk_aligned>
 801052e:	3001      	adds	r0, #1
 8010530:	d02b      	beq.n	801058a <_malloc_r+0xd2>
 8010532:	6823      	ldr	r3, [r4, #0]
 8010534:	442b      	add	r3, r5
 8010536:	6023      	str	r3, [r4, #0]
 8010538:	e00e      	b.n	8010558 <_malloc_r+0xa0>
 801053a:	6822      	ldr	r2, [r4, #0]
 801053c:	1b52      	subs	r2, r2, r5
 801053e:	d41e      	bmi.n	801057e <_malloc_r+0xc6>
 8010540:	2a0b      	cmp	r2, #11
 8010542:	d916      	bls.n	8010572 <_malloc_r+0xba>
 8010544:	1961      	adds	r1, r4, r5
 8010546:	42a3      	cmp	r3, r4
 8010548:	6025      	str	r5, [r4, #0]
 801054a:	bf18      	it	ne
 801054c:	6059      	strne	r1, [r3, #4]
 801054e:	6863      	ldr	r3, [r4, #4]
 8010550:	bf08      	it	eq
 8010552:	6031      	streq	r1, [r6, #0]
 8010554:	5162      	str	r2, [r4, r5]
 8010556:	604b      	str	r3, [r1, #4]
 8010558:	4638      	mov	r0, r7
 801055a:	f104 060b 	add.w	r6, r4, #11
 801055e:	f000 f9ed 	bl	801093c <__malloc_unlock>
 8010562:	f026 0607 	bic.w	r6, r6, #7
 8010566:	1d23      	adds	r3, r4, #4
 8010568:	1af2      	subs	r2, r6, r3
 801056a:	d0b6      	beq.n	80104da <_malloc_r+0x22>
 801056c:	1b9b      	subs	r3, r3, r6
 801056e:	50a3      	str	r3, [r4, r2]
 8010570:	e7b3      	b.n	80104da <_malloc_r+0x22>
 8010572:	6862      	ldr	r2, [r4, #4]
 8010574:	42a3      	cmp	r3, r4
 8010576:	bf0c      	ite	eq
 8010578:	6032      	streq	r2, [r6, #0]
 801057a:	605a      	strne	r2, [r3, #4]
 801057c:	e7ec      	b.n	8010558 <_malloc_r+0xa0>
 801057e:	4623      	mov	r3, r4
 8010580:	6864      	ldr	r4, [r4, #4]
 8010582:	e7b2      	b.n	80104ea <_malloc_r+0x32>
 8010584:	4634      	mov	r4, r6
 8010586:	6876      	ldr	r6, [r6, #4]
 8010588:	e7b9      	b.n	80104fe <_malloc_r+0x46>
 801058a:	230c      	movs	r3, #12
 801058c:	603b      	str	r3, [r7, #0]
 801058e:	4638      	mov	r0, r7
 8010590:	f000 f9d4 	bl	801093c <__malloc_unlock>
 8010594:	e7a1      	b.n	80104da <_malloc_r+0x22>
 8010596:	6025      	str	r5, [r4, #0]
 8010598:	e7de      	b.n	8010558 <_malloc_r+0xa0>
 801059a:	bf00      	nop
 801059c:	2400f2f8 	.word	0x2400f2f8

080105a0 <__ssputs_r>:
 80105a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105a4:	688e      	ldr	r6, [r1, #8]
 80105a6:	429e      	cmp	r6, r3
 80105a8:	4682      	mov	sl, r0
 80105aa:	460c      	mov	r4, r1
 80105ac:	4690      	mov	r8, r2
 80105ae:	461f      	mov	r7, r3
 80105b0:	d838      	bhi.n	8010624 <__ssputs_r+0x84>
 80105b2:	898a      	ldrh	r2, [r1, #12]
 80105b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80105b8:	d032      	beq.n	8010620 <__ssputs_r+0x80>
 80105ba:	6825      	ldr	r5, [r4, #0]
 80105bc:	6909      	ldr	r1, [r1, #16]
 80105be:	eba5 0901 	sub.w	r9, r5, r1
 80105c2:	6965      	ldr	r5, [r4, #20]
 80105c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80105c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80105cc:	3301      	adds	r3, #1
 80105ce:	444b      	add	r3, r9
 80105d0:	106d      	asrs	r5, r5, #1
 80105d2:	429d      	cmp	r5, r3
 80105d4:	bf38      	it	cc
 80105d6:	461d      	movcc	r5, r3
 80105d8:	0553      	lsls	r3, r2, #21
 80105da:	d531      	bpl.n	8010640 <__ssputs_r+0xa0>
 80105dc:	4629      	mov	r1, r5
 80105de:	f7ff ff6b 	bl	80104b8 <_malloc_r>
 80105e2:	4606      	mov	r6, r0
 80105e4:	b950      	cbnz	r0, 80105fc <__ssputs_r+0x5c>
 80105e6:	230c      	movs	r3, #12
 80105e8:	f8ca 3000 	str.w	r3, [sl]
 80105ec:	89a3      	ldrh	r3, [r4, #12]
 80105ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80105f2:	81a3      	strh	r3, [r4, #12]
 80105f4:	f04f 30ff 	mov.w	r0, #4294967295
 80105f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105fc:	6921      	ldr	r1, [r4, #16]
 80105fe:	464a      	mov	r2, r9
 8010600:	f7fe f8b4 	bl	800e76c <memcpy>
 8010604:	89a3      	ldrh	r3, [r4, #12]
 8010606:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801060a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801060e:	81a3      	strh	r3, [r4, #12]
 8010610:	6126      	str	r6, [r4, #16]
 8010612:	6165      	str	r5, [r4, #20]
 8010614:	444e      	add	r6, r9
 8010616:	eba5 0509 	sub.w	r5, r5, r9
 801061a:	6026      	str	r6, [r4, #0]
 801061c:	60a5      	str	r5, [r4, #8]
 801061e:	463e      	mov	r6, r7
 8010620:	42be      	cmp	r6, r7
 8010622:	d900      	bls.n	8010626 <__ssputs_r+0x86>
 8010624:	463e      	mov	r6, r7
 8010626:	6820      	ldr	r0, [r4, #0]
 8010628:	4632      	mov	r2, r6
 801062a:	4641      	mov	r1, r8
 801062c:	f000 f966 	bl	80108fc <memmove>
 8010630:	68a3      	ldr	r3, [r4, #8]
 8010632:	1b9b      	subs	r3, r3, r6
 8010634:	60a3      	str	r3, [r4, #8]
 8010636:	6823      	ldr	r3, [r4, #0]
 8010638:	4433      	add	r3, r6
 801063a:	6023      	str	r3, [r4, #0]
 801063c:	2000      	movs	r0, #0
 801063e:	e7db      	b.n	80105f8 <__ssputs_r+0x58>
 8010640:	462a      	mov	r2, r5
 8010642:	f000 f981 	bl	8010948 <_realloc_r>
 8010646:	4606      	mov	r6, r0
 8010648:	2800      	cmp	r0, #0
 801064a:	d1e1      	bne.n	8010610 <__ssputs_r+0x70>
 801064c:	6921      	ldr	r1, [r4, #16]
 801064e:	4650      	mov	r0, sl
 8010650:	f7ff fec6 	bl	80103e0 <_free_r>
 8010654:	e7c7      	b.n	80105e6 <__ssputs_r+0x46>
	...

08010658 <_svfiprintf_r>:
 8010658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801065c:	4698      	mov	r8, r3
 801065e:	898b      	ldrh	r3, [r1, #12]
 8010660:	061b      	lsls	r3, r3, #24
 8010662:	b09d      	sub	sp, #116	; 0x74
 8010664:	4607      	mov	r7, r0
 8010666:	460d      	mov	r5, r1
 8010668:	4614      	mov	r4, r2
 801066a:	d50e      	bpl.n	801068a <_svfiprintf_r+0x32>
 801066c:	690b      	ldr	r3, [r1, #16]
 801066e:	b963      	cbnz	r3, 801068a <_svfiprintf_r+0x32>
 8010670:	2140      	movs	r1, #64	; 0x40
 8010672:	f7ff ff21 	bl	80104b8 <_malloc_r>
 8010676:	6028      	str	r0, [r5, #0]
 8010678:	6128      	str	r0, [r5, #16]
 801067a:	b920      	cbnz	r0, 8010686 <_svfiprintf_r+0x2e>
 801067c:	230c      	movs	r3, #12
 801067e:	603b      	str	r3, [r7, #0]
 8010680:	f04f 30ff 	mov.w	r0, #4294967295
 8010684:	e0d1      	b.n	801082a <_svfiprintf_r+0x1d2>
 8010686:	2340      	movs	r3, #64	; 0x40
 8010688:	616b      	str	r3, [r5, #20]
 801068a:	2300      	movs	r3, #0
 801068c:	9309      	str	r3, [sp, #36]	; 0x24
 801068e:	2320      	movs	r3, #32
 8010690:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010694:	f8cd 800c 	str.w	r8, [sp, #12]
 8010698:	2330      	movs	r3, #48	; 0x30
 801069a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010844 <_svfiprintf_r+0x1ec>
 801069e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80106a2:	f04f 0901 	mov.w	r9, #1
 80106a6:	4623      	mov	r3, r4
 80106a8:	469a      	mov	sl, r3
 80106aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106ae:	b10a      	cbz	r2, 80106b4 <_svfiprintf_r+0x5c>
 80106b0:	2a25      	cmp	r2, #37	; 0x25
 80106b2:	d1f9      	bne.n	80106a8 <_svfiprintf_r+0x50>
 80106b4:	ebba 0b04 	subs.w	fp, sl, r4
 80106b8:	d00b      	beq.n	80106d2 <_svfiprintf_r+0x7a>
 80106ba:	465b      	mov	r3, fp
 80106bc:	4622      	mov	r2, r4
 80106be:	4629      	mov	r1, r5
 80106c0:	4638      	mov	r0, r7
 80106c2:	f7ff ff6d 	bl	80105a0 <__ssputs_r>
 80106c6:	3001      	adds	r0, #1
 80106c8:	f000 80aa 	beq.w	8010820 <_svfiprintf_r+0x1c8>
 80106cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80106ce:	445a      	add	r2, fp
 80106d0:	9209      	str	r2, [sp, #36]	; 0x24
 80106d2:	f89a 3000 	ldrb.w	r3, [sl]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	f000 80a2 	beq.w	8010820 <_svfiprintf_r+0x1c8>
 80106dc:	2300      	movs	r3, #0
 80106de:	f04f 32ff 	mov.w	r2, #4294967295
 80106e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106e6:	f10a 0a01 	add.w	sl, sl, #1
 80106ea:	9304      	str	r3, [sp, #16]
 80106ec:	9307      	str	r3, [sp, #28]
 80106ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80106f2:	931a      	str	r3, [sp, #104]	; 0x68
 80106f4:	4654      	mov	r4, sl
 80106f6:	2205      	movs	r2, #5
 80106f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106fc:	4851      	ldr	r0, [pc, #324]	; (8010844 <_svfiprintf_r+0x1ec>)
 80106fe:	f7ef fdf7 	bl	80002f0 <memchr>
 8010702:	9a04      	ldr	r2, [sp, #16]
 8010704:	b9d8      	cbnz	r0, 801073e <_svfiprintf_r+0xe6>
 8010706:	06d0      	lsls	r0, r2, #27
 8010708:	bf44      	itt	mi
 801070a:	2320      	movmi	r3, #32
 801070c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010710:	0711      	lsls	r1, r2, #28
 8010712:	bf44      	itt	mi
 8010714:	232b      	movmi	r3, #43	; 0x2b
 8010716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801071a:	f89a 3000 	ldrb.w	r3, [sl]
 801071e:	2b2a      	cmp	r3, #42	; 0x2a
 8010720:	d015      	beq.n	801074e <_svfiprintf_r+0xf6>
 8010722:	9a07      	ldr	r2, [sp, #28]
 8010724:	4654      	mov	r4, sl
 8010726:	2000      	movs	r0, #0
 8010728:	f04f 0c0a 	mov.w	ip, #10
 801072c:	4621      	mov	r1, r4
 801072e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010732:	3b30      	subs	r3, #48	; 0x30
 8010734:	2b09      	cmp	r3, #9
 8010736:	d94e      	bls.n	80107d6 <_svfiprintf_r+0x17e>
 8010738:	b1b0      	cbz	r0, 8010768 <_svfiprintf_r+0x110>
 801073a:	9207      	str	r2, [sp, #28]
 801073c:	e014      	b.n	8010768 <_svfiprintf_r+0x110>
 801073e:	eba0 0308 	sub.w	r3, r0, r8
 8010742:	fa09 f303 	lsl.w	r3, r9, r3
 8010746:	4313      	orrs	r3, r2
 8010748:	9304      	str	r3, [sp, #16]
 801074a:	46a2      	mov	sl, r4
 801074c:	e7d2      	b.n	80106f4 <_svfiprintf_r+0x9c>
 801074e:	9b03      	ldr	r3, [sp, #12]
 8010750:	1d19      	adds	r1, r3, #4
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	9103      	str	r1, [sp, #12]
 8010756:	2b00      	cmp	r3, #0
 8010758:	bfbb      	ittet	lt
 801075a:	425b      	neglt	r3, r3
 801075c:	f042 0202 	orrlt.w	r2, r2, #2
 8010760:	9307      	strge	r3, [sp, #28]
 8010762:	9307      	strlt	r3, [sp, #28]
 8010764:	bfb8      	it	lt
 8010766:	9204      	strlt	r2, [sp, #16]
 8010768:	7823      	ldrb	r3, [r4, #0]
 801076a:	2b2e      	cmp	r3, #46	; 0x2e
 801076c:	d10c      	bne.n	8010788 <_svfiprintf_r+0x130>
 801076e:	7863      	ldrb	r3, [r4, #1]
 8010770:	2b2a      	cmp	r3, #42	; 0x2a
 8010772:	d135      	bne.n	80107e0 <_svfiprintf_r+0x188>
 8010774:	9b03      	ldr	r3, [sp, #12]
 8010776:	1d1a      	adds	r2, r3, #4
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	9203      	str	r2, [sp, #12]
 801077c:	2b00      	cmp	r3, #0
 801077e:	bfb8      	it	lt
 8010780:	f04f 33ff 	movlt.w	r3, #4294967295
 8010784:	3402      	adds	r4, #2
 8010786:	9305      	str	r3, [sp, #20]
 8010788:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010854 <_svfiprintf_r+0x1fc>
 801078c:	7821      	ldrb	r1, [r4, #0]
 801078e:	2203      	movs	r2, #3
 8010790:	4650      	mov	r0, sl
 8010792:	f7ef fdad 	bl	80002f0 <memchr>
 8010796:	b140      	cbz	r0, 80107aa <_svfiprintf_r+0x152>
 8010798:	2340      	movs	r3, #64	; 0x40
 801079a:	eba0 000a 	sub.w	r0, r0, sl
 801079e:	fa03 f000 	lsl.w	r0, r3, r0
 80107a2:	9b04      	ldr	r3, [sp, #16]
 80107a4:	4303      	orrs	r3, r0
 80107a6:	3401      	adds	r4, #1
 80107a8:	9304      	str	r3, [sp, #16]
 80107aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107ae:	4826      	ldr	r0, [pc, #152]	; (8010848 <_svfiprintf_r+0x1f0>)
 80107b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80107b4:	2206      	movs	r2, #6
 80107b6:	f7ef fd9b 	bl	80002f0 <memchr>
 80107ba:	2800      	cmp	r0, #0
 80107bc:	d038      	beq.n	8010830 <_svfiprintf_r+0x1d8>
 80107be:	4b23      	ldr	r3, [pc, #140]	; (801084c <_svfiprintf_r+0x1f4>)
 80107c0:	bb1b      	cbnz	r3, 801080a <_svfiprintf_r+0x1b2>
 80107c2:	9b03      	ldr	r3, [sp, #12]
 80107c4:	3307      	adds	r3, #7
 80107c6:	f023 0307 	bic.w	r3, r3, #7
 80107ca:	3308      	adds	r3, #8
 80107cc:	9303      	str	r3, [sp, #12]
 80107ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107d0:	4433      	add	r3, r6
 80107d2:	9309      	str	r3, [sp, #36]	; 0x24
 80107d4:	e767      	b.n	80106a6 <_svfiprintf_r+0x4e>
 80107d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80107da:	460c      	mov	r4, r1
 80107dc:	2001      	movs	r0, #1
 80107de:	e7a5      	b.n	801072c <_svfiprintf_r+0xd4>
 80107e0:	2300      	movs	r3, #0
 80107e2:	3401      	adds	r4, #1
 80107e4:	9305      	str	r3, [sp, #20]
 80107e6:	4619      	mov	r1, r3
 80107e8:	f04f 0c0a 	mov.w	ip, #10
 80107ec:	4620      	mov	r0, r4
 80107ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107f2:	3a30      	subs	r2, #48	; 0x30
 80107f4:	2a09      	cmp	r2, #9
 80107f6:	d903      	bls.n	8010800 <_svfiprintf_r+0x1a8>
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d0c5      	beq.n	8010788 <_svfiprintf_r+0x130>
 80107fc:	9105      	str	r1, [sp, #20]
 80107fe:	e7c3      	b.n	8010788 <_svfiprintf_r+0x130>
 8010800:	fb0c 2101 	mla	r1, ip, r1, r2
 8010804:	4604      	mov	r4, r0
 8010806:	2301      	movs	r3, #1
 8010808:	e7f0      	b.n	80107ec <_svfiprintf_r+0x194>
 801080a:	ab03      	add	r3, sp, #12
 801080c:	9300      	str	r3, [sp, #0]
 801080e:	462a      	mov	r2, r5
 8010810:	4b0f      	ldr	r3, [pc, #60]	; (8010850 <_svfiprintf_r+0x1f8>)
 8010812:	a904      	add	r1, sp, #16
 8010814:	4638      	mov	r0, r7
 8010816:	f7fe f84f 	bl	800e8b8 <_printf_float>
 801081a:	1c42      	adds	r2, r0, #1
 801081c:	4606      	mov	r6, r0
 801081e:	d1d6      	bne.n	80107ce <_svfiprintf_r+0x176>
 8010820:	89ab      	ldrh	r3, [r5, #12]
 8010822:	065b      	lsls	r3, r3, #25
 8010824:	f53f af2c 	bmi.w	8010680 <_svfiprintf_r+0x28>
 8010828:	9809      	ldr	r0, [sp, #36]	; 0x24
 801082a:	b01d      	add	sp, #116	; 0x74
 801082c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010830:	ab03      	add	r3, sp, #12
 8010832:	9300      	str	r3, [sp, #0]
 8010834:	462a      	mov	r2, r5
 8010836:	4b06      	ldr	r3, [pc, #24]	; (8010850 <_svfiprintf_r+0x1f8>)
 8010838:	a904      	add	r1, sp, #16
 801083a:	4638      	mov	r0, r7
 801083c:	f7fe fac8 	bl	800edd0 <_printf_i>
 8010840:	e7eb      	b.n	801081a <_svfiprintf_r+0x1c2>
 8010842:	bf00      	nop
 8010844:	0801b934 	.word	0x0801b934
 8010848:	0801b93e 	.word	0x0801b93e
 801084c:	0800e8b9 	.word	0x0800e8b9
 8010850:	080105a1 	.word	0x080105a1
 8010854:	0801b93a 	.word	0x0801b93a

08010858 <_sbrk_r>:
 8010858:	b538      	push	{r3, r4, r5, lr}
 801085a:	4d06      	ldr	r5, [pc, #24]	; (8010874 <_sbrk_r+0x1c>)
 801085c:	2300      	movs	r3, #0
 801085e:	4604      	mov	r4, r0
 8010860:	4608      	mov	r0, r1
 8010862:	602b      	str	r3, [r5, #0]
 8010864:	f7f3 fc90 	bl	8004188 <_sbrk>
 8010868:	1c43      	adds	r3, r0, #1
 801086a:	d102      	bne.n	8010872 <_sbrk_r+0x1a>
 801086c:	682b      	ldr	r3, [r5, #0]
 801086e:	b103      	cbz	r3, 8010872 <_sbrk_r+0x1a>
 8010870:	6023      	str	r3, [r4, #0]
 8010872:	bd38      	pop	{r3, r4, r5, pc}
 8010874:	2400f300 	.word	0x2400f300

08010878 <__assert_func>:
 8010878:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801087a:	4614      	mov	r4, r2
 801087c:	461a      	mov	r2, r3
 801087e:	4b09      	ldr	r3, [pc, #36]	; (80108a4 <__assert_func+0x2c>)
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	4605      	mov	r5, r0
 8010884:	68d8      	ldr	r0, [r3, #12]
 8010886:	b14c      	cbz	r4, 801089c <__assert_func+0x24>
 8010888:	4b07      	ldr	r3, [pc, #28]	; (80108a8 <__assert_func+0x30>)
 801088a:	9100      	str	r1, [sp, #0]
 801088c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010890:	4906      	ldr	r1, [pc, #24]	; (80108ac <__assert_func+0x34>)
 8010892:	462b      	mov	r3, r5
 8010894:	f000 f80e 	bl	80108b4 <fiprintf>
 8010898:	f000 faac 	bl	8010df4 <abort>
 801089c:	4b04      	ldr	r3, [pc, #16]	; (80108b0 <__assert_func+0x38>)
 801089e:	461c      	mov	r4, r3
 80108a0:	e7f3      	b.n	801088a <__assert_func+0x12>
 80108a2:	bf00      	nop
 80108a4:	24000378 	.word	0x24000378
 80108a8:	0801b945 	.word	0x0801b945
 80108ac:	0801b952 	.word	0x0801b952
 80108b0:	0801b980 	.word	0x0801b980

080108b4 <fiprintf>:
 80108b4:	b40e      	push	{r1, r2, r3}
 80108b6:	b503      	push	{r0, r1, lr}
 80108b8:	4601      	mov	r1, r0
 80108ba:	ab03      	add	r3, sp, #12
 80108bc:	4805      	ldr	r0, [pc, #20]	; (80108d4 <fiprintf+0x20>)
 80108be:	f853 2b04 	ldr.w	r2, [r3], #4
 80108c2:	6800      	ldr	r0, [r0, #0]
 80108c4:	9301      	str	r3, [sp, #4]
 80108c6:	f000 f897 	bl	80109f8 <_vfiprintf_r>
 80108ca:	b002      	add	sp, #8
 80108cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80108d0:	b003      	add	sp, #12
 80108d2:	4770      	bx	lr
 80108d4:	24000378 	.word	0x24000378

080108d8 <__ascii_mbtowc>:
 80108d8:	b082      	sub	sp, #8
 80108da:	b901      	cbnz	r1, 80108de <__ascii_mbtowc+0x6>
 80108dc:	a901      	add	r1, sp, #4
 80108de:	b142      	cbz	r2, 80108f2 <__ascii_mbtowc+0x1a>
 80108e0:	b14b      	cbz	r3, 80108f6 <__ascii_mbtowc+0x1e>
 80108e2:	7813      	ldrb	r3, [r2, #0]
 80108e4:	600b      	str	r3, [r1, #0]
 80108e6:	7812      	ldrb	r2, [r2, #0]
 80108e8:	1e10      	subs	r0, r2, #0
 80108ea:	bf18      	it	ne
 80108ec:	2001      	movne	r0, #1
 80108ee:	b002      	add	sp, #8
 80108f0:	4770      	bx	lr
 80108f2:	4610      	mov	r0, r2
 80108f4:	e7fb      	b.n	80108ee <__ascii_mbtowc+0x16>
 80108f6:	f06f 0001 	mvn.w	r0, #1
 80108fa:	e7f8      	b.n	80108ee <__ascii_mbtowc+0x16>

080108fc <memmove>:
 80108fc:	4288      	cmp	r0, r1
 80108fe:	b510      	push	{r4, lr}
 8010900:	eb01 0402 	add.w	r4, r1, r2
 8010904:	d902      	bls.n	801090c <memmove+0x10>
 8010906:	4284      	cmp	r4, r0
 8010908:	4623      	mov	r3, r4
 801090a:	d807      	bhi.n	801091c <memmove+0x20>
 801090c:	1e43      	subs	r3, r0, #1
 801090e:	42a1      	cmp	r1, r4
 8010910:	d008      	beq.n	8010924 <memmove+0x28>
 8010912:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010916:	f803 2f01 	strb.w	r2, [r3, #1]!
 801091a:	e7f8      	b.n	801090e <memmove+0x12>
 801091c:	4402      	add	r2, r0
 801091e:	4601      	mov	r1, r0
 8010920:	428a      	cmp	r2, r1
 8010922:	d100      	bne.n	8010926 <memmove+0x2a>
 8010924:	bd10      	pop	{r4, pc}
 8010926:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801092a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801092e:	e7f7      	b.n	8010920 <memmove+0x24>

08010930 <__malloc_lock>:
 8010930:	4801      	ldr	r0, [pc, #4]	; (8010938 <__malloc_lock+0x8>)
 8010932:	f000 bc1f 	b.w	8011174 <__retarget_lock_acquire_recursive>
 8010936:	bf00      	nop
 8010938:	2400f304 	.word	0x2400f304

0801093c <__malloc_unlock>:
 801093c:	4801      	ldr	r0, [pc, #4]	; (8010944 <__malloc_unlock+0x8>)
 801093e:	f000 bc1a 	b.w	8011176 <__retarget_lock_release_recursive>
 8010942:	bf00      	nop
 8010944:	2400f304 	.word	0x2400f304

08010948 <_realloc_r>:
 8010948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801094c:	4680      	mov	r8, r0
 801094e:	4614      	mov	r4, r2
 8010950:	460e      	mov	r6, r1
 8010952:	b921      	cbnz	r1, 801095e <_realloc_r+0x16>
 8010954:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010958:	4611      	mov	r1, r2
 801095a:	f7ff bdad 	b.w	80104b8 <_malloc_r>
 801095e:	b92a      	cbnz	r2, 801096c <_realloc_r+0x24>
 8010960:	f7ff fd3e 	bl	80103e0 <_free_r>
 8010964:	4625      	mov	r5, r4
 8010966:	4628      	mov	r0, r5
 8010968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801096c:	f000 fc6a 	bl	8011244 <_malloc_usable_size_r>
 8010970:	4284      	cmp	r4, r0
 8010972:	4607      	mov	r7, r0
 8010974:	d802      	bhi.n	801097c <_realloc_r+0x34>
 8010976:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801097a:	d812      	bhi.n	80109a2 <_realloc_r+0x5a>
 801097c:	4621      	mov	r1, r4
 801097e:	4640      	mov	r0, r8
 8010980:	f7ff fd9a 	bl	80104b8 <_malloc_r>
 8010984:	4605      	mov	r5, r0
 8010986:	2800      	cmp	r0, #0
 8010988:	d0ed      	beq.n	8010966 <_realloc_r+0x1e>
 801098a:	42bc      	cmp	r4, r7
 801098c:	4622      	mov	r2, r4
 801098e:	4631      	mov	r1, r6
 8010990:	bf28      	it	cs
 8010992:	463a      	movcs	r2, r7
 8010994:	f7fd feea 	bl	800e76c <memcpy>
 8010998:	4631      	mov	r1, r6
 801099a:	4640      	mov	r0, r8
 801099c:	f7ff fd20 	bl	80103e0 <_free_r>
 80109a0:	e7e1      	b.n	8010966 <_realloc_r+0x1e>
 80109a2:	4635      	mov	r5, r6
 80109a4:	e7df      	b.n	8010966 <_realloc_r+0x1e>

080109a6 <__sfputc_r>:
 80109a6:	6893      	ldr	r3, [r2, #8]
 80109a8:	3b01      	subs	r3, #1
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	b410      	push	{r4}
 80109ae:	6093      	str	r3, [r2, #8]
 80109b0:	da08      	bge.n	80109c4 <__sfputc_r+0x1e>
 80109b2:	6994      	ldr	r4, [r2, #24]
 80109b4:	42a3      	cmp	r3, r4
 80109b6:	db01      	blt.n	80109bc <__sfputc_r+0x16>
 80109b8:	290a      	cmp	r1, #10
 80109ba:	d103      	bne.n	80109c4 <__sfputc_r+0x1e>
 80109bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109c0:	f000 b94a 	b.w	8010c58 <__swbuf_r>
 80109c4:	6813      	ldr	r3, [r2, #0]
 80109c6:	1c58      	adds	r0, r3, #1
 80109c8:	6010      	str	r0, [r2, #0]
 80109ca:	7019      	strb	r1, [r3, #0]
 80109cc:	4608      	mov	r0, r1
 80109ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80109d2:	4770      	bx	lr

080109d4 <__sfputs_r>:
 80109d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109d6:	4606      	mov	r6, r0
 80109d8:	460f      	mov	r7, r1
 80109da:	4614      	mov	r4, r2
 80109dc:	18d5      	adds	r5, r2, r3
 80109de:	42ac      	cmp	r4, r5
 80109e0:	d101      	bne.n	80109e6 <__sfputs_r+0x12>
 80109e2:	2000      	movs	r0, #0
 80109e4:	e007      	b.n	80109f6 <__sfputs_r+0x22>
 80109e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109ea:	463a      	mov	r2, r7
 80109ec:	4630      	mov	r0, r6
 80109ee:	f7ff ffda 	bl	80109a6 <__sfputc_r>
 80109f2:	1c43      	adds	r3, r0, #1
 80109f4:	d1f3      	bne.n	80109de <__sfputs_r+0xa>
 80109f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080109f8 <_vfiprintf_r>:
 80109f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109fc:	460d      	mov	r5, r1
 80109fe:	b09d      	sub	sp, #116	; 0x74
 8010a00:	4614      	mov	r4, r2
 8010a02:	4698      	mov	r8, r3
 8010a04:	4606      	mov	r6, r0
 8010a06:	b118      	cbz	r0, 8010a10 <_vfiprintf_r+0x18>
 8010a08:	6983      	ldr	r3, [r0, #24]
 8010a0a:	b90b      	cbnz	r3, 8010a10 <_vfiprintf_r+0x18>
 8010a0c:	f000 fb14 	bl	8011038 <__sinit>
 8010a10:	4b89      	ldr	r3, [pc, #548]	; (8010c38 <_vfiprintf_r+0x240>)
 8010a12:	429d      	cmp	r5, r3
 8010a14:	d11b      	bne.n	8010a4e <_vfiprintf_r+0x56>
 8010a16:	6875      	ldr	r5, [r6, #4]
 8010a18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010a1a:	07d9      	lsls	r1, r3, #31
 8010a1c:	d405      	bmi.n	8010a2a <_vfiprintf_r+0x32>
 8010a1e:	89ab      	ldrh	r3, [r5, #12]
 8010a20:	059a      	lsls	r2, r3, #22
 8010a22:	d402      	bmi.n	8010a2a <_vfiprintf_r+0x32>
 8010a24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a26:	f000 fba5 	bl	8011174 <__retarget_lock_acquire_recursive>
 8010a2a:	89ab      	ldrh	r3, [r5, #12]
 8010a2c:	071b      	lsls	r3, r3, #28
 8010a2e:	d501      	bpl.n	8010a34 <_vfiprintf_r+0x3c>
 8010a30:	692b      	ldr	r3, [r5, #16]
 8010a32:	b9eb      	cbnz	r3, 8010a70 <_vfiprintf_r+0x78>
 8010a34:	4629      	mov	r1, r5
 8010a36:	4630      	mov	r0, r6
 8010a38:	f000 f96e 	bl	8010d18 <__swsetup_r>
 8010a3c:	b1c0      	cbz	r0, 8010a70 <_vfiprintf_r+0x78>
 8010a3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010a40:	07dc      	lsls	r4, r3, #31
 8010a42:	d50e      	bpl.n	8010a62 <_vfiprintf_r+0x6a>
 8010a44:	f04f 30ff 	mov.w	r0, #4294967295
 8010a48:	b01d      	add	sp, #116	; 0x74
 8010a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a4e:	4b7b      	ldr	r3, [pc, #492]	; (8010c3c <_vfiprintf_r+0x244>)
 8010a50:	429d      	cmp	r5, r3
 8010a52:	d101      	bne.n	8010a58 <_vfiprintf_r+0x60>
 8010a54:	68b5      	ldr	r5, [r6, #8]
 8010a56:	e7df      	b.n	8010a18 <_vfiprintf_r+0x20>
 8010a58:	4b79      	ldr	r3, [pc, #484]	; (8010c40 <_vfiprintf_r+0x248>)
 8010a5a:	429d      	cmp	r5, r3
 8010a5c:	bf08      	it	eq
 8010a5e:	68f5      	ldreq	r5, [r6, #12]
 8010a60:	e7da      	b.n	8010a18 <_vfiprintf_r+0x20>
 8010a62:	89ab      	ldrh	r3, [r5, #12]
 8010a64:	0598      	lsls	r0, r3, #22
 8010a66:	d4ed      	bmi.n	8010a44 <_vfiprintf_r+0x4c>
 8010a68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010a6a:	f000 fb84 	bl	8011176 <__retarget_lock_release_recursive>
 8010a6e:	e7e9      	b.n	8010a44 <_vfiprintf_r+0x4c>
 8010a70:	2300      	movs	r3, #0
 8010a72:	9309      	str	r3, [sp, #36]	; 0x24
 8010a74:	2320      	movs	r3, #32
 8010a76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010a7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a7e:	2330      	movs	r3, #48	; 0x30
 8010a80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010c44 <_vfiprintf_r+0x24c>
 8010a84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010a88:	f04f 0901 	mov.w	r9, #1
 8010a8c:	4623      	mov	r3, r4
 8010a8e:	469a      	mov	sl, r3
 8010a90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a94:	b10a      	cbz	r2, 8010a9a <_vfiprintf_r+0xa2>
 8010a96:	2a25      	cmp	r2, #37	; 0x25
 8010a98:	d1f9      	bne.n	8010a8e <_vfiprintf_r+0x96>
 8010a9a:	ebba 0b04 	subs.w	fp, sl, r4
 8010a9e:	d00b      	beq.n	8010ab8 <_vfiprintf_r+0xc0>
 8010aa0:	465b      	mov	r3, fp
 8010aa2:	4622      	mov	r2, r4
 8010aa4:	4629      	mov	r1, r5
 8010aa6:	4630      	mov	r0, r6
 8010aa8:	f7ff ff94 	bl	80109d4 <__sfputs_r>
 8010aac:	3001      	adds	r0, #1
 8010aae:	f000 80aa 	beq.w	8010c06 <_vfiprintf_r+0x20e>
 8010ab2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010ab4:	445a      	add	r2, fp
 8010ab6:	9209      	str	r2, [sp, #36]	; 0x24
 8010ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	f000 80a2 	beq.w	8010c06 <_vfiprintf_r+0x20e>
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ac8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010acc:	f10a 0a01 	add.w	sl, sl, #1
 8010ad0:	9304      	str	r3, [sp, #16]
 8010ad2:	9307      	str	r3, [sp, #28]
 8010ad4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ad8:	931a      	str	r3, [sp, #104]	; 0x68
 8010ada:	4654      	mov	r4, sl
 8010adc:	2205      	movs	r2, #5
 8010ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ae2:	4858      	ldr	r0, [pc, #352]	; (8010c44 <_vfiprintf_r+0x24c>)
 8010ae4:	f7ef fc04 	bl	80002f0 <memchr>
 8010ae8:	9a04      	ldr	r2, [sp, #16]
 8010aea:	b9d8      	cbnz	r0, 8010b24 <_vfiprintf_r+0x12c>
 8010aec:	06d1      	lsls	r1, r2, #27
 8010aee:	bf44      	itt	mi
 8010af0:	2320      	movmi	r3, #32
 8010af2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010af6:	0713      	lsls	r3, r2, #28
 8010af8:	bf44      	itt	mi
 8010afa:	232b      	movmi	r3, #43	; 0x2b
 8010afc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010b00:	f89a 3000 	ldrb.w	r3, [sl]
 8010b04:	2b2a      	cmp	r3, #42	; 0x2a
 8010b06:	d015      	beq.n	8010b34 <_vfiprintf_r+0x13c>
 8010b08:	9a07      	ldr	r2, [sp, #28]
 8010b0a:	4654      	mov	r4, sl
 8010b0c:	2000      	movs	r0, #0
 8010b0e:	f04f 0c0a 	mov.w	ip, #10
 8010b12:	4621      	mov	r1, r4
 8010b14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010b18:	3b30      	subs	r3, #48	; 0x30
 8010b1a:	2b09      	cmp	r3, #9
 8010b1c:	d94e      	bls.n	8010bbc <_vfiprintf_r+0x1c4>
 8010b1e:	b1b0      	cbz	r0, 8010b4e <_vfiprintf_r+0x156>
 8010b20:	9207      	str	r2, [sp, #28]
 8010b22:	e014      	b.n	8010b4e <_vfiprintf_r+0x156>
 8010b24:	eba0 0308 	sub.w	r3, r0, r8
 8010b28:	fa09 f303 	lsl.w	r3, r9, r3
 8010b2c:	4313      	orrs	r3, r2
 8010b2e:	9304      	str	r3, [sp, #16]
 8010b30:	46a2      	mov	sl, r4
 8010b32:	e7d2      	b.n	8010ada <_vfiprintf_r+0xe2>
 8010b34:	9b03      	ldr	r3, [sp, #12]
 8010b36:	1d19      	adds	r1, r3, #4
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	9103      	str	r1, [sp, #12]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	bfbb      	ittet	lt
 8010b40:	425b      	neglt	r3, r3
 8010b42:	f042 0202 	orrlt.w	r2, r2, #2
 8010b46:	9307      	strge	r3, [sp, #28]
 8010b48:	9307      	strlt	r3, [sp, #28]
 8010b4a:	bfb8      	it	lt
 8010b4c:	9204      	strlt	r2, [sp, #16]
 8010b4e:	7823      	ldrb	r3, [r4, #0]
 8010b50:	2b2e      	cmp	r3, #46	; 0x2e
 8010b52:	d10c      	bne.n	8010b6e <_vfiprintf_r+0x176>
 8010b54:	7863      	ldrb	r3, [r4, #1]
 8010b56:	2b2a      	cmp	r3, #42	; 0x2a
 8010b58:	d135      	bne.n	8010bc6 <_vfiprintf_r+0x1ce>
 8010b5a:	9b03      	ldr	r3, [sp, #12]
 8010b5c:	1d1a      	adds	r2, r3, #4
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	9203      	str	r2, [sp, #12]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	bfb8      	it	lt
 8010b66:	f04f 33ff 	movlt.w	r3, #4294967295
 8010b6a:	3402      	adds	r4, #2
 8010b6c:	9305      	str	r3, [sp, #20]
 8010b6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010c54 <_vfiprintf_r+0x25c>
 8010b72:	7821      	ldrb	r1, [r4, #0]
 8010b74:	2203      	movs	r2, #3
 8010b76:	4650      	mov	r0, sl
 8010b78:	f7ef fbba 	bl	80002f0 <memchr>
 8010b7c:	b140      	cbz	r0, 8010b90 <_vfiprintf_r+0x198>
 8010b7e:	2340      	movs	r3, #64	; 0x40
 8010b80:	eba0 000a 	sub.w	r0, r0, sl
 8010b84:	fa03 f000 	lsl.w	r0, r3, r0
 8010b88:	9b04      	ldr	r3, [sp, #16]
 8010b8a:	4303      	orrs	r3, r0
 8010b8c:	3401      	adds	r4, #1
 8010b8e:	9304      	str	r3, [sp, #16]
 8010b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b94:	482c      	ldr	r0, [pc, #176]	; (8010c48 <_vfiprintf_r+0x250>)
 8010b96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010b9a:	2206      	movs	r2, #6
 8010b9c:	f7ef fba8 	bl	80002f0 <memchr>
 8010ba0:	2800      	cmp	r0, #0
 8010ba2:	d03f      	beq.n	8010c24 <_vfiprintf_r+0x22c>
 8010ba4:	4b29      	ldr	r3, [pc, #164]	; (8010c4c <_vfiprintf_r+0x254>)
 8010ba6:	bb1b      	cbnz	r3, 8010bf0 <_vfiprintf_r+0x1f8>
 8010ba8:	9b03      	ldr	r3, [sp, #12]
 8010baa:	3307      	adds	r3, #7
 8010bac:	f023 0307 	bic.w	r3, r3, #7
 8010bb0:	3308      	adds	r3, #8
 8010bb2:	9303      	str	r3, [sp, #12]
 8010bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010bb6:	443b      	add	r3, r7
 8010bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8010bba:	e767      	b.n	8010a8c <_vfiprintf_r+0x94>
 8010bbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8010bc0:	460c      	mov	r4, r1
 8010bc2:	2001      	movs	r0, #1
 8010bc4:	e7a5      	b.n	8010b12 <_vfiprintf_r+0x11a>
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	3401      	adds	r4, #1
 8010bca:	9305      	str	r3, [sp, #20]
 8010bcc:	4619      	mov	r1, r3
 8010bce:	f04f 0c0a 	mov.w	ip, #10
 8010bd2:	4620      	mov	r0, r4
 8010bd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010bd8:	3a30      	subs	r2, #48	; 0x30
 8010bda:	2a09      	cmp	r2, #9
 8010bdc:	d903      	bls.n	8010be6 <_vfiprintf_r+0x1ee>
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d0c5      	beq.n	8010b6e <_vfiprintf_r+0x176>
 8010be2:	9105      	str	r1, [sp, #20]
 8010be4:	e7c3      	b.n	8010b6e <_vfiprintf_r+0x176>
 8010be6:	fb0c 2101 	mla	r1, ip, r1, r2
 8010bea:	4604      	mov	r4, r0
 8010bec:	2301      	movs	r3, #1
 8010bee:	e7f0      	b.n	8010bd2 <_vfiprintf_r+0x1da>
 8010bf0:	ab03      	add	r3, sp, #12
 8010bf2:	9300      	str	r3, [sp, #0]
 8010bf4:	462a      	mov	r2, r5
 8010bf6:	4b16      	ldr	r3, [pc, #88]	; (8010c50 <_vfiprintf_r+0x258>)
 8010bf8:	a904      	add	r1, sp, #16
 8010bfa:	4630      	mov	r0, r6
 8010bfc:	f7fd fe5c 	bl	800e8b8 <_printf_float>
 8010c00:	4607      	mov	r7, r0
 8010c02:	1c78      	adds	r0, r7, #1
 8010c04:	d1d6      	bne.n	8010bb4 <_vfiprintf_r+0x1bc>
 8010c06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c08:	07d9      	lsls	r1, r3, #31
 8010c0a:	d405      	bmi.n	8010c18 <_vfiprintf_r+0x220>
 8010c0c:	89ab      	ldrh	r3, [r5, #12]
 8010c0e:	059a      	lsls	r2, r3, #22
 8010c10:	d402      	bmi.n	8010c18 <_vfiprintf_r+0x220>
 8010c12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c14:	f000 faaf 	bl	8011176 <__retarget_lock_release_recursive>
 8010c18:	89ab      	ldrh	r3, [r5, #12]
 8010c1a:	065b      	lsls	r3, r3, #25
 8010c1c:	f53f af12 	bmi.w	8010a44 <_vfiprintf_r+0x4c>
 8010c20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010c22:	e711      	b.n	8010a48 <_vfiprintf_r+0x50>
 8010c24:	ab03      	add	r3, sp, #12
 8010c26:	9300      	str	r3, [sp, #0]
 8010c28:	462a      	mov	r2, r5
 8010c2a:	4b09      	ldr	r3, [pc, #36]	; (8010c50 <_vfiprintf_r+0x258>)
 8010c2c:	a904      	add	r1, sp, #16
 8010c2e:	4630      	mov	r0, r6
 8010c30:	f7fe f8ce 	bl	800edd0 <_printf_i>
 8010c34:	e7e4      	b.n	8010c00 <_vfiprintf_r+0x208>
 8010c36:	bf00      	nop
 8010c38:	0801baac 	.word	0x0801baac
 8010c3c:	0801bacc 	.word	0x0801bacc
 8010c40:	0801ba8c 	.word	0x0801ba8c
 8010c44:	0801b934 	.word	0x0801b934
 8010c48:	0801b93e 	.word	0x0801b93e
 8010c4c:	0800e8b9 	.word	0x0800e8b9
 8010c50:	080109d5 	.word	0x080109d5
 8010c54:	0801b93a 	.word	0x0801b93a

08010c58 <__swbuf_r>:
 8010c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c5a:	460e      	mov	r6, r1
 8010c5c:	4614      	mov	r4, r2
 8010c5e:	4605      	mov	r5, r0
 8010c60:	b118      	cbz	r0, 8010c6a <__swbuf_r+0x12>
 8010c62:	6983      	ldr	r3, [r0, #24]
 8010c64:	b90b      	cbnz	r3, 8010c6a <__swbuf_r+0x12>
 8010c66:	f000 f9e7 	bl	8011038 <__sinit>
 8010c6a:	4b21      	ldr	r3, [pc, #132]	; (8010cf0 <__swbuf_r+0x98>)
 8010c6c:	429c      	cmp	r4, r3
 8010c6e:	d12b      	bne.n	8010cc8 <__swbuf_r+0x70>
 8010c70:	686c      	ldr	r4, [r5, #4]
 8010c72:	69a3      	ldr	r3, [r4, #24]
 8010c74:	60a3      	str	r3, [r4, #8]
 8010c76:	89a3      	ldrh	r3, [r4, #12]
 8010c78:	071a      	lsls	r2, r3, #28
 8010c7a:	d52f      	bpl.n	8010cdc <__swbuf_r+0x84>
 8010c7c:	6923      	ldr	r3, [r4, #16]
 8010c7e:	b36b      	cbz	r3, 8010cdc <__swbuf_r+0x84>
 8010c80:	6923      	ldr	r3, [r4, #16]
 8010c82:	6820      	ldr	r0, [r4, #0]
 8010c84:	1ac0      	subs	r0, r0, r3
 8010c86:	6963      	ldr	r3, [r4, #20]
 8010c88:	b2f6      	uxtb	r6, r6
 8010c8a:	4283      	cmp	r3, r0
 8010c8c:	4637      	mov	r7, r6
 8010c8e:	dc04      	bgt.n	8010c9a <__swbuf_r+0x42>
 8010c90:	4621      	mov	r1, r4
 8010c92:	4628      	mov	r0, r5
 8010c94:	f000 f93c 	bl	8010f10 <_fflush_r>
 8010c98:	bb30      	cbnz	r0, 8010ce8 <__swbuf_r+0x90>
 8010c9a:	68a3      	ldr	r3, [r4, #8]
 8010c9c:	3b01      	subs	r3, #1
 8010c9e:	60a3      	str	r3, [r4, #8]
 8010ca0:	6823      	ldr	r3, [r4, #0]
 8010ca2:	1c5a      	adds	r2, r3, #1
 8010ca4:	6022      	str	r2, [r4, #0]
 8010ca6:	701e      	strb	r6, [r3, #0]
 8010ca8:	6963      	ldr	r3, [r4, #20]
 8010caa:	3001      	adds	r0, #1
 8010cac:	4283      	cmp	r3, r0
 8010cae:	d004      	beq.n	8010cba <__swbuf_r+0x62>
 8010cb0:	89a3      	ldrh	r3, [r4, #12]
 8010cb2:	07db      	lsls	r3, r3, #31
 8010cb4:	d506      	bpl.n	8010cc4 <__swbuf_r+0x6c>
 8010cb6:	2e0a      	cmp	r6, #10
 8010cb8:	d104      	bne.n	8010cc4 <__swbuf_r+0x6c>
 8010cba:	4621      	mov	r1, r4
 8010cbc:	4628      	mov	r0, r5
 8010cbe:	f000 f927 	bl	8010f10 <_fflush_r>
 8010cc2:	b988      	cbnz	r0, 8010ce8 <__swbuf_r+0x90>
 8010cc4:	4638      	mov	r0, r7
 8010cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cc8:	4b0a      	ldr	r3, [pc, #40]	; (8010cf4 <__swbuf_r+0x9c>)
 8010cca:	429c      	cmp	r4, r3
 8010ccc:	d101      	bne.n	8010cd2 <__swbuf_r+0x7a>
 8010cce:	68ac      	ldr	r4, [r5, #8]
 8010cd0:	e7cf      	b.n	8010c72 <__swbuf_r+0x1a>
 8010cd2:	4b09      	ldr	r3, [pc, #36]	; (8010cf8 <__swbuf_r+0xa0>)
 8010cd4:	429c      	cmp	r4, r3
 8010cd6:	bf08      	it	eq
 8010cd8:	68ec      	ldreq	r4, [r5, #12]
 8010cda:	e7ca      	b.n	8010c72 <__swbuf_r+0x1a>
 8010cdc:	4621      	mov	r1, r4
 8010cde:	4628      	mov	r0, r5
 8010ce0:	f000 f81a 	bl	8010d18 <__swsetup_r>
 8010ce4:	2800      	cmp	r0, #0
 8010ce6:	d0cb      	beq.n	8010c80 <__swbuf_r+0x28>
 8010ce8:	f04f 37ff 	mov.w	r7, #4294967295
 8010cec:	e7ea      	b.n	8010cc4 <__swbuf_r+0x6c>
 8010cee:	bf00      	nop
 8010cf0:	0801baac 	.word	0x0801baac
 8010cf4:	0801bacc 	.word	0x0801bacc
 8010cf8:	0801ba8c 	.word	0x0801ba8c

08010cfc <__ascii_wctomb>:
 8010cfc:	b149      	cbz	r1, 8010d12 <__ascii_wctomb+0x16>
 8010cfe:	2aff      	cmp	r2, #255	; 0xff
 8010d00:	bf85      	ittet	hi
 8010d02:	238a      	movhi	r3, #138	; 0x8a
 8010d04:	6003      	strhi	r3, [r0, #0]
 8010d06:	700a      	strbls	r2, [r1, #0]
 8010d08:	f04f 30ff 	movhi.w	r0, #4294967295
 8010d0c:	bf98      	it	ls
 8010d0e:	2001      	movls	r0, #1
 8010d10:	4770      	bx	lr
 8010d12:	4608      	mov	r0, r1
 8010d14:	4770      	bx	lr
	...

08010d18 <__swsetup_r>:
 8010d18:	4b32      	ldr	r3, [pc, #200]	; (8010de4 <__swsetup_r+0xcc>)
 8010d1a:	b570      	push	{r4, r5, r6, lr}
 8010d1c:	681d      	ldr	r5, [r3, #0]
 8010d1e:	4606      	mov	r6, r0
 8010d20:	460c      	mov	r4, r1
 8010d22:	b125      	cbz	r5, 8010d2e <__swsetup_r+0x16>
 8010d24:	69ab      	ldr	r3, [r5, #24]
 8010d26:	b913      	cbnz	r3, 8010d2e <__swsetup_r+0x16>
 8010d28:	4628      	mov	r0, r5
 8010d2a:	f000 f985 	bl	8011038 <__sinit>
 8010d2e:	4b2e      	ldr	r3, [pc, #184]	; (8010de8 <__swsetup_r+0xd0>)
 8010d30:	429c      	cmp	r4, r3
 8010d32:	d10f      	bne.n	8010d54 <__swsetup_r+0x3c>
 8010d34:	686c      	ldr	r4, [r5, #4]
 8010d36:	89a3      	ldrh	r3, [r4, #12]
 8010d38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010d3c:	0719      	lsls	r1, r3, #28
 8010d3e:	d42c      	bmi.n	8010d9a <__swsetup_r+0x82>
 8010d40:	06dd      	lsls	r5, r3, #27
 8010d42:	d411      	bmi.n	8010d68 <__swsetup_r+0x50>
 8010d44:	2309      	movs	r3, #9
 8010d46:	6033      	str	r3, [r6, #0]
 8010d48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010d4c:	81a3      	strh	r3, [r4, #12]
 8010d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8010d52:	e03e      	b.n	8010dd2 <__swsetup_r+0xba>
 8010d54:	4b25      	ldr	r3, [pc, #148]	; (8010dec <__swsetup_r+0xd4>)
 8010d56:	429c      	cmp	r4, r3
 8010d58:	d101      	bne.n	8010d5e <__swsetup_r+0x46>
 8010d5a:	68ac      	ldr	r4, [r5, #8]
 8010d5c:	e7eb      	b.n	8010d36 <__swsetup_r+0x1e>
 8010d5e:	4b24      	ldr	r3, [pc, #144]	; (8010df0 <__swsetup_r+0xd8>)
 8010d60:	429c      	cmp	r4, r3
 8010d62:	bf08      	it	eq
 8010d64:	68ec      	ldreq	r4, [r5, #12]
 8010d66:	e7e6      	b.n	8010d36 <__swsetup_r+0x1e>
 8010d68:	0758      	lsls	r0, r3, #29
 8010d6a:	d512      	bpl.n	8010d92 <__swsetup_r+0x7a>
 8010d6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010d6e:	b141      	cbz	r1, 8010d82 <__swsetup_r+0x6a>
 8010d70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d74:	4299      	cmp	r1, r3
 8010d76:	d002      	beq.n	8010d7e <__swsetup_r+0x66>
 8010d78:	4630      	mov	r0, r6
 8010d7a:	f7ff fb31 	bl	80103e0 <_free_r>
 8010d7e:	2300      	movs	r3, #0
 8010d80:	6363      	str	r3, [r4, #52]	; 0x34
 8010d82:	89a3      	ldrh	r3, [r4, #12]
 8010d84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010d88:	81a3      	strh	r3, [r4, #12]
 8010d8a:	2300      	movs	r3, #0
 8010d8c:	6063      	str	r3, [r4, #4]
 8010d8e:	6923      	ldr	r3, [r4, #16]
 8010d90:	6023      	str	r3, [r4, #0]
 8010d92:	89a3      	ldrh	r3, [r4, #12]
 8010d94:	f043 0308 	orr.w	r3, r3, #8
 8010d98:	81a3      	strh	r3, [r4, #12]
 8010d9a:	6923      	ldr	r3, [r4, #16]
 8010d9c:	b94b      	cbnz	r3, 8010db2 <__swsetup_r+0x9a>
 8010d9e:	89a3      	ldrh	r3, [r4, #12]
 8010da0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010da8:	d003      	beq.n	8010db2 <__swsetup_r+0x9a>
 8010daa:	4621      	mov	r1, r4
 8010dac:	4630      	mov	r0, r6
 8010dae:	f000 fa09 	bl	80111c4 <__smakebuf_r>
 8010db2:	89a0      	ldrh	r0, [r4, #12]
 8010db4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010db8:	f010 0301 	ands.w	r3, r0, #1
 8010dbc:	d00a      	beq.n	8010dd4 <__swsetup_r+0xbc>
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	60a3      	str	r3, [r4, #8]
 8010dc2:	6963      	ldr	r3, [r4, #20]
 8010dc4:	425b      	negs	r3, r3
 8010dc6:	61a3      	str	r3, [r4, #24]
 8010dc8:	6923      	ldr	r3, [r4, #16]
 8010dca:	b943      	cbnz	r3, 8010dde <__swsetup_r+0xc6>
 8010dcc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010dd0:	d1ba      	bne.n	8010d48 <__swsetup_r+0x30>
 8010dd2:	bd70      	pop	{r4, r5, r6, pc}
 8010dd4:	0781      	lsls	r1, r0, #30
 8010dd6:	bf58      	it	pl
 8010dd8:	6963      	ldrpl	r3, [r4, #20]
 8010dda:	60a3      	str	r3, [r4, #8]
 8010ddc:	e7f4      	b.n	8010dc8 <__swsetup_r+0xb0>
 8010dde:	2000      	movs	r0, #0
 8010de0:	e7f7      	b.n	8010dd2 <__swsetup_r+0xba>
 8010de2:	bf00      	nop
 8010de4:	24000378 	.word	0x24000378
 8010de8:	0801baac 	.word	0x0801baac
 8010dec:	0801bacc 	.word	0x0801bacc
 8010df0:	0801ba8c 	.word	0x0801ba8c

08010df4 <abort>:
 8010df4:	b508      	push	{r3, lr}
 8010df6:	2006      	movs	r0, #6
 8010df8:	f000 fa54 	bl	80112a4 <raise>
 8010dfc:	2001      	movs	r0, #1
 8010dfe:	f7f3 f993 	bl	8004128 <_exit>
	...

08010e04 <__sflush_r>:
 8010e04:	898a      	ldrh	r2, [r1, #12]
 8010e06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e0a:	4605      	mov	r5, r0
 8010e0c:	0710      	lsls	r0, r2, #28
 8010e0e:	460c      	mov	r4, r1
 8010e10:	d458      	bmi.n	8010ec4 <__sflush_r+0xc0>
 8010e12:	684b      	ldr	r3, [r1, #4]
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	dc05      	bgt.n	8010e24 <__sflush_r+0x20>
 8010e18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	dc02      	bgt.n	8010e24 <__sflush_r+0x20>
 8010e1e:	2000      	movs	r0, #0
 8010e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010e26:	2e00      	cmp	r6, #0
 8010e28:	d0f9      	beq.n	8010e1e <__sflush_r+0x1a>
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010e30:	682f      	ldr	r7, [r5, #0]
 8010e32:	602b      	str	r3, [r5, #0]
 8010e34:	d032      	beq.n	8010e9c <__sflush_r+0x98>
 8010e36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010e38:	89a3      	ldrh	r3, [r4, #12]
 8010e3a:	075a      	lsls	r2, r3, #29
 8010e3c:	d505      	bpl.n	8010e4a <__sflush_r+0x46>
 8010e3e:	6863      	ldr	r3, [r4, #4]
 8010e40:	1ac0      	subs	r0, r0, r3
 8010e42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010e44:	b10b      	cbz	r3, 8010e4a <__sflush_r+0x46>
 8010e46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010e48:	1ac0      	subs	r0, r0, r3
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	4602      	mov	r2, r0
 8010e4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010e50:	6a21      	ldr	r1, [r4, #32]
 8010e52:	4628      	mov	r0, r5
 8010e54:	47b0      	blx	r6
 8010e56:	1c43      	adds	r3, r0, #1
 8010e58:	89a3      	ldrh	r3, [r4, #12]
 8010e5a:	d106      	bne.n	8010e6a <__sflush_r+0x66>
 8010e5c:	6829      	ldr	r1, [r5, #0]
 8010e5e:	291d      	cmp	r1, #29
 8010e60:	d82c      	bhi.n	8010ebc <__sflush_r+0xb8>
 8010e62:	4a2a      	ldr	r2, [pc, #168]	; (8010f0c <__sflush_r+0x108>)
 8010e64:	40ca      	lsrs	r2, r1
 8010e66:	07d6      	lsls	r6, r2, #31
 8010e68:	d528      	bpl.n	8010ebc <__sflush_r+0xb8>
 8010e6a:	2200      	movs	r2, #0
 8010e6c:	6062      	str	r2, [r4, #4]
 8010e6e:	04d9      	lsls	r1, r3, #19
 8010e70:	6922      	ldr	r2, [r4, #16]
 8010e72:	6022      	str	r2, [r4, #0]
 8010e74:	d504      	bpl.n	8010e80 <__sflush_r+0x7c>
 8010e76:	1c42      	adds	r2, r0, #1
 8010e78:	d101      	bne.n	8010e7e <__sflush_r+0x7a>
 8010e7a:	682b      	ldr	r3, [r5, #0]
 8010e7c:	b903      	cbnz	r3, 8010e80 <__sflush_r+0x7c>
 8010e7e:	6560      	str	r0, [r4, #84]	; 0x54
 8010e80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010e82:	602f      	str	r7, [r5, #0]
 8010e84:	2900      	cmp	r1, #0
 8010e86:	d0ca      	beq.n	8010e1e <__sflush_r+0x1a>
 8010e88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010e8c:	4299      	cmp	r1, r3
 8010e8e:	d002      	beq.n	8010e96 <__sflush_r+0x92>
 8010e90:	4628      	mov	r0, r5
 8010e92:	f7ff faa5 	bl	80103e0 <_free_r>
 8010e96:	2000      	movs	r0, #0
 8010e98:	6360      	str	r0, [r4, #52]	; 0x34
 8010e9a:	e7c1      	b.n	8010e20 <__sflush_r+0x1c>
 8010e9c:	6a21      	ldr	r1, [r4, #32]
 8010e9e:	2301      	movs	r3, #1
 8010ea0:	4628      	mov	r0, r5
 8010ea2:	47b0      	blx	r6
 8010ea4:	1c41      	adds	r1, r0, #1
 8010ea6:	d1c7      	bne.n	8010e38 <__sflush_r+0x34>
 8010ea8:	682b      	ldr	r3, [r5, #0]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d0c4      	beq.n	8010e38 <__sflush_r+0x34>
 8010eae:	2b1d      	cmp	r3, #29
 8010eb0:	d001      	beq.n	8010eb6 <__sflush_r+0xb2>
 8010eb2:	2b16      	cmp	r3, #22
 8010eb4:	d101      	bne.n	8010eba <__sflush_r+0xb6>
 8010eb6:	602f      	str	r7, [r5, #0]
 8010eb8:	e7b1      	b.n	8010e1e <__sflush_r+0x1a>
 8010eba:	89a3      	ldrh	r3, [r4, #12]
 8010ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010ec0:	81a3      	strh	r3, [r4, #12]
 8010ec2:	e7ad      	b.n	8010e20 <__sflush_r+0x1c>
 8010ec4:	690f      	ldr	r7, [r1, #16]
 8010ec6:	2f00      	cmp	r7, #0
 8010ec8:	d0a9      	beq.n	8010e1e <__sflush_r+0x1a>
 8010eca:	0793      	lsls	r3, r2, #30
 8010ecc:	680e      	ldr	r6, [r1, #0]
 8010ece:	bf08      	it	eq
 8010ed0:	694b      	ldreq	r3, [r1, #20]
 8010ed2:	600f      	str	r7, [r1, #0]
 8010ed4:	bf18      	it	ne
 8010ed6:	2300      	movne	r3, #0
 8010ed8:	eba6 0807 	sub.w	r8, r6, r7
 8010edc:	608b      	str	r3, [r1, #8]
 8010ede:	f1b8 0f00 	cmp.w	r8, #0
 8010ee2:	dd9c      	ble.n	8010e1e <__sflush_r+0x1a>
 8010ee4:	6a21      	ldr	r1, [r4, #32]
 8010ee6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010ee8:	4643      	mov	r3, r8
 8010eea:	463a      	mov	r2, r7
 8010eec:	4628      	mov	r0, r5
 8010eee:	47b0      	blx	r6
 8010ef0:	2800      	cmp	r0, #0
 8010ef2:	dc06      	bgt.n	8010f02 <__sflush_r+0xfe>
 8010ef4:	89a3      	ldrh	r3, [r4, #12]
 8010ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010efa:	81a3      	strh	r3, [r4, #12]
 8010efc:	f04f 30ff 	mov.w	r0, #4294967295
 8010f00:	e78e      	b.n	8010e20 <__sflush_r+0x1c>
 8010f02:	4407      	add	r7, r0
 8010f04:	eba8 0800 	sub.w	r8, r8, r0
 8010f08:	e7e9      	b.n	8010ede <__sflush_r+0xda>
 8010f0a:	bf00      	nop
 8010f0c:	20400001 	.word	0x20400001

08010f10 <_fflush_r>:
 8010f10:	b538      	push	{r3, r4, r5, lr}
 8010f12:	690b      	ldr	r3, [r1, #16]
 8010f14:	4605      	mov	r5, r0
 8010f16:	460c      	mov	r4, r1
 8010f18:	b913      	cbnz	r3, 8010f20 <_fflush_r+0x10>
 8010f1a:	2500      	movs	r5, #0
 8010f1c:	4628      	mov	r0, r5
 8010f1e:	bd38      	pop	{r3, r4, r5, pc}
 8010f20:	b118      	cbz	r0, 8010f2a <_fflush_r+0x1a>
 8010f22:	6983      	ldr	r3, [r0, #24]
 8010f24:	b90b      	cbnz	r3, 8010f2a <_fflush_r+0x1a>
 8010f26:	f000 f887 	bl	8011038 <__sinit>
 8010f2a:	4b14      	ldr	r3, [pc, #80]	; (8010f7c <_fflush_r+0x6c>)
 8010f2c:	429c      	cmp	r4, r3
 8010f2e:	d11b      	bne.n	8010f68 <_fflush_r+0x58>
 8010f30:	686c      	ldr	r4, [r5, #4]
 8010f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d0ef      	beq.n	8010f1a <_fflush_r+0xa>
 8010f3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010f3c:	07d0      	lsls	r0, r2, #31
 8010f3e:	d404      	bmi.n	8010f4a <_fflush_r+0x3a>
 8010f40:	0599      	lsls	r1, r3, #22
 8010f42:	d402      	bmi.n	8010f4a <_fflush_r+0x3a>
 8010f44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010f46:	f000 f915 	bl	8011174 <__retarget_lock_acquire_recursive>
 8010f4a:	4628      	mov	r0, r5
 8010f4c:	4621      	mov	r1, r4
 8010f4e:	f7ff ff59 	bl	8010e04 <__sflush_r>
 8010f52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010f54:	07da      	lsls	r2, r3, #31
 8010f56:	4605      	mov	r5, r0
 8010f58:	d4e0      	bmi.n	8010f1c <_fflush_r+0xc>
 8010f5a:	89a3      	ldrh	r3, [r4, #12]
 8010f5c:	059b      	lsls	r3, r3, #22
 8010f5e:	d4dd      	bmi.n	8010f1c <_fflush_r+0xc>
 8010f60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010f62:	f000 f908 	bl	8011176 <__retarget_lock_release_recursive>
 8010f66:	e7d9      	b.n	8010f1c <_fflush_r+0xc>
 8010f68:	4b05      	ldr	r3, [pc, #20]	; (8010f80 <_fflush_r+0x70>)
 8010f6a:	429c      	cmp	r4, r3
 8010f6c:	d101      	bne.n	8010f72 <_fflush_r+0x62>
 8010f6e:	68ac      	ldr	r4, [r5, #8]
 8010f70:	e7df      	b.n	8010f32 <_fflush_r+0x22>
 8010f72:	4b04      	ldr	r3, [pc, #16]	; (8010f84 <_fflush_r+0x74>)
 8010f74:	429c      	cmp	r4, r3
 8010f76:	bf08      	it	eq
 8010f78:	68ec      	ldreq	r4, [r5, #12]
 8010f7a:	e7da      	b.n	8010f32 <_fflush_r+0x22>
 8010f7c:	0801baac 	.word	0x0801baac
 8010f80:	0801bacc 	.word	0x0801bacc
 8010f84:	0801ba8c 	.word	0x0801ba8c

08010f88 <std>:
 8010f88:	2300      	movs	r3, #0
 8010f8a:	b510      	push	{r4, lr}
 8010f8c:	4604      	mov	r4, r0
 8010f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8010f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010f96:	6083      	str	r3, [r0, #8]
 8010f98:	8181      	strh	r1, [r0, #12]
 8010f9a:	6643      	str	r3, [r0, #100]	; 0x64
 8010f9c:	81c2      	strh	r2, [r0, #14]
 8010f9e:	6183      	str	r3, [r0, #24]
 8010fa0:	4619      	mov	r1, r3
 8010fa2:	2208      	movs	r2, #8
 8010fa4:	305c      	adds	r0, #92	; 0x5c
 8010fa6:	f7fd fbef 	bl	800e788 <memset>
 8010faa:	4b05      	ldr	r3, [pc, #20]	; (8010fc0 <std+0x38>)
 8010fac:	6263      	str	r3, [r4, #36]	; 0x24
 8010fae:	4b05      	ldr	r3, [pc, #20]	; (8010fc4 <std+0x3c>)
 8010fb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8010fb2:	4b05      	ldr	r3, [pc, #20]	; (8010fc8 <std+0x40>)
 8010fb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010fb6:	4b05      	ldr	r3, [pc, #20]	; (8010fcc <std+0x44>)
 8010fb8:	6224      	str	r4, [r4, #32]
 8010fba:	6323      	str	r3, [r4, #48]	; 0x30
 8010fbc:	bd10      	pop	{r4, pc}
 8010fbe:	bf00      	nop
 8010fc0:	080112dd 	.word	0x080112dd
 8010fc4:	080112ff 	.word	0x080112ff
 8010fc8:	08011337 	.word	0x08011337
 8010fcc:	0801135b 	.word	0x0801135b

08010fd0 <_cleanup_r>:
 8010fd0:	4901      	ldr	r1, [pc, #4]	; (8010fd8 <_cleanup_r+0x8>)
 8010fd2:	f000 b8af 	b.w	8011134 <_fwalk_reent>
 8010fd6:	bf00      	nop
 8010fd8:	08010f11 	.word	0x08010f11

08010fdc <__sfmoreglue>:
 8010fdc:	b570      	push	{r4, r5, r6, lr}
 8010fde:	2268      	movs	r2, #104	; 0x68
 8010fe0:	1e4d      	subs	r5, r1, #1
 8010fe2:	4355      	muls	r5, r2
 8010fe4:	460e      	mov	r6, r1
 8010fe6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010fea:	f7ff fa65 	bl	80104b8 <_malloc_r>
 8010fee:	4604      	mov	r4, r0
 8010ff0:	b140      	cbz	r0, 8011004 <__sfmoreglue+0x28>
 8010ff2:	2100      	movs	r1, #0
 8010ff4:	e9c0 1600 	strd	r1, r6, [r0]
 8010ff8:	300c      	adds	r0, #12
 8010ffa:	60a0      	str	r0, [r4, #8]
 8010ffc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011000:	f7fd fbc2 	bl	800e788 <memset>
 8011004:	4620      	mov	r0, r4
 8011006:	bd70      	pop	{r4, r5, r6, pc}

08011008 <__sfp_lock_acquire>:
 8011008:	4801      	ldr	r0, [pc, #4]	; (8011010 <__sfp_lock_acquire+0x8>)
 801100a:	f000 b8b3 	b.w	8011174 <__retarget_lock_acquire_recursive>
 801100e:	bf00      	nop
 8011010:	2400f305 	.word	0x2400f305

08011014 <__sfp_lock_release>:
 8011014:	4801      	ldr	r0, [pc, #4]	; (801101c <__sfp_lock_release+0x8>)
 8011016:	f000 b8ae 	b.w	8011176 <__retarget_lock_release_recursive>
 801101a:	bf00      	nop
 801101c:	2400f305 	.word	0x2400f305

08011020 <__sinit_lock_acquire>:
 8011020:	4801      	ldr	r0, [pc, #4]	; (8011028 <__sinit_lock_acquire+0x8>)
 8011022:	f000 b8a7 	b.w	8011174 <__retarget_lock_acquire_recursive>
 8011026:	bf00      	nop
 8011028:	2400f306 	.word	0x2400f306

0801102c <__sinit_lock_release>:
 801102c:	4801      	ldr	r0, [pc, #4]	; (8011034 <__sinit_lock_release+0x8>)
 801102e:	f000 b8a2 	b.w	8011176 <__retarget_lock_release_recursive>
 8011032:	bf00      	nop
 8011034:	2400f306 	.word	0x2400f306

08011038 <__sinit>:
 8011038:	b510      	push	{r4, lr}
 801103a:	4604      	mov	r4, r0
 801103c:	f7ff fff0 	bl	8011020 <__sinit_lock_acquire>
 8011040:	69a3      	ldr	r3, [r4, #24]
 8011042:	b11b      	cbz	r3, 801104c <__sinit+0x14>
 8011044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011048:	f7ff bff0 	b.w	801102c <__sinit_lock_release>
 801104c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011050:	6523      	str	r3, [r4, #80]	; 0x50
 8011052:	4b13      	ldr	r3, [pc, #76]	; (80110a0 <__sinit+0x68>)
 8011054:	4a13      	ldr	r2, [pc, #76]	; (80110a4 <__sinit+0x6c>)
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	62a2      	str	r2, [r4, #40]	; 0x28
 801105a:	42a3      	cmp	r3, r4
 801105c:	bf04      	itt	eq
 801105e:	2301      	moveq	r3, #1
 8011060:	61a3      	streq	r3, [r4, #24]
 8011062:	4620      	mov	r0, r4
 8011064:	f000 f820 	bl	80110a8 <__sfp>
 8011068:	6060      	str	r0, [r4, #4]
 801106a:	4620      	mov	r0, r4
 801106c:	f000 f81c 	bl	80110a8 <__sfp>
 8011070:	60a0      	str	r0, [r4, #8]
 8011072:	4620      	mov	r0, r4
 8011074:	f000 f818 	bl	80110a8 <__sfp>
 8011078:	2200      	movs	r2, #0
 801107a:	60e0      	str	r0, [r4, #12]
 801107c:	2104      	movs	r1, #4
 801107e:	6860      	ldr	r0, [r4, #4]
 8011080:	f7ff ff82 	bl	8010f88 <std>
 8011084:	68a0      	ldr	r0, [r4, #8]
 8011086:	2201      	movs	r2, #1
 8011088:	2109      	movs	r1, #9
 801108a:	f7ff ff7d 	bl	8010f88 <std>
 801108e:	68e0      	ldr	r0, [r4, #12]
 8011090:	2202      	movs	r2, #2
 8011092:	2112      	movs	r1, #18
 8011094:	f7ff ff78 	bl	8010f88 <std>
 8011098:	2301      	movs	r3, #1
 801109a:	61a3      	str	r3, [r4, #24]
 801109c:	e7d2      	b.n	8011044 <__sinit+0xc>
 801109e:	bf00      	nop
 80110a0:	0801b714 	.word	0x0801b714
 80110a4:	08010fd1 	.word	0x08010fd1

080110a8 <__sfp>:
 80110a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110aa:	4607      	mov	r7, r0
 80110ac:	f7ff ffac 	bl	8011008 <__sfp_lock_acquire>
 80110b0:	4b1e      	ldr	r3, [pc, #120]	; (801112c <__sfp+0x84>)
 80110b2:	681e      	ldr	r6, [r3, #0]
 80110b4:	69b3      	ldr	r3, [r6, #24]
 80110b6:	b913      	cbnz	r3, 80110be <__sfp+0x16>
 80110b8:	4630      	mov	r0, r6
 80110ba:	f7ff ffbd 	bl	8011038 <__sinit>
 80110be:	3648      	adds	r6, #72	; 0x48
 80110c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80110c4:	3b01      	subs	r3, #1
 80110c6:	d503      	bpl.n	80110d0 <__sfp+0x28>
 80110c8:	6833      	ldr	r3, [r6, #0]
 80110ca:	b30b      	cbz	r3, 8011110 <__sfp+0x68>
 80110cc:	6836      	ldr	r6, [r6, #0]
 80110ce:	e7f7      	b.n	80110c0 <__sfp+0x18>
 80110d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80110d4:	b9d5      	cbnz	r5, 801110c <__sfp+0x64>
 80110d6:	4b16      	ldr	r3, [pc, #88]	; (8011130 <__sfp+0x88>)
 80110d8:	60e3      	str	r3, [r4, #12]
 80110da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80110de:	6665      	str	r5, [r4, #100]	; 0x64
 80110e0:	f000 f847 	bl	8011172 <__retarget_lock_init_recursive>
 80110e4:	f7ff ff96 	bl	8011014 <__sfp_lock_release>
 80110e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80110ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80110f0:	6025      	str	r5, [r4, #0]
 80110f2:	61a5      	str	r5, [r4, #24]
 80110f4:	2208      	movs	r2, #8
 80110f6:	4629      	mov	r1, r5
 80110f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80110fc:	f7fd fb44 	bl	800e788 <memset>
 8011100:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011104:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011108:	4620      	mov	r0, r4
 801110a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801110c:	3468      	adds	r4, #104	; 0x68
 801110e:	e7d9      	b.n	80110c4 <__sfp+0x1c>
 8011110:	2104      	movs	r1, #4
 8011112:	4638      	mov	r0, r7
 8011114:	f7ff ff62 	bl	8010fdc <__sfmoreglue>
 8011118:	4604      	mov	r4, r0
 801111a:	6030      	str	r0, [r6, #0]
 801111c:	2800      	cmp	r0, #0
 801111e:	d1d5      	bne.n	80110cc <__sfp+0x24>
 8011120:	f7ff ff78 	bl	8011014 <__sfp_lock_release>
 8011124:	230c      	movs	r3, #12
 8011126:	603b      	str	r3, [r7, #0]
 8011128:	e7ee      	b.n	8011108 <__sfp+0x60>
 801112a:	bf00      	nop
 801112c:	0801b714 	.word	0x0801b714
 8011130:	ffff0001 	.word	0xffff0001

08011134 <_fwalk_reent>:
 8011134:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011138:	4606      	mov	r6, r0
 801113a:	4688      	mov	r8, r1
 801113c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011140:	2700      	movs	r7, #0
 8011142:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011146:	f1b9 0901 	subs.w	r9, r9, #1
 801114a:	d505      	bpl.n	8011158 <_fwalk_reent+0x24>
 801114c:	6824      	ldr	r4, [r4, #0]
 801114e:	2c00      	cmp	r4, #0
 8011150:	d1f7      	bne.n	8011142 <_fwalk_reent+0xe>
 8011152:	4638      	mov	r0, r7
 8011154:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011158:	89ab      	ldrh	r3, [r5, #12]
 801115a:	2b01      	cmp	r3, #1
 801115c:	d907      	bls.n	801116e <_fwalk_reent+0x3a>
 801115e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011162:	3301      	adds	r3, #1
 8011164:	d003      	beq.n	801116e <_fwalk_reent+0x3a>
 8011166:	4629      	mov	r1, r5
 8011168:	4630      	mov	r0, r6
 801116a:	47c0      	blx	r8
 801116c:	4307      	orrs	r7, r0
 801116e:	3568      	adds	r5, #104	; 0x68
 8011170:	e7e9      	b.n	8011146 <_fwalk_reent+0x12>

08011172 <__retarget_lock_init_recursive>:
 8011172:	4770      	bx	lr

08011174 <__retarget_lock_acquire_recursive>:
 8011174:	4770      	bx	lr

08011176 <__retarget_lock_release_recursive>:
 8011176:	4770      	bx	lr

08011178 <__swhatbuf_r>:
 8011178:	b570      	push	{r4, r5, r6, lr}
 801117a:	460e      	mov	r6, r1
 801117c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011180:	2900      	cmp	r1, #0
 8011182:	b096      	sub	sp, #88	; 0x58
 8011184:	4614      	mov	r4, r2
 8011186:	461d      	mov	r5, r3
 8011188:	da08      	bge.n	801119c <__swhatbuf_r+0x24>
 801118a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801118e:	2200      	movs	r2, #0
 8011190:	602a      	str	r2, [r5, #0]
 8011192:	061a      	lsls	r2, r3, #24
 8011194:	d410      	bmi.n	80111b8 <__swhatbuf_r+0x40>
 8011196:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801119a:	e00e      	b.n	80111ba <__swhatbuf_r+0x42>
 801119c:	466a      	mov	r2, sp
 801119e:	f000 f903 	bl	80113a8 <_fstat_r>
 80111a2:	2800      	cmp	r0, #0
 80111a4:	dbf1      	blt.n	801118a <__swhatbuf_r+0x12>
 80111a6:	9a01      	ldr	r2, [sp, #4]
 80111a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80111ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80111b0:	425a      	negs	r2, r3
 80111b2:	415a      	adcs	r2, r3
 80111b4:	602a      	str	r2, [r5, #0]
 80111b6:	e7ee      	b.n	8011196 <__swhatbuf_r+0x1e>
 80111b8:	2340      	movs	r3, #64	; 0x40
 80111ba:	2000      	movs	r0, #0
 80111bc:	6023      	str	r3, [r4, #0]
 80111be:	b016      	add	sp, #88	; 0x58
 80111c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080111c4 <__smakebuf_r>:
 80111c4:	898b      	ldrh	r3, [r1, #12]
 80111c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80111c8:	079d      	lsls	r5, r3, #30
 80111ca:	4606      	mov	r6, r0
 80111cc:	460c      	mov	r4, r1
 80111ce:	d507      	bpl.n	80111e0 <__smakebuf_r+0x1c>
 80111d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80111d4:	6023      	str	r3, [r4, #0]
 80111d6:	6123      	str	r3, [r4, #16]
 80111d8:	2301      	movs	r3, #1
 80111da:	6163      	str	r3, [r4, #20]
 80111dc:	b002      	add	sp, #8
 80111de:	bd70      	pop	{r4, r5, r6, pc}
 80111e0:	ab01      	add	r3, sp, #4
 80111e2:	466a      	mov	r2, sp
 80111e4:	f7ff ffc8 	bl	8011178 <__swhatbuf_r>
 80111e8:	9900      	ldr	r1, [sp, #0]
 80111ea:	4605      	mov	r5, r0
 80111ec:	4630      	mov	r0, r6
 80111ee:	f7ff f963 	bl	80104b8 <_malloc_r>
 80111f2:	b948      	cbnz	r0, 8011208 <__smakebuf_r+0x44>
 80111f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111f8:	059a      	lsls	r2, r3, #22
 80111fa:	d4ef      	bmi.n	80111dc <__smakebuf_r+0x18>
 80111fc:	f023 0303 	bic.w	r3, r3, #3
 8011200:	f043 0302 	orr.w	r3, r3, #2
 8011204:	81a3      	strh	r3, [r4, #12]
 8011206:	e7e3      	b.n	80111d0 <__smakebuf_r+0xc>
 8011208:	4b0d      	ldr	r3, [pc, #52]	; (8011240 <__smakebuf_r+0x7c>)
 801120a:	62b3      	str	r3, [r6, #40]	; 0x28
 801120c:	89a3      	ldrh	r3, [r4, #12]
 801120e:	6020      	str	r0, [r4, #0]
 8011210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011214:	81a3      	strh	r3, [r4, #12]
 8011216:	9b00      	ldr	r3, [sp, #0]
 8011218:	6163      	str	r3, [r4, #20]
 801121a:	9b01      	ldr	r3, [sp, #4]
 801121c:	6120      	str	r0, [r4, #16]
 801121e:	b15b      	cbz	r3, 8011238 <__smakebuf_r+0x74>
 8011220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011224:	4630      	mov	r0, r6
 8011226:	f000 f8d1 	bl	80113cc <_isatty_r>
 801122a:	b128      	cbz	r0, 8011238 <__smakebuf_r+0x74>
 801122c:	89a3      	ldrh	r3, [r4, #12]
 801122e:	f023 0303 	bic.w	r3, r3, #3
 8011232:	f043 0301 	orr.w	r3, r3, #1
 8011236:	81a3      	strh	r3, [r4, #12]
 8011238:	89a0      	ldrh	r0, [r4, #12]
 801123a:	4305      	orrs	r5, r0
 801123c:	81a5      	strh	r5, [r4, #12]
 801123e:	e7cd      	b.n	80111dc <__smakebuf_r+0x18>
 8011240:	08010fd1 	.word	0x08010fd1

08011244 <_malloc_usable_size_r>:
 8011244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011248:	1f18      	subs	r0, r3, #4
 801124a:	2b00      	cmp	r3, #0
 801124c:	bfbc      	itt	lt
 801124e:	580b      	ldrlt	r3, [r1, r0]
 8011250:	18c0      	addlt	r0, r0, r3
 8011252:	4770      	bx	lr

08011254 <_raise_r>:
 8011254:	291f      	cmp	r1, #31
 8011256:	b538      	push	{r3, r4, r5, lr}
 8011258:	4604      	mov	r4, r0
 801125a:	460d      	mov	r5, r1
 801125c:	d904      	bls.n	8011268 <_raise_r+0x14>
 801125e:	2316      	movs	r3, #22
 8011260:	6003      	str	r3, [r0, #0]
 8011262:	f04f 30ff 	mov.w	r0, #4294967295
 8011266:	bd38      	pop	{r3, r4, r5, pc}
 8011268:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801126a:	b112      	cbz	r2, 8011272 <_raise_r+0x1e>
 801126c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011270:	b94b      	cbnz	r3, 8011286 <_raise_r+0x32>
 8011272:	4620      	mov	r0, r4
 8011274:	f000 f830 	bl	80112d8 <_getpid_r>
 8011278:	462a      	mov	r2, r5
 801127a:	4601      	mov	r1, r0
 801127c:	4620      	mov	r0, r4
 801127e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011282:	f000 b817 	b.w	80112b4 <_kill_r>
 8011286:	2b01      	cmp	r3, #1
 8011288:	d00a      	beq.n	80112a0 <_raise_r+0x4c>
 801128a:	1c59      	adds	r1, r3, #1
 801128c:	d103      	bne.n	8011296 <_raise_r+0x42>
 801128e:	2316      	movs	r3, #22
 8011290:	6003      	str	r3, [r0, #0]
 8011292:	2001      	movs	r0, #1
 8011294:	e7e7      	b.n	8011266 <_raise_r+0x12>
 8011296:	2400      	movs	r4, #0
 8011298:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801129c:	4628      	mov	r0, r5
 801129e:	4798      	blx	r3
 80112a0:	2000      	movs	r0, #0
 80112a2:	e7e0      	b.n	8011266 <_raise_r+0x12>

080112a4 <raise>:
 80112a4:	4b02      	ldr	r3, [pc, #8]	; (80112b0 <raise+0xc>)
 80112a6:	4601      	mov	r1, r0
 80112a8:	6818      	ldr	r0, [r3, #0]
 80112aa:	f7ff bfd3 	b.w	8011254 <_raise_r>
 80112ae:	bf00      	nop
 80112b0:	24000378 	.word	0x24000378

080112b4 <_kill_r>:
 80112b4:	b538      	push	{r3, r4, r5, lr}
 80112b6:	4d07      	ldr	r5, [pc, #28]	; (80112d4 <_kill_r+0x20>)
 80112b8:	2300      	movs	r3, #0
 80112ba:	4604      	mov	r4, r0
 80112bc:	4608      	mov	r0, r1
 80112be:	4611      	mov	r1, r2
 80112c0:	602b      	str	r3, [r5, #0]
 80112c2:	f7f2 ff27 	bl	8004114 <_kill>
 80112c6:	1c43      	adds	r3, r0, #1
 80112c8:	d102      	bne.n	80112d0 <_kill_r+0x1c>
 80112ca:	682b      	ldr	r3, [r5, #0]
 80112cc:	b103      	cbz	r3, 80112d0 <_kill_r+0x1c>
 80112ce:	6023      	str	r3, [r4, #0]
 80112d0:	bd38      	pop	{r3, r4, r5, pc}
 80112d2:	bf00      	nop
 80112d4:	2400f300 	.word	0x2400f300

080112d8 <_getpid_r>:
 80112d8:	f7f2 bf1a 	b.w	8004110 <_getpid>

080112dc <__sread>:
 80112dc:	b510      	push	{r4, lr}
 80112de:	460c      	mov	r4, r1
 80112e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80112e4:	f000 f894 	bl	8011410 <_read_r>
 80112e8:	2800      	cmp	r0, #0
 80112ea:	bfab      	itete	ge
 80112ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80112ee:	89a3      	ldrhlt	r3, [r4, #12]
 80112f0:	181b      	addge	r3, r3, r0
 80112f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80112f6:	bfac      	ite	ge
 80112f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80112fa:	81a3      	strhlt	r3, [r4, #12]
 80112fc:	bd10      	pop	{r4, pc}

080112fe <__swrite>:
 80112fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011302:	461f      	mov	r7, r3
 8011304:	898b      	ldrh	r3, [r1, #12]
 8011306:	05db      	lsls	r3, r3, #23
 8011308:	4605      	mov	r5, r0
 801130a:	460c      	mov	r4, r1
 801130c:	4616      	mov	r6, r2
 801130e:	d505      	bpl.n	801131c <__swrite+0x1e>
 8011310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011314:	2302      	movs	r3, #2
 8011316:	2200      	movs	r2, #0
 8011318:	f000 f868 	bl	80113ec <_lseek_r>
 801131c:	89a3      	ldrh	r3, [r4, #12]
 801131e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011322:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011326:	81a3      	strh	r3, [r4, #12]
 8011328:	4632      	mov	r2, r6
 801132a:	463b      	mov	r3, r7
 801132c:	4628      	mov	r0, r5
 801132e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011332:	f000 b817 	b.w	8011364 <_write_r>

08011336 <__sseek>:
 8011336:	b510      	push	{r4, lr}
 8011338:	460c      	mov	r4, r1
 801133a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801133e:	f000 f855 	bl	80113ec <_lseek_r>
 8011342:	1c43      	adds	r3, r0, #1
 8011344:	89a3      	ldrh	r3, [r4, #12]
 8011346:	bf15      	itete	ne
 8011348:	6560      	strne	r0, [r4, #84]	; 0x54
 801134a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801134e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011352:	81a3      	strheq	r3, [r4, #12]
 8011354:	bf18      	it	ne
 8011356:	81a3      	strhne	r3, [r4, #12]
 8011358:	bd10      	pop	{r4, pc}

0801135a <__sclose>:
 801135a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801135e:	f000 b813 	b.w	8011388 <_close_r>
	...

08011364 <_write_r>:
 8011364:	b538      	push	{r3, r4, r5, lr}
 8011366:	4d07      	ldr	r5, [pc, #28]	; (8011384 <_write_r+0x20>)
 8011368:	4604      	mov	r4, r0
 801136a:	4608      	mov	r0, r1
 801136c:	4611      	mov	r1, r2
 801136e:	2200      	movs	r2, #0
 8011370:	602a      	str	r2, [r5, #0]
 8011372:	461a      	mov	r2, r3
 8011374:	f7f2 feec 	bl	8004150 <_write>
 8011378:	1c43      	adds	r3, r0, #1
 801137a:	d102      	bne.n	8011382 <_write_r+0x1e>
 801137c:	682b      	ldr	r3, [r5, #0]
 801137e:	b103      	cbz	r3, 8011382 <_write_r+0x1e>
 8011380:	6023      	str	r3, [r4, #0]
 8011382:	bd38      	pop	{r3, r4, r5, pc}
 8011384:	2400f300 	.word	0x2400f300

08011388 <_close_r>:
 8011388:	b538      	push	{r3, r4, r5, lr}
 801138a:	4d06      	ldr	r5, [pc, #24]	; (80113a4 <_close_r+0x1c>)
 801138c:	2300      	movs	r3, #0
 801138e:	4604      	mov	r4, r0
 8011390:	4608      	mov	r0, r1
 8011392:	602b      	str	r3, [r5, #0]
 8011394:	f7f2 feea 	bl	800416c <_close>
 8011398:	1c43      	adds	r3, r0, #1
 801139a:	d102      	bne.n	80113a2 <_close_r+0x1a>
 801139c:	682b      	ldr	r3, [r5, #0]
 801139e:	b103      	cbz	r3, 80113a2 <_close_r+0x1a>
 80113a0:	6023      	str	r3, [r4, #0]
 80113a2:	bd38      	pop	{r3, r4, r5, pc}
 80113a4:	2400f300 	.word	0x2400f300

080113a8 <_fstat_r>:
 80113a8:	b538      	push	{r3, r4, r5, lr}
 80113aa:	4d07      	ldr	r5, [pc, #28]	; (80113c8 <_fstat_r+0x20>)
 80113ac:	2300      	movs	r3, #0
 80113ae:	4604      	mov	r4, r0
 80113b0:	4608      	mov	r0, r1
 80113b2:	4611      	mov	r1, r2
 80113b4:	602b      	str	r3, [r5, #0]
 80113b6:	f7f2 fedd 	bl	8004174 <_fstat>
 80113ba:	1c43      	adds	r3, r0, #1
 80113bc:	d102      	bne.n	80113c4 <_fstat_r+0x1c>
 80113be:	682b      	ldr	r3, [r5, #0]
 80113c0:	b103      	cbz	r3, 80113c4 <_fstat_r+0x1c>
 80113c2:	6023      	str	r3, [r4, #0]
 80113c4:	bd38      	pop	{r3, r4, r5, pc}
 80113c6:	bf00      	nop
 80113c8:	2400f300 	.word	0x2400f300

080113cc <_isatty_r>:
 80113cc:	b538      	push	{r3, r4, r5, lr}
 80113ce:	4d06      	ldr	r5, [pc, #24]	; (80113e8 <_isatty_r+0x1c>)
 80113d0:	2300      	movs	r3, #0
 80113d2:	4604      	mov	r4, r0
 80113d4:	4608      	mov	r0, r1
 80113d6:	602b      	str	r3, [r5, #0]
 80113d8:	f7f2 fed2 	bl	8004180 <_isatty>
 80113dc:	1c43      	adds	r3, r0, #1
 80113de:	d102      	bne.n	80113e6 <_isatty_r+0x1a>
 80113e0:	682b      	ldr	r3, [r5, #0]
 80113e2:	b103      	cbz	r3, 80113e6 <_isatty_r+0x1a>
 80113e4:	6023      	str	r3, [r4, #0]
 80113e6:	bd38      	pop	{r3, r4, r5, pc}
 80113e8:	2400f300 	.word	0x2400f300

080113ec <_lseek_r>:
 80113ec:	b538      	push	{r3, r4, r5, lr}
 80113ee:	4d07      	ldr	r5, [pc, #28]	; (801140c <_lseek_r+0x20>)
 80113f0:	4604      	mov	r4, r0
 80113f2:	4608      	mov	r0, r1
 80113f4:	4611      	mov	r1, r2
 80113f6:	2200      	movs	r2, #0
 80113f8:	602a      	str	r2, [r5, #0]
 80113fa:	461a      	mov	r2, r3
 80113fc:	f7f2 fec2 	bl	8004184 <_lseek>
 8011400:	1c43      	adds	r3, r0, #1
 8011402:	d102      	bne.n	801140a <_lseek_r+0x1e>
 8011404:	682b      	ldr	r3, [r5, #0]
 8011406:	b103      	cbz	r3, 801140a <_lseek_r+0x1e>
 8011408:	6023      	str	r3, [r4, #0]
 801140a:	bd38      	pop	{r3, r4, r5, pc}
 801140c:	2400f300 	.word	0x2400f300

08011410 <_read_r>:
 8011410:	b538      	push	{r3, r4, r5, lr}
 8011412:	4d07      	ldr	r5, [pc, #28]	; (8011430 <_read_r+0x20>)
 8011414:	4604      	mov	r4, r0
 8011416:	4608      	mov	r0, r1
 8011418:	4611      	mov	r1, r2
 801141a:	2200      	movs	r2, #0
 801141c:	602a      	str	r2, [r5, #0]
 801141e:	461a      	mov	r2, r3
 8011420:	f7f2 fe88 	bl	8004134 <_read>
 8011424:	1c43      	adds	r3, r0, #1
 8011426:	d102      	bne.n	801142e <_read_r+0x1e>
 8011428:	682b      	ldr	r3, [r5, #0]
 801142a:	b103      	cbz	r3, 801142e <_read_r+0x1e>
 801142c:	6023      	str	r3, [r4, #0]
 801142e:	bd38      	pop	{r3, r4, r5, pc}
 8011430:	2400f300 	.word	0x2400f300
 8011434:	00000000 	.word	0x00000000

08011438 <exp>:
 8011438:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 801143a:	ee10 3a90 	vmov	r3, s1
 801143e:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8011442:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8011446:	18a2      	adds	r2, r4, r2
 8011448:	2a3e      	cmp	r2, #62	; 0x3e
 801144a:	ee10 1a10 	vmov	r1, s0
 801144e:	d922      	bls.n	8011496 <exp+0x5e>
 8011450:	2a00      	cmp	r2, #0
 8011452:	da06      	bge.n	8011462 <exp+0x2a>
 8011454:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8011458:	ee30 0b07 	vadd.f64	d0, d0, d7
 801145c:	b004      	add	sp, #16
 801145e:	bcf0      	pop	{r4, r5, r6, r7}
 8011460:	4770      	bx	lr
 8011462:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 8011466:	f04f 0000 	mov.w	r0, #0
 801146a:	d913      	bls.n	8011494 <exp+0x5c>
 801146c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8011470:	bf08      	it	eq
 8011472:	4281      	cmpeq	r1, r0
 8011474:	f000 80a0 	beq.w	80115b8 <exp+0x180>
 8011478:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801147c:	4294      	cmp	r4, r2
 801147e:	d0e9      	beq.n	8011454 <exp+0x1c>
 8011480:	4283      	cmp	r3, r0
 8011482:	da03      	bge.n	801148c <exp+0x54>
 8011484:	b004      	add	sp, #16
 8011486:	bcf0      	pop	{r4, r5, r6, r7}
 8011488:	f000 b9be 	b.w	8011808 <__math_uflow>
 801148c:	b004      	add	sp, #16
 801148e:	bcf0      	pop	{r4, r5, r6, r7}
 8011490:	f000 b9c2 	b.w	8011818 <__math_oflow>
 8011494:	4604      	mov	r4, r0
 8011496:	4950      	ldr	r1, [pc, #320]	; (80115d8 <exp+0x1a0>)
 8011498:	ed91 6b02 	vldr	d6, [r1, #8]
 801149c:	ed91 5b00 	vldr	d5, [r1]
 80114a0:	eeb0 7b46 	vmov.f64	d7, d6
 80114a4:	eea5 7b00 	vfma.f64	d7, d5, d0
 80114a8:	ee17 5a10 	vmov	r5, s14
 80114ac:	ee37 7b46 	vsub.f64	d7, d7, d6
 80114b0:	ed91 6b04 	vldr	d6, [r1, #16]
 80114b4:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 80114b8:	eea6 0b07 	vfma.f64	d0, d6, d7
 80114bc:	ed91 6b06 	vldr	d6, [r1, #24]
 80114c0:	18d8      	adds	r0, r3, r3
 80114c2:	f100 030f 	add.w	r3, r0, #15
 80114c6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80114ca:	eea6 0b07 	vfma.f64	d0, d6, d7
 80114ce:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 80114d2:	ee20 7b00 	vmul.f64	d7, d0, d0
 80114d6:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 80114da:	ed91 5b08 	vldr	d5, [r1, #32]
 80114de:	ee30 6b06 	vadd.f64	d6, d0, d6
 80114e2:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 80114e6:	eea4 5b00 	vfma.f64	d5, d4, d0
 80114ea:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 80114ee:	eea5 6b07 	vfma.f64	d6, d5, d7
 80114f2:	ee27 7b07 	vmul.f64	d7, d7, d7
 80114f6:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 80114fa:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 80114fe:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8011502:	eea4 5b00 	vfma.f64	d5, d4, d0
 8011506:	2600      	movs	r6, #0
 8011508:	19f2      	adds	r2, r6, r7
 801150a:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 801150e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011512:	2c00      	cmp	r4, #0
 8011514:	d14b      	bne.n	80115ae <exp+0x176>
 8011516:	42b5      	cmp	r5, r6
 8011518:	db10      	blt.n	801153c <exp+0x104>
 801151a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 801151e:	ed9f 7b28 	vldr	d7, [pc, #160]	; 80115c0 <exp+0x188>
 8011522:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8011526:	4610      	mov	r0, r2
 8011528:	ec41 0b10 	vmov	d0, r0, r1
 801152c:	eea6 0b00 	vfma.f64	d0, d6, d0
 8011530:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011534:	b004      	add	sp, #16
 8011536:	bcf0      	pop	{r4, r5, r6, r7}
 8011538:	f000 b9a6 	b.w	8011888 <__math_check_oflow>
 801153c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8011540:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8011544:	4610      	mov	r0, r2
 8011546:	ec41 0b17 	vmov	d7, r0, r1
 801154a:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801154e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8011552:	ee37 5b06 	vadd.f64	d5, d7, d6
 8011556:	eeb4 5bc4 	vcmpe.f64	d5, d4
 801155a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801155e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80115c8 <exp+0x190>
 8011562:	d51e      	bpl.n	80115a2 <exp+0x16a>
 8011564:	ee35 3b04 	vadd.f64	d3, d5, d4
 8011568:	ee37 7b45 	vsub.f64	d7, d7, d5
 801156c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011570:	ee34 6b43 	vsub.f64	d6, d4, d3
 8011574:	ee36 5b05 	vadd.f64	d5, d6, d5
 8011578:	ee35 5b07 	vadd.f64	d5, d5, d7
 801157c:	ee35 5b03 	vadd.f64	d5, d5, d3
 8011580:	ee35 5b44 	vsub.f64	d5, d5, d4
 8011584:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8011588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801158c:	d101      	bne.n	8011592 <exp+0x15a>
 801158e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 80115d0 <exp+0x198>
 8011592:	ed8d 0b00 	vstr	d0, [sp]
 8011596:	ed9d 7b00 	vldr	d7, [sp]
 801159a:	ee27 7b00 	vmul.f64	d7, d7, d0
 801159e:	ed8d 7b02 	vstr	d7, [sp, #8]
 80115a2:	ee25 0b00 	vmul.f64	d0, d5, d0
 80115a6:	b004      	add	sp, #16
 80115a8:	bcf0      	pop	{r4, r5, r6, r7}
 80115aa:	f000 b964 	b.w	8011876 <__math_check_uflow>
 80115ae:	ec43 2b10 	vmov	d0, r2, r3
 80115b2:	eea6 0b00 	vfma.f64	d0, d6, d0
 80115b6:	e751      	b.n	801145c <exp+0x24>
 80115b8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80115d0 <exp+0x198>
 80115bc:	e74e      	b.n	801145c <exp+0x24>
 80115be:	bf00      	nop
 80115c0:	00000000 	.word	0x00000000
 80115c4:	7f000000 	.word	0x7f000000
 80115c8:	00000000 	.word	0x00000000
 80115cc:	00100000 	.word	0x00100000
	...
 80115d8:	0801baf0 	.word	0x0801baf0
 80115dc:	00000000 	.word	0x00000000

080115e0 <log>:
 80115e0:	b470      	push	{r4, r5, r6}
 80115e2:	ee10 1a90 	vmov	r1, s1
 80115e6:	ee10 2a10 	vmov	r2, s0
 80115ea:	f04f 34ff 	mov.w	r4, #4294967295
 80115ee:	4294      	cmp	r4, r2
 80115f0:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 80115f4:	4c72      	ldr	r4, [pc, #456]	; (80117c0 <log+0x1e0>)
 80115f6:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 80115fa:	eb74 0000 	sbcs.w	r0, r4, r0
 80115fe:	ed2d 8b02 	vpush	{d8}
 8011602:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8011606:	d35c      	bcc.n	80116c2 <log+0xe2>
 8011608:	4b6e      	ldr	r3, [pc, #440]	; (80117c4 <log+0x1e4>)
 801160a:	4299      	cmp	r1, r3
 801160c:	bf08      	it	eq
 801160e:	2a00      	cmpeq	r2, #0
 8011610:	f000 80c6 	beq.w	80117a0 <log+0x1c0>
 8011614:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8011618:	ee30 0b47 	vsub.f64	d0, d0, d7
 801161c:	4b6a      	ldr	r3, [pc, #424]	; (80117c8 <log+0x1e8>)
 801161e:	ee20 2b00 	vmul.f64	d2, d0, d0
 8011622:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8011626:	ee20 4b02 	vmul.f64	d4, d0, d2
 801162a:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 801162e:	eea6 7b00 	vfma.f64	d7, d6, d0
 8011632:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 8011636:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 801163a:	eea6 7b02 	vfma.f64	d7, d6, d2
 801163e:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8011642:	eea5 6b00 	vfma.f64	d6, d5, d0
 8011646:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 801164a:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 801164e:	eea5 6b02 	vfma.f64	d6, d5, d2
 8011652:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 8011656:	eea3 5b00 	vfma.f64	d5, d3, d0
 801165a:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 801165e:	eea3 5b02 	vfma.f64	d5, d3, d2
 8011662:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 8011666:	eeb0 2b40 	vmov.f64	d2, d0
 801166a:	eea3 5b04 	vfma.f64	d5, d3, d4
 801166e:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8011672:	eea5 6b04 	vfma.f64	d6, d5, d4
 8011676:	eea6 7b04 	vfma.f64	d7, d6, d4
 801167a:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 80117a8 <log+0x1c8>
 801167e:	eeb0 1b47 	vmov.f64	d1, d7
 8011682:	eeb0 5b40 	vmov.f64	d5, d0
 8011686:	eea0 5b06 	vfma.f64	d5, d0, d6
 801168a:	eea0 5b46 	vfms.f64	d5, d0, d6
 801168e:	ee30 8b45 	vsub.f64	d8, d0, d5
 8011692:	ee25 7b05 	vmul.f64	d7, d5, d5
 8011696:	ee30 5b05 	vadd.f64	d5, d0, d5
 801169a:	eea7 2b03 	vfma.f64	d2, d7, d3
 801169e:	ee30 6b42 	vsub.f64	d6, d0, d2
 80116a2:	eea7 6b03 	vfma.f64	d6, d7, d3
 80116a6:	ee23 3b08 	vmul.f64	d3, d3, d8
 80116aa:	eea3 6b05 	vfma.f64	d6, d3, d5
 80116ae:	eeb0 0b46 	vmov.f64	d0, d6
 80116b2:	eea1 0b04 	vfma.f64	d0, d1, d4
 80116b6:	ee32 0b00 	vadd.f64	d0, d2, d0
 80116ba:	ecbd 8b02 	vpop	{d8}
 80116be:	bc70      	pop	{r4, r5, r6}
 80116c0:	4770      	bx	lr
 80116c2:	f1a3 0410 	sub.w	r4, r3, #16
 80116c6:	f647 70df 	movw	r0, #32735	; 0x7fdf
 80116ca:	4284      	cmp	r4, r0
 80116cc:	d923      	bls.n	8011716 <log+0x136>
 80116ce:	1894      	adds	r4, r2, r2
 80116d0:	eb41 0001 	adc.w	r0, r1, r1
 80116d4:	4320      	orrs	r0, r4
 80116d6:	d105      	bne.n	80116e4 <log+0x104>
 80116d8:	ecbd 8b02 	vpop	{d8}
 80116dc:	2001      	movs	r0, #1
 80116de:	bc70      	pop	{r4, r5, r6}
 80116e0:	f000 b8a2 	b.w	8011828 <__math_divzero>
 80116e4:	4839      	ldr	r0, [pc, #228]	; (80117cc <log+0x1ec>)
 80116e6:	4281      	cmp	r1, r0
 80116e8:	bf08      	it	eq
 80116ea:	2a00      	cmpeq	r2, #0
 80116ec:	d0e5      	beq.n	80116ba <log+0xda>
 80116ee:	041a      	lsls	r2, r3, #16
 80116f0:	d404      	bmi.n	80116fc <log+0x11c>
 80116f2:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 80116f6:	ea32 0303 	bics.w	r3, r2, r3
 80116fa:	d104      	bne.n	8011706 <log+0x126>
 80116fc:	ecbd 8b02 	vpop	{d8}
 8011700:	bc70      	pop	{r4, r5, r6}
 8011702:	f000 b8a9 	b.w	8011858 <__math_invalid>
 8011706:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 80117b0 <log+0x1d0>
 801170a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801170e:	ec53 2b17 	vmov	r2, r3, d7
 8011712:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8011716:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 801171a:	f503 13d0 	add.w	r3, r3, #1703936	; 0x1a0000
 801171e:	0d1e      	lsrs	r6, r3, #20
 8011720:	1e14      	subs	r4, r2, #0
 8011722:	4a29      	ldr	r2, [pc, #164]	; (80117c8 <log+0x1e8>)
 8011724:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 8011728:	f3c3 3046 	ubfx	r0, r3, #13, #7
 801172c:	0536      	lsls	r6, r6, #20
 801172e:	1b8d      	subs	r5, r1, r6
 8011730:	eb02 1100 	add.w	r1, r2, r0, lsl #4
 8011734:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 8011738:	ec45 4b16 	vmov	d6, r4, r5
 801173c:	151b      	asrs	r3, r3, #20
 801173e:	eea6 5b07 	vfma.f64	d5, d6, d7
 8011742:	ee07 3a90 	vmov	s15, r3
 8011746:	ee25 2b05 	vmul.f64	d2, d5, d5
 801174a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801174e:	ed92 4b00 	vldr	d4, [r2]
 8011752:	ee25 1b02 	vmul.f64	d1, d5, d2
 8011756:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 801175a:	eea4 7b06 	vfma.f64	d7, d4, d6
 801175e:	ee35 4b07 	vadd.f64	d4, d5, d7
 8011762:	ee37 0b44 	vsub.f64	d0, d7, d4
 8011766:	ed92 7b02 	vldr	d7, [r2, #8]
 801176a:	ee30 0b05 	vadd.f64	d0, d0, d5
 801176e:	eea7 0b06 	vfma.f64	d0, d7, d6
 8011772:	ed92 7b04 	vldr	d7, [r2, #16]
 8011776:	ed92 6b08 	vldr	d6, [r2, #32]
 801177a:	eea7 0b02 	vfma.f64	d0, d7, d2
 801177e:	ed92 7b06 	vldr	d7, [r2, #24]
 8011782:	ed92 3b0c 	vldr	d3, [r2, #48]	; 0x30
 8011786:	eea6 7b05 	vfma.f64	d7, d6, d5
 801178a:	ed92 6b0a 	vldr	d6, [r2, #40]	; 0x28
 801178e:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011792:	eea6 7b02 	vfma.f64	d7, d6, d2
 8011796:	eea1 0b07 	vfma.f64	d0, d1, d7
 801179a:	ee30 0b04 	vadd.f64	d0, d0, d4
 801179e:	e78c      	b.n	80116ba <log+0xda>
 80117a0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80117b8 <log+0x1d8>
 80117a4:	e789      	b.n	80116ba <log+0xda>
 80117a6:	bf00      	nop
 80117a8:	00000000 	.word	0x00000000
 80117ac:	41a00000 	.word	0x41a00000
 80117b0:	00000000 	.word	0x00000000
 80117b4:	43300000 	.word	0x43300000
	...
 80117c0:	000308ff 	.word	0x000308ff
 80117c4:	3ff00000 	.word	0x3ff00000
 80117c8:	0801c360 	.word	0x0801c360
 80117cc:	7ff00000 	.word	0x7ff00000

080117d0 <with_errno>:
 80117d0:	b513      	push	{r0, r1, r4, lr}
 80117d2:	4604      	mov	r4, r0
 80117d4:	ed8d 0b00 	vstr	d0, [sp]
 80117d8:	f7fc ff9e 	bl	800e718 <__errno>
 80117dc:	ed9d 0b00 	vldr	d0, [sp]
 80117e0:	6004      	str	r4, [r0, #0]
 80117e2:	b002      	add	sp, #8
 80117e4:	bd10      	pop	{r4, pc}

080117e6 <xflow>:
 80117e6:	b082      	sub	sp, #8
 80117e8:	b158      	cbz	r0, 8011802 <xflow+0x1c>
 80117ea:	eeb1 7b40 	vneg.f64	d7, d0
 80117ee:	ed8d 7b00 	vstr	d7, [sp]
 80117f2:	ed9d 7b00 	vldr	d7, [sp]
 80117f6:	2022      	movs	r0, #34	; 0x22
 80117f8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80117fc:	b002      	add	sp, #8
 80117fe:	f7ff bfe7 	b.w	80117d0 <with_errno>
 8011802:	eeb0 7b40 	vmov.f64	d7, d0
 8011806:	e7f2      	b.n	80117ee <xflow+0x8>

08011808 <__math_uflow>:
 8011808:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011810 <__math_uflow+0x8>
 801180c:	f7ff bfeb 	b.w	80117e6 <xflow>
 8011810:	00000000 	.word	0x00000000
 8011814:	10000000 	.word	0x10000000

08011818 <__math_oflow>:
 8011818:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011820 <__math_oflow+0x8>
 801181c:	f7ff bfe3 	b.w	80117e6 <xflow>
 8011820:	00000000 	.word	0x00000000
 8011824:	70000000 	.word	0x70000000

08011828 <__math_divzero>:
 8011828:	b082      	sub	sp, #8
 801182a:	2800      	cmp	r0, #0
 801182c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8011830:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8011834:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8011838:	ed8d 7b00 	vstr	d7, [sp]
 801183c:	ed9d 0b00 	vldr	d0, [sp]
 8011840:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8011850 <__math_divzero+0x28>
 8011844:	2022      	movs	r0, #34	; 0x22
 8011846:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801184a:	b002      	add	sp, #8
 801184c:	f7ff bfc0 	b.w	80117d0 <with_errno>
	...

08011858 <__math_invalid>:
 8011858:	eeb0 7b40 	vmov.f64	d7, d0
 801185c:	eeb4 7b47 	vcmp.f64	d7, d7
 8011860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011864:	ee30 6b40 	vsub.f64	d6, d0, d0
 8011868:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801186c:	d602      	bvs.n	8011874 <__math_invalid+0x1c>
 801186e:	2021      	movs	r0, #33	; 0x21
 8011870:	f7ff bfae 	b.w	80117d0 <with_errno>
 8011874:	4770      	bx	lr

08011876 <__math_check_uflow>:
 8011876:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801187e:	d102      	bne.n	8011886 <__math_check_uflow+0x10>
 8011880:	2022      	movs	r0, #34	; 0x22
 8011882:	f7ff bfa5 	b.w	80117d0 <with_errno>
 8011886:	4770      	bx	lr

08011888 <__math_check_oflow>:
 8011888:	ed9f 6b07 	vldr	d6, [pc, #28]	; 80118a8 <__math_check_oflow+0x20>
 801188c:	eeb0 7bc0 	vabs.f64	d7, d0
 8011890:	eeb4 7b46 	vcmp.f64	d7, d6
 8011894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011898:	dd02      	ble.n	80118a0 <__math_check_oflow+0x18>
 801189a:	2022      	movs	r0, #34	; 0x22
 801189c:	f7ff bf98 	b.w	80117d0 <with_errno>
 80118a0:	4770      	bx	lr
 80118a2:	bf00      	nop
 80118a4:	f3af 8000 	nop.w
 80118a8:	ffffffff 	.word	0xffffffff
 80118ac:	7fefffff 	.word	0x7fefffff

080118b0 <cos>:
 80118b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118b2:	eeb0 7b40 	vmov.f64	d7, d0
 80118b6:	ee17 3a90 	vmov	r3, s15
 80118ba:	4a21      	ldr	r2, [pc, #132]	; (8011940 <cos+0x90>)
 80118bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80118c0:	4293      	cmp	r3, r2
 80118c2:	dc06      	bgt.n	80118d2 <cos+0x22>
 80118c4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8011938 <cos+0x88>
 80118c8:	b005      	add	sp, #20
 80118ca:	f85d eb04 	ldr.w	lr, [sp], #4
 80118ce:	f000 ba6f 	b.w	8011db0 <__kernel_cos>
 80118d2:	4a1c      	ldr	r2, [pc, #112]	; (8011944 <cos+0x94>)
 80118d4:	4293      	cmp	r3, r2
 80118d6:	dd04      	ble.n	80118e2 <cos+0x32>
 80118d8:	ee30 0b40 	vsub.f64	d0, d0, d0
 80118dc:	b005      	add	sp, #20
 80118de:	f85d fb04 	ldr.w	pc, [sp], #4
 80118e2:	4668      	mov	r0, sp
 80118e4:	f000 f920 	bl	8011b28 <__ieee754_rem_pio2>
 80118e8:	f000 0003 	and.w	r0, r0, #3
 80118ec:	2801      	cmp	r0, #1
 80118ee:	d009      	beq.n	8011904 <cos+0x54>
 80118f0:	2802      	cmp	r0, #2
 80118f2:	d010      	beq.n	8011916 <cos+0x66>
 80118f4:	b9b0      	cbnz	r0, 8011924 <cos+0x74>
 80118f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80118fa:	ed9d 0b00 	vldr	d0, [sp]
 80118fe:	f000 fa57 	bl	8011db0 <__kernel_cos>
 8011902:	e7eb      	b.n	80118dc <cos+0x2c>
 8011904:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011908:	ed9d 0b00 	vldr	d0, [sp]
 801190c:	f000 fd54 	bl	80123b8 <__kernel_sin>
 8011910:	eeb1 0b40 	vneg.f64	d0, d0
 8011914:	e7e2      	b.n	80118dc <cos+0x2c>
 8011916:	ed9d 1b02 	vldr	d1, [sp, #8]
 801191a:	ed9d 0b00 	vldr	d0, [sp]
 801191e:	f000 fa47 	bl	8011db0 <__kernel_cos>
 8011922:	e7f5      	b.n	8011910 <cos+0x60>
 8011924:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011928:	ed9d 0b00 	vldr	d0, [sp]
 801192c:	2001      	movs	r0, #1
 801192e:	f000 fd43 	bl	80123b8 <__kernel_sin>
 8011932:	e7d3      	b.n	80118dc <cos+0x2c>
 8011934:	f3af 8000 	nop.w
	...
 8011940:	3fe921fb 	.word	0x3fe921fb
 8011944:	7fefffff 	.word	0x7fefffff

08011948 <sin>:
 8011948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801194a:	eeb0 7b40 	vmov.f64	d7, d0
 801194e:	ee17 3a90 	vmov	r3, s15
 8011952:	4a21      	ldr	r2, [pc, #132]	; (80119d8 <sin+0x90>)
 8011954:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011958:	4293      	cmp	r3, r2
 801195a:	dc07      	bgt.n	801196c <sin+0x24>
 801195c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 80119d0 <sin+0x88>
 8011960:	2000      	movs	r0, #0
 8011962:	b005      	add	sp, #20
 8011964:	f85d eb04 	ldr.w	lr, [sp], #4
 8011968:	f000 bd26 	b.w	80123b8 <__kernel_sin>
 801196c:	4a1b      	ldr	r2, [pc, #108]	; (80119dc <sin+0x94>)
 801196e:	4293      	cmp	r3, r2
 8011970:	dd04      	ble.n	801197c <sin+0x34>
 8011972:	ee30 0b40 	vsub.f64	d0, d0, d0
 8011976:	b005      	add	sp, #20
 8011978:	f85d fb04 	ldr.w	pc, [sp], #4
 801197c:	4668      	mov	r0, sp
 801197e:	f000 f8d3 	bl	8011b28 <__ieee754_rem_pio2>
 8011982:	f000 0003 	and.w	r0, r0, #3
 8011986:	2801      	cmp	r0, #1
 8011988:	d00a      	beq.n	80119a0 <sin+0x58>
 801198a:	2802      	cmp	r0, #2
 801198c:	d00f      	beq.n	80119ae <sin+0x66>
 801198e:	b9c0      	cbnz	r0, 80119c2 <sin+0x7a>
 8011990:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011994:	ed9d 0b00 	vldr	d0, [sp]
 8011998:	2001      	movs	r0, #1
 801199a:	f000 fd0d 	bl	80123b8 <__kernel_sin>
 801199e:	e7ea      	b.n	8011976 <sin+0x2e>
 80119a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80119a4:	ed9d 0b00 	vldr	d0, [sp]
 80119a8:	f000 fa02 	bl	8011db0 <__kernel_cos>
 80119ac:	e7e3      	b.n	8011976 <sin+0x2e>
 80119ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80119b2:	ed9d 0b00 	vldr	d0, [sp]
 80119b6:	2001      	movs	r0, #1
 80119b8:	f000 fcfe 	bl	80123b8 <__kernel_sin>
 80119bc:	eeb1 0b40 	vneg.f64	d0, d0
 80119c0:	e7d9      	b.n	8011976 <sin+0x2e>
 80119c2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80119c6:	ed9d 0b00 	vldr	d0, [sp]
 80119ca:	f000 f9f1 	bl	8011db0 <__kernel_cos>
 80119ce:	e7f5      	b.n	80119bc <sin+0x74>
	...
 80119d8:	3fe921fb 	.word	0x3fe921fb
 80119dc:	7fefffff 	.word	0x7fefffff

080119e0 <log10>:
 80119e0:	b508      	push	{r3, lr}
 80119e2:	ed2d 8b02 	vpush	{d8}
 80119e6:	eeb0 8b40 	vmov.f64	d8, d0
 80119ea:	f000 f82d 	bl	8011a48 <__ieee754_log10>
 80119ee:	eeb4 8b48 	vcmp.f64	d8, d8
 80119f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119f6:	d60f      	bvs.n	8011a18 <log10+0x38>
 80119f8:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80119fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a00:	d80a      	bhi.n	8011a18 <log10+0x38>
 8011a02:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a0a:	d108      	bne.n	8011a1e <log10+0x3e>
 8011a0c:	f7fc fe84 	bl	800e718 <__errno>
 8011a10:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8011a38 <log10+0x58>
 8011a14:	2322      	movs	r3, #34	; 0x22
 8011a16:	6003      	str	r3, [r0, #0]
 8011a18:	ecbd 8b02 	vpop	{d8}
 8011a1c:	bd08      	pop	{r3, pc}
 8011a1e:	f7fc fe7b 	bl	800e718 <__errno>
 8011a22:	ecbd 8b02 	vpop	{d8}
 8011a26:	2321      	movs	r3, #33	; 0x21
 8011a28:	6003      	str	r3, [r0, #0]
 8011a2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011a2e:	4804      	ldr	r0, [pc, #16]	; (8011a40 <log10+0x60>)
 8011a30:	f000 bd9a 	b.w	8012568 <nan>
 8011a34:	f3af 8000 	nop.w
 8011a38:	00000000 	.word	0x00000000
 8011a3c:	fff00000 	.word	0xfff00000
 8011a40:	0801b980 	.word	0x0801b980
 8011a44:	00000000 	.word	0x00000000

08011a48 <__ieee754_log10>:
 8011a48:	b510      	push	{r4, lr}
 8011a4a:	ee10 3a90 	vmov	r3, s1
 8011a4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011a52:	ed2d 8b02 	vpush	{d8}
 8011a56:	da21      	bge.n	8011a9c <__ieee754_log10+0x54>
 8011a58:	ee10 1a10 	vmov	r1, s0
 8011a5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8011a60:	430a      	orrs	r2, r1
 8011a62:	d108      	bne.n	8011a76 <__ieee754_log10+0x2e>
 8011a64:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8011af0 <__ieee754_log10+0xa8>
 8011a68:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8011af8 <__ieee754_log10+0xb0>
 8011a6c:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8011a70:	ecbd 8b02 	vpop	{d8}
 8011a74:	bd10      	pop	{r4, pc}
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	da02      	bge.n	8011a80 <__ieee754_log10+0x38>
 8011a7a:	ee30 6b40 	vsub.f64	d6, d0, d0
 8011a7e:	e7f3      	b.n	8011a68 <__ieee754_log10+0x20>
 8011a80:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8011b00 <__ieee754_log10+0xb8>
 8011a84:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011a88:	ee10 3a90 	vmov	r3, s1
 8011a8c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8011a90:	4923      	ldr	r1, [pc, #140]	; (8011b20 <__ieee754_log10+0xd8>)
 8011a92:	428b      	cmp	r3, r1
 8011a94:	dd04      	ble.n	8011aa0 <__ieee754_log10+0x58>
 8011a96:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011a9a:	e7e9      	b.n	8011a70 <__ieee754_log10+0x28>
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	e7f7      	b.n	8011a90 <__ieee754_log10+0x48>
 8011aa0:	1518      	asrs	r0, r3, #20
 8011aa2:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8011aa6:	4410      	add	r0, r2
 8011aa8:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8011aac:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8011ab0:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8011ab4:	ee08 3a10 	vmov	s16, r3
 8011ab8:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8011abc:	ec53 2b10 	vmov	r2, r3, d0
 8011ac0:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8011ac4:	ec43 2b10 	vmov	d0, r2, r3
 8011ac8:	f7ff fd8a 	bl	80115e0 <log>
 8011acc:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011b08 <__ieee754_log10+0xc0>
 8011ad0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8011ad4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011b10 <__ieee754_log10+0xc8>
 8011ad8:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8011adc:	eea8 0b07 	vfma.f64	d0, d8, d7
 8011ae0:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8011b18 <__ieee754_log10+0xd0>
 8011ae4:	eea8 0b07 	vfma.f64	d0, d8, d7
 8011ae8:	e7c2      	b.n	8011a70 <__ieee754_log10+0x28>
 8011aea:	bf00      	nop
 8011aec:	f3af 8000 	nop.w
 8011af0:	00000000 	.word	0x00000000
 8011af4:	c3500000 	.word	0xc3500000
	...
 8011b04:	43500000 	.word	0x43500000
 8011b08:	1526e50e 	.word	0x1526e50e
 8011b0c:	3fdbcb7b 	.word	0x3fdbcb7b
 8011b10:	11f12b36 	.word	0x11f12b36
 8011b14:	3d59fef3 	.word	0x3d59fef3
 8011b18:	509f6000 	.word	0x509f6000
 8011b1c:	3fd34413 	.word	0x3fd34413
 8011b20:	7fefffff 	.word	0x7fefffff
 8011b24:	00000000 	.word	0x00000000

08011b28 <__ieee754_rem_pio2>:
 8011b28:	b570      	push	{r4, r5, r6, lr}
 8011b2a:	eeb0 7b40 	vmov.f64	d7, d0
 8011b2e:	ee17 5a90 	vmov	r5, s15
 8011b32:	4b99      	ldr	r3, [pc, #612]	; (8011d98 <__ieee754_rem_pio2+0x270>)
 8011b34:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011b38:	429e      	cmp	r6, r3
 8011b3a:	b088      	sub	sp, #32
 8011b3c:	4604      	mov	r4, r0
 8011b3e:	dc07      	bgt.n	8011b50 <__ieee754_rem_pio2+0x28>
 8011b40:	2200      	movs	r2, #0
 8011b42:	2300      	movs	r3, #0
 8011b44:	ed84 0b00 	vstr	d0, [r4]
 8011b48:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011b4c:	2000      	movs	r0, #0
 8011b4e:	e01b      	b.n	8011b88 <__ieee754_rem_pio2+0x60>
 8011b50:	4b92      	ldr	r3, [pc, #584]	; (8011d9c <__ieee754_rem_pio2+0x274>)
 8011b52:	429e      	cmp	r6, r3
 8011b54:	dc3b      	bgt.n	8011bce <__ieee754_rem_pio2+0xa6>
 8011b56:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8011b5a:	2d00      	cmp	r5, #0
 8011b5c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8011d58 <__ieee754_rem_pio2+0x230>
 8011b60:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8011b64:	dd19      	ble.n	8011b9a <__ieee754_rem_pio2+0x72>
 8011b66:	ee30 7b46 	vsub.f64	d7, d0, d6
 8011b6a:	429e      	cmp	r6, r3
 8011b6c:	d00e      	beq.n	8011b8c <__ieee754_rem_pio2+0x64>
 8011b6e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8011d60 <__ieee754_rem_pio2+0x238>
 8011b72:	ee37 5b46 	vsub.f64	d5, d7, d6
 8011b76:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011b7a:	ed84 5b00 	vstr	d5, [r4]
 8011b7e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011b82:	ed84 7b02 	vstr	d7, [r4, #8]
 8011b86:	2001      	movs	r0, #1
 8011b88:	b008      	add	sp, #32
 8011b8a:	bd70      	pop	{r4, r5, r6, pc}
 8011b8c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8011d68 <__ieee754_rem_pio2+0x240>
 8011b90:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011b94:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8011d70 <__ieee754_rem_pio2+0x248>
 8011b98:	e7eb      	b.n	8011b72 <__ieee754_rem_pio2+0x4a>
 8011b9a:	429e      	cmp	r6, r3
 8011b9c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8011ba0:	d00e      	beq.n	8011bc0 <__ieee754_rem_pio2+0x98>
 8011ba2:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8011d60 <__ieee754_rem_pio2+0x238>
 8011ba6:	ee37 5b06 	vadd.f64	d5, d7, d6
 8011baa:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011bae:	ed84 5b00 	vstr	d5, [r4]
 8011bb2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8011bba:	ed84 7b02 	vstr	d7, [r4, #8]
 8011bbe:	e7e3      	b.n	8011b88 <__ieee754_rem_pio2+0x60>
 8011bc0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011d68 <__ieee754_rem_pio2+0x240>
 8011bc4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011bc8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011d70 <__ieee754_rem_pio2+0x248>
 8011bcc:	e7eb      	b.n	8011ba6 <__ieee754_rem_pio2+0x7e>
 8011bce:	4b74      	ldr	r3, [pc, #464]	; (8011da0 <__ieee754_rem_pio2+0x278>)
 8011bd0:	429e      	cmp	r6, r3
 8011bd2:	dc70      	bgt.n	8011cb6 <__ieee754_rem_pio2+0x18e>
 8011bd4:	f000 fc48 	bl	8012468 <fabs>
 8011bd8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011bdc:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8011d78 <__ieee754_rem_pio2+0x250>
 8011be0:	eea0 7b06 	vfma.f64	d7, d0, d6
 8011be4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8011be8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8011bec:	ee17 0a90 	vmov	r0, s15
 8011bf0:	eeb1 4b45 	vneg.f64	d4, d5
 8011bf4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8011d58 <__ieee754_rem_pio2+0x230>
 8011bf8:	eea5 0b47 	vfms.f64	d0, d5, d7
 8011bfc:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8011d60 <__ieee754_rem_pio2+0x238>
 8011c00:	281f      	cmp	r0, #31
 8011c02:	ee25 7b07 	vmul.f64	d7, d5, d7
 8011c06:	ee30 6b47 	vsub.f64	d6, d0, d7
 8011c0a:	dc08      	bgt.n	8011c1e <__ieee754_rem_pio2+0xf6>
 8011c0c:	4b65      	ldr	r3, [pc, #404]	; (8011da4 <__ieee754_rem_pio2+0x27c>)
 8011c0e:	1e42      	subs	r2, r0, #1
 8011c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c14:	42b3      	cmp	r3, r6
 8011c16:	d002      	beq.n	8011c1e <__ieee754_rem_pio2+0xf6>
 8011c18:	ed84 6b00 	vstr	d6, [r4]
 8011c1c:	e026      	b.n	8011c6c <__ieee754_rem_pio2+0x144>
 8011c1e:	ee16 3a90 	vmov	r3, s13
 8011c22:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011c26:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8011c2a:	2b10      	cmp	r3, #16
 8011c2c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8011c30:	ddf2      	ble.n	8011c18 <__ieee754_rem_pio2+0xf0>
 8011c32:	eeb0 6b40 	vmov.f64	d6, d0
 8011c36:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 8011d68 <__ieee754_rem_pio2+0x240>
 8011c3a:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8011d70 <__ieee754_rem_pio2+0x248>
 8011c3e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8011c42:	ee30 0b46 	vsub.f64	d0, d0, d6
 8011c46:	eea4 0b07 	vfma.f64	d0, d4, d7
 8011c4a:	eeb0 7b40 	vmov.f64	d7, d0
 8011c4e:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8011c52:	ee36 3b47 	vsub.f64	d3, d6, d7
 8011c56:	ee13 3a90 	vmov	r3, s7
 8011c5a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8011c5e:	1ad3      	subs	r3, r2, r3
 8011c60:	2b31      	cmp	r3, #49	; 0x31
 8011c62:	dc17      	bgt.n	8011c94 <__ieee754_rem_pio2+0x16c>
 8011c64:	eeb0 0b46 	vmov.f64	d0, d6
 8011c68:	ed84 3b00 	vstr	d3, [r4]
 8011c6c:	ed94 6b00 	vldr	d6, [r4]
 8011c70:	2d00      	cmp	r5, #0
 8011c72:	ee30 0b46 	vsub.f64	d0, d0, d6
 8011c76:	ee30 0b47 	vsub.f64	d0, d0, d7
 8011c7a:	ed84 0b02 	vstr	d0, [r4, #8]
 8011c7e:	da83      	bge.n	8011b88 <__ieee754_rem_pio2+0x60>
 8011c80:	eeb1 6b46 	vneg.f64	d6, d6
 8011c84:	eeb1 0b40 	vneg.f64	d0, d0
 8011c88:	ed84 6b00 	vstr	d6, [r4]
 8011c8c:	ed84 0b02 	vstr	d0, [r4, #8]
 8011c90:	4240      	negs	r0, r0
 8011c92:	e779      	b.n	8011b88 <__ieee754_rem_pio2+0x60>
 8011c94:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8011d80 <__ieee754_rem_pio2+0x258>
 8011c98:	eeb0 0b46 	vmov.f64	d0, d6
 8011c9c:	eea4 0b03 	vfma.f64	d0, d4, d3
 8011ca0:	ee36 7b40 	vsub.f64	d7, d6, d0
 8011ca4:	ed9f 6b38 	vldr	d6, [pc, #224]	; 8011d88 <__ieee754_rem_pio2+0x260>
 8011ca8:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011cac:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8011cb0:	ee30 6b47 	vsub.f64	d6, d0, d7
 8011cb4:	e7b0      	b.n	8011c18 <__ieee754_rem_pio2+0xf0>
 8011cb6:	4b3c      	ldr	r3, [pc, #240]	; (8011da8 <__ieee754_rem_pio2+0x280>)
 8011cb8:	429e      	cmp	r6, r3
 8011cba:	dd06      	ble.n	8011cca <__ieee754_rem_pio2+0x1a2>
 8011cbc:	ee30 7b40 	vsub.f64	d7, d0, d0
 8011cc0:	ed80 7b02 	vstr	d7, [r0, #8]
 8011cc4:	ed80 7b00 	vstr	d7, [r0]
 8011cc8:	e740      	b.n	8011b4c <__ieee754_rem_pio2+0x24>
 8011cca:	1532      	asrs	r2, r6, #20
 8011ccc:	ee10 0a10 	vmov	r0, s0
 8011cd0:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8011cd4:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8011cd8:	ec41 0b17 	vmov	d7, r0, r1
 8011cdc:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011ce0:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8011d90 <__ieee754_rem_pio2+0x268>
 8011ce4:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8011ce8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011cec:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011cf0:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011cf4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011cf8:	a902      	add	r1, sp, #8
 8011cfa:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8011cfe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011d02:	ed8d 6b04 	vstr	d6, [sp, #16]
 8011d06:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011d0a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011d0e:	2603      	movs	r6, #3
 8011d10:	4608      	mov	r0, r1
 8011d12:	ed91 7b04 	vldr	d7, [r1, #16]
 8011d16:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d1e:	4633      	mov	r3, r6
 8011d20:	f1a1 0108 	sub.w	r1, r1, #8
 8011d24:	f106 36ff 	add.w	r6, r6, #4294967295
 8011d28:	d0f3      	beq.n	8011d12 <__ieee754_rem_pio2+0x1ea>
 8011d2a:	4920      	ldr	r1, [pc, #128]	; (8011dac <__ieee754_rem_pio2+0x284>)
 8011d2c:	9101      	str	r1, [sp, #4]
 8011d2e:	2102      	movs	r1, #2
 8011d30:	9100      	str	r1, [sp, #0]
 8011d32:	4621      	mov	r1, r4
 8011d34:	f000 f8a8 	bl	8011e88 <__kernel_rem_pio2>
 8011d38:	2d00      	cmp	r5, #0
 8011d3a:	f6bf af25 	bge.w	8011b88 <__ieee754_rem_pio2+0x60>
 8011d3e:	ed94 7b00 	vldr	d7, [r4]
 8011d42:	eeb1 7b47 	vneg.f64	d7, d7
 8011d46:	ed84 7b00 	vstr	d7, [r4]
 8011d4a:	ed94 7b02 	vldr	d7, [r4, #8]
 8011d4e:	eeb1 7b47 	vneg.f64	d7, d7
 8011d52:	ed84 7b02 	vstr	d7, [r4, #8]
 8011d56:	e79b      	b.n	8011c90 <__ieee754_rem_pio2+0x168>
 8011d58:	54400000 	.word	0x54400000
 8011d5c:	3ff921fb 	.word	0x3ff921fb
 8011d60:	1a626331 	.word	0x1a626331
 8011d64:	3dd0b461 	.word	0x3dd0b461
 8011d68:	1a600000 	.word	0x1a600000
 8011d6c:	3dd0b461 	.word	0x3dd0b461
 8011d70:	2e037073 	.word	0x2e037073
 8011d74:	3ba3198a 	.word	0x3ba3198a
 8011d78:	6dc9c883 	.word	0x6dc9c883
 8011d7c:	3fe45f30 	.word	0x3fe45f30
 8011d80:	2e000000 	.word	0x2e000000
 8011d84:	3ba3198a 	.word	0x3ba3198a
 8011d88:	252049c1 	.word	0x252049c1
 8011d8c:	397b839a 	.word	0x397b839a
 8011d90:	00000000 	.word	0x00000000
 8011d94:	41700000 	.word	0x41700000
 8011d98:	3fe921fb 	.word	0x3fe921fb
 8011d9c:	4002d97b 	.word	0x4002d97b
 8011da0:	413921fb 	.word	0x413921fb
 8011da4:	0801cbf0 	.word	0x0801cbf0
 8011da8:	7fefffff 	.word	0x7fefffff
 8011dac:	0801cc70 	.word	0x0801cc70

08011db0 <__kernel_cos>:
 8011db0:	ee10 1a90 	vmov	r1, s1
 8011db4:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8011db8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011dbc:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8011dc0:	da05      	bge.n	8011dce <__kernel_cos+0x1e>
 8011dc2:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011dc6:	ee17 3a90 	vmov	r3, s15
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d03d      	beq.n	8011e4a <__kernel_cos+0x9a>
 8011dce:	ee20 3b00 	vmul.f64	d3, d0, d0
 8011dd2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8011e50 <__kernel_cos+0xa0>
 8011dd6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011e58 <__kernel_cos+0xa8>
 8011dda:	eea3 6b07 	vfma.f64	d6, d3, d7
 8011dde:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011e60 <__kernel_cos+0xb0>
 8011de2:	eea6 7b03 	vfma.f64	d7, d6, d3
 8011de6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011e68 <__kernel_cos+0xb8>
 8011dea:	eea7 6b03 	vfma.f64	d6, d7, d3
 8011dee:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011e70 <__kernel_cos+0xc0>
 8011df2:	4b23      	ldr	r3, [pc, #140]	; (8011e80 <__kernel_cos+0xd0>)
 8011df4:	eea6 7b03 	vfma.f64	d7, d6, d3
 8011df8:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8011e78 <__kernel_cos+0xc8>
 8011dfc:	4299      	cmp	r1, r3
 8011dfe:	eea7 6b03 	vfma.f64	d6, d7, d3
 8011e02:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8011e06:	ee26 5b03 	vmul.f64	d5, d6, d3
 8011e0a:	ee23 7b07 	vmul.f64	d7, d3, d7
 8011e0e:	ee21 6b40 	vnmul.f64	d6, d1, d0
 8011e12:	eea3 6b05 	vfma.f64	d6, d3, d5
 8011e16:	dc04      	bgt.n	8011e22 <__kernel_cos+0x72>
 8011e18:	ee37 6b46 	vsub.f64	d6, d7, d6
 8011e1c:	ee34 0b46 	vsub.f64	d0, d4, d6
 8011e20:	4770      	bx	lr
 8011e22:	4b18      	ldr	r3, [pc, #96]	; (8011e84 <__kernel_cos+0xd4>)
 8011e24:	4299      	cmp	r1, r3
 8011e26:	dc0d      	bgt.n	8011e44 <__kernel_cos+0x94>
 8011e28:	2200      	movs	r2, #0
 8011e2a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8011e2e:	ec43 2b15 	vmov	d5, r2, r3
 8011e32:	ee34 0b45 	vsub.f64	d0, d4, d5
 8011e36:	ee37 7b45 	vsub.f64	d7, d7, d5
 8011e3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011e3e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8011e42:	4770      	bx	lr
 8011e44:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8011e48:	e7f3      	b.n	8011e32 <__kernel_cos+0x82>
 8011e4a:	eeb0 0b44 	vmov.f64	d0, d4
 8011e4e:	4770      	bx	lr
 8011e50:	be8838d4 	.word	0xbe8838d4
 8011e54:	bda8fae9 	.word	0xbda8fae9
 8011e58:	bdb4b1c4 	.word	0xbdb4b1c4
 8011e5c:	3e21ee9e 	.word	0x3e21ee9e
 8011e60:	809c52ad 	.word	0x809c52ad
 8011e64:	be927e4f 	.word	0xbe927e4f
 8011e68:	19cb1590 	.word	0x19cb1590
 8011e6c:	3efa01a0 	.word	0x3efa01a0
 8011e70:	16c15177 	.word	0x16c15177
 8011e74:	bf56c16c 	.word	0xbf56c16c
 8011e78:	5555554c 	.word	0x5555554c
 8011e7c:	3fa55555 	.word	0x3fa55555
 8011e80:	3fd33332 	.word	0x3fd33332
 8011e84:	3fe90000 	.word	0x3fe90000

08011e88 <__kernel_rem_pio2>:
 8011e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e8c:	ed2d 8b06 	vpush	{d8-d10}
 8011e90:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8011e94:	460f      	mov	r7, r1
 8011e96:	9002      	str	r0, [sp, #8]
 8011e98:	49c5      	ldr	r1, [pc, #788]	; (80121b0 <__kernel_rem_pio2+0x328>)
 8011e9a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8011e9c:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 8011ea0:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8011ea4:	9301      	str	r3, [sp, #4]
 8011ea6:	f112 0f14 	cmn.w	r2, #20
 8011eaa:	bfa8      	it	ge
 8011eac:	2018      	movge	r0, #24
 8011eae:	f103 31ff 	add.w	r1, r3, #4294967295
 8011eb2:	bfb8      	it	lt
 8011eb4:	2000      	movlt	r0, #0
 8011eb6:	f06f 0417 	mvn.w	r4, #23
 8011eba:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 8012198 <__kernel_rem_pio2+0x310>
 8011ebe:	bfa4      	itt	ge
 8011ec0:	f1a2 0a03 	subge.w	sl, r2, #3
 8011ec4:	fb9a f0f0 	sdivge	r0, sl, r0
 8011ec8:	fb00 4404 	mla	r4, r0, r4, r4
 8011ecc:	1a46      	subs	r6, r0, r1
 8011ece:	4414      	add	r4, r2
 8011ed0:	eb09 0c01 	add.w	ip, r9, r1
 8011ed4:	ad1a      	add	r5, sp, #104	; 0x68
 8011ed6:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 8011eda:	2200      	movs	r2, #0
 8011edc:	4562      	cmp	r2, ip
 8011ede:	dd10      	ble.n	8011f02 <__kernel_rem_pio2+0x7a>
 8011ee0:	9a01      	ldr	r2, [sp, #4]
 8011ee2:	ab1a      	add	r3, sp, #104	; 0x68
 8011ee4:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011ee8:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 8011eec:	f04f 0c00 	mov.w	ip, #0
 8011ef0:	45cc      	cmp	ip, r9
 8011ef2:	dc26      	bgt.n	8011f42 <__kernel_rem_pio2+0xba>
 8011ef4:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 8012198 <__kernel_rem_pio2+0x310>
 8011ef8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011efc:	4616      	mov	r6, r2
 8011efe:	2500      	movs	r5, #0
 8011f00:	e015      	b.n	8011f2e <__kernel_rem_pio2+0xa6>
 8011f02:	42d6      	cmn	r6, r2
 8011f04:	d409      	bmi.n	8011f1a <__kernel_rem_pio2+0x92>
 8011f06:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 8011f0a:	ee07 3a90 	vmov	s15, r3
 8011f0e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011f12:	eca5 7b02 	vstmia	r5!, {d7}
 8011f16:	3201      	adds	r2, #1
 8011f18:	e7e0      	b.n	8011edc <__kernel_rem_pio2+0x54>
 8011f1a:	eeb0 7b46 	vmov.f64	d7, d6
 8011f1e:	e7f8      	b.n	8011f12 <__kernel_rem_pio2+0x8a>
 8011f20:	ecb8 5b02 	vldmia	r8!, {d5}
 8011f24:	ed96 6b00 	vldr	d6, [r6]
 8011f28:	3501      	adds	r5, #1
 8011f2a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011f2e:	428d      	cmp	r5, r1
 8011f30:	f1a6 0608 	sub.w	r6, r6, #8
 8011f34:	ddf4      	ble.n	8011f20 <__kernel_rem_pio2+0x98>
 8011f36:	ecaa 7b02 	vstmia	sl!, {d7}
 8011f3a:	f10c 0c01 	add.w	ip, ip, #1
 8011f3e:	3208      	adds	r2, #8
 8011f40:	e7d6      	b.n	8011ef0 <__kernel_rem_pio2+0x68>
 8011f42:	ab06      	add	r3, sp, #24
 8011f44:	ed9f 9b96 	vldr	d9, [pc, #600]	; 80121a0 <__kernel_rem_pio2+0x318>
 8011f48:	ed9f ab97 	vldr	d10, [pc, #604]	; 80121a8 <__kernel_rem_pio2+0x320>
 8011f4c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8011f50:	9303      	str	r3, [sp, #12]
 8011f52:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 8011f56:	464d      	mov	r5, r9
 8011f58:	00eb      	lsls	r3, r5, #3
 8011f5a:	9304      	str	r3, [sp, #16]
 8011f5c:	ab92      	add	r3, sp, #584	; 0x248
 8011f5e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8011f62:	f10d 0b18 	add.w	fp, sp, #24
 8011f66:	ab6a      	add	r3, sp, #424	; 0x1a8
 8011f68:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8011f6c:	465e      	mov	r6, fp
 8011f6e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8011f72:	4628      	mov	r0, r5
 8011f74:	2800      	cmp	r0, #0
 8011f76:	f1a2 0208 	sub.w	r2, r2, #8
 8011f7a:	dc4c      	bgt.n	8012016 <__kernel_rem_pio2+0x18e>
 8011f7c:	4620      	mov	r0, r4
 8011f7e:	9105      	str	r1, [sp, #20]
 8011f80:	f000 fafa 	bl	8012578 <scalbn>
 8011f84:	eeb0 8b40 	vmov.f64	d8, d0
 8011f88:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8011f8c:	ee28 0b00 	vmul.f64	d0, d8, d0
 8011f90:	f000 fa76 	bl	8012480 <floor>
 8011f94:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011f98:	eea0 8b47 	vfms.f64	d8, d0, d7
 8011f9c:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8011fa0:	2c00      	cmp	r4, #0
 8011fa2:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8011fa6:	ee17 8a90 	vmov	r8, s15
 8011faa:	ee38 8b40 	vsub.f64	d8, d8, d0
 8011fae:	9905      	ldr	r1, [sp, #20]
 8011fb0:	dd43      	ble.n	801203a <__kernel_rem_pio2+0x1b2>
 8011fb2:	1e68      	subs	r0, r5, #1
 8011fb4:	ab06      	add	r3, sp, #24
 8011fb6:	f1c4 0c18 	rsb	ip, r4, #24
 8011fba:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8011fbe:	fa46 f20c 	asr.w	r2, r6, ip
 8011fc2:	4490      	add	r8, r2
 8011fc4:	fa02 f20c 	lsl.w	r2, r2, ip
 8011fc8:	1ab6      	subs	r6, r6, r2
 8011fca:	f1c4 0217 	rsb	r2, r4, #23
 8011fce:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8011fd2:	4116      	asrs	r6, r2
 8011fd4:	2e00      	cmp	r6, #0
 8011fd6:	dd3f      	ble.n	8012058 <__kernel_rem_pio2+0x1d0>
 8011fd8:	f04f 0c00 	mov.w	ip, #0
 8011fdc:	f108 0801 	add.w	r8, r8, #1
 8011fe0:	4660      	mov	r0, ip
 8011fe2:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8011fe6:	4565      	cmp	r5, ip
 8011fe8:	dc6e      	bgt.n	80120c8 <__kernel_rem_pio2+0x240>
 8011fea:	2c00      	cmp	r4, #0
 8011fec:	dd04      	ble.n	8011ff8 <__kernel_rem_pio2+0x170>
 8011fee:	2c01      	cmp	r4, #1
 8011ff0:	d07f      	beq.n	80120f2 <__kernel_rem_pio2+0x26a>
 8011ff2:	2c02      	cmp	r4, #2
 8011ff4:	f000 8087 	beq.w	8012106 <__kernel_rem_pio2+0x27e>
 8011ff8:	2e02      	cmp	r6, #2
 8011ffa:	d12d      	bne.n	8012058 <__kernel_rem_pio2+0x1d0>
 8011ffc:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8012000:	ee30 8b48 	vsub.f64	d8, d0, d8
 8012004:	b340      	cbz	r0, 8012058 <__kernel_rem_pio2+0x1d0>
 8012006:	4620      	mov	r0, r4
 8012008:	9105      	str	r1, [sp, #20]
 801200a:	f000 fab5 	bl	8012578 <scalbn>
 801200e:	9905      	ldr	r1, [sp, #20]
 8012010:	ee38 8b40 	vsub.f64	d8, d8, d0
 8012014:	e020      	b.n	8012058 <__kernel_rem_pio2+0x1d0>
 8012016:	ee20 7b09 	vmul.f64	d7, d0, d9
 801201a:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801201e:	3801      	subs	r0, #1
 8012020:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8012024:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8012028:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801202c:	eca6 0a01 	vstmia	r6!, {s0}
 8012030:	ed92 0b00 	vldr	d0, [r2]
 8012034:	ee37 0b00 	vadd.f64	d0, d7, d0
 8012038:	e79c      	b.n	8011f74 <__kernel_rem_pio2+0xec>
 801203a:	d105      	bne.n	8012048 <__kernel_rem_pio2+0x1c0>
 801203c:	1e6a      	subs	r2, r5, #1
 801203e:	ab06      	add	r3, sp, #24
 8012040:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8012044:	15f6      	asrs	r6, r6, #23
 8012046:	e7c5      	b.n	8011fd4 <__kernel_rem_pio2+0x14c>
 8012048:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801204c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012054:	da36      	bge.n	80120c4 <__kernel_rem_pio2+0x23c>
 8012056:	2600      	movs	r6, #0
 8012058:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801205c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012060:	f040 80aa 	bne.w	80121b8 <__kernel_rem_pio2+0x330>
 8012064:	f105 3bff 	add.w	fp, r5, #4294967295
 8012068:	4658      	mov	r0, fp
 801206a:	2200      	movs	r2, #0
 801206c:	4548      	cmp	r0, r9
 801206e:	da52      	bge.n	8012116 <__kernel_rem_pio2+0x28e>
 8012070:	2a00      	cmp	r2, #0
 8012072:	f000 8081 	beq.w	8012178 <__kernel_rem_pio2+0x2f0>
 8012076:	ab06      	add	r3, sp, #24
 8012078:	3c18      	subs	r4, #24
 801207a:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801207e:	2b00      	cmp	r3, #0
 8012080:	f000 8087 	beq.w	8012192 <__kernel_rem_pio2+0x30a>
 8012084:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8012088:	4620      	mov	r0, r4
 801208a:	f000 fa75 	bl	8012578 <scalbn>
 801208e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8012092:	ed9f 6b43 	vldr	d6, [pc, #268]	; 80121a0 <__kernel_rem_pio2+0x318>
 8012096:	a96a      	add	r1, sp, #424	; 0x1a8
 8012098:	f103 0208 	add.w	r2, r3, #8
 801209c:	1888      	adds	r0, r1, r2
 801209e:	4659      	mov	r1, fp
 80120a0:	2900      	cmp	r1, #0
 80120a2:	f280 80b7 	bge.w	8012214 <__kernel_rem_pio2+0x38c>
 80120a6:	4659      	mov	r1, fp
 80120a8:	2900      	cmp	r1, #0
 80120aa:	f2c0 80d5 	blt.w	8012258 <__kernel_rem_pio2+0x3d0>
 80120ae:	a86a      	add	r0, sp, #424	; 0x1a8
 80120b0:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 80120b4:	ed9f 7b38 	vldr	d7, [pc, #224]	; 8012198 <__kernel_rem_pio2+0x310>
 80120b8:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 80121b4 <__kernel_rem_pio2+0x32c>
 80120bc:	2400      	movs	r4, #0
 80120be:	ebab 0001 	sub.w	r0, fp, r1
 80120c2:	e0be      	b.n	8012242 <__kernel_rem_pio2+0x3ba>
 80120c4:	2602      	movs	r6, #2
 80120c6:	e787      	b.n	8011fd8 <__kernel_rem_pio2+0x150>
 80120c8:	f8db 2000 	ldr.w	r2, [fp]
 80120cc:	b958      	cbnz	r0, 80120e6 <__kernel_rem_pio2+0x25e>
 80120ce:	b122      	cbz	r2, 80120da <__kernel_rem_pio2+0x252>
 80120d0:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 80120d4:	f8cb 2000 	str.w	r2, [fp]
 80120d8:	2201      	movs	r2, #1
 80120da:	f10c 0c01 	add.w	ip, ip, #1
 80120de:	f10b 0b04 	add.w	fp, fp, #4
 80120e2:	4610      	mov	r0, r2
 80120e4:	e77f      	b.n	8011fe6 <__kernel_rem_pio2+0x15e>
 80120e6:	ebae 0202 	sub.w	r2, lr, r2
 80120ea:	f8cb 2000 	str.w	r2, [fp]
 80120ee:	4602      	mov	r2, r0
 80120f0:	e7f3      	b.n	80120da <__kernel_rem_pio2+0x252>
 80120f2:	f105 3cff 	add.w	ip, r5, #4294967295
 80120f6:	ab06      	add	r3, sp, #24
 80120f8:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 80120fc:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8012100:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8012104:	e778      	b.n	8011ff8 <__kernel_rem_pio2+0x170>
 8012106:	f105 3cff 	add.w	ip, r5, #4294967295
 801210a:	ab06      	add	r3, sp, #24
 801210c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8012110:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8012114:	e7f4      	b.n	8012100 <__kernel_rem_pio2+0x278>
 8012116:	ab06      	add	r3, sp, #24
 8012118:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 801211c:	3801      	subs	r0, #1
 801211e:	431a      	orrs	r2, r3
 8012120:	e7a4      	b.n	801206c <__kernel_rem_pio2+0x1e4>
 8012122:	f10c 0c01 	add.w	ip, ip, #1
 8012126:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801212a:	2800      	cmp	r0, #0
 801212c:	d0f9      	beq.n	8012122 <__kernel_rem_pio2+0x29a>
 801212e:	9b04      	ldr	r3, [sp, #16]
 8012130:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8012134:	eb0d 0203 	add.w	r2, sp, r3
 8012138:	9b01      	ldr	r3, [sp, #4]
 801213a:	18e8      	adds	r0, r5, r3
 801213c:	ab1a      	add	r3, sp, #104	; 0x68
 801213e:	1c6e      	adds	r6, r5, #1
 8012140:	3a98      	subs	r2, #152	; 0x98
 8012142:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8012146:	4465      	add	r5, ip
 8012148:	42b5      	cmp	r5, r6
 801214a:	f6ff af05 	blt.w	8011f58 <__kernel_rem_pio2+0xd0>
 801214e:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 8012152:	f8dd e008 	ldr.w	lr, [sp, #8]
 8012156:	ee07 3a90 	vmov	s15, r3
 801215a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801215e:	f04f 0c00 	mov.w	ip, #0
 8012162:	eca0 7b02 	vstmia	r0!, {d7}
 8012166:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8012198 <__kernel_rem_pio2+0x310>
 801216a:	4680      	mov	r8, r0
 801216c:	458c      	cmp	ip, r1
 801216e:	dd07      	ble.n	8012180 <__kernel_rem_pio2+0x2f8>
 8012170:	eca2 7b02 	vstmia	r2!, {d7}
 8012174:	3601      	adds	r6, #1
 8012176:	e7e7      	b.n	8012148 <__kernel_rem_pio2+0x2c0>
 8012178:	9a03      	ldr	r2, [sp, #12]
 801217a:	f04f 0c01 	mov.w	ip, #1
 801217e:	e7d2      	b.n	8012126 <__kernel_rem_pio2+0x29e>
 8012180:	ecbe 5b02 	vldmia	lr!, {d5}
 8012184:	ed38 6b02 	vldmdb	r8!, {d6}
 8012188:	f10c 0c01 	add.w	ip, ip, #1
 801218c:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012190:	e7ec      	b.n	801216c <__kernel_rem_pio2+0x2e4>
 8012192:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012196:	e76e      	b.n	8012076 <__kernel_rem_pio2+0x1ee>
	...
 80121a4:	3e700000 	.word	0x3e700000
 80121a8:	00000000 	.word	0x00000000
 80121ac:	41700000 	.word	0x41700000
 80121b0:	0801cdb8 	.word	0x0801cdb8
 80121b4:	0801cd78 	.word	0x0801cd78
 80121b8:	4260      	negs	r0, r4
 80121ba:	eeb0 0b48 	vmov.f64	d0, d8
 80121be:	f000 f9db 	bl	8012578 <scalbn>
 80121c2:	ed9f 6b77 	vldr	d6, [pc, #476]	; 80123a0 <__kernel_rem_pio2+0x518>
 80121c6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 80121ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121ce:	db18      	blt.n	8012202 <__kernel_rem_pio2+0x37a>
 80121d0:	ed9f 7b75 	vldr	d7, [pc, #468]	; 80123a8 <__kernel_rem_pio2+0x520>
 80121d4:	ee20 7b07 	vmul.f64	d7, d0, d7
 80121d8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80121dc:	aa06      	add	r2, sp, #24
 80121de:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 80121e2:	eea5 0b46 	vfms.f64	d0, d5, d6
 80121e6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80121ea:	f105 0b01 	add.w	fp, r5, #1
 80121ee:	ee10 3a10 	vmov	r3, s0
 80121f2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80121f6:	ee17 3a10 	vmov	r3, s14
 80121fa:	3418      	adds	r4, #24
 80121fc:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8012200:	e740      	b.n	8012084 <__kernel_rem_pio2+0x1fc>
 8012202:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012206:	aa06      	add	r2, sp, #24
 8012208:	ee10 3a10 	vmov	r3, s0
 801220c:	46ab      	mov	fp, r5
 801220e:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8012212:	e737      	b.n	8012084 <__kernel_rem_pio2+0x1fc>
 8012214:	ac06      	add	r4, sp, #24
 8012216:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 801221a:	9401      	str	r4, [sp, #4]
 801221c:	ee07 4a90 	vmov	s15, r4
 8012220:	3901      	subs	r1, #1
 8012222:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012226:	ee27 7b00 	vmul.f64	d7, d7, d0
 801222a:	ee20 0b06 	vmul.f64	d0, d0, d6
 801222e:	ed20 7b02 	vstmdb	r0!, {d7}
 8012232:	e735      	b.n	80120a0 <__kernel_rem_pio2+0x218>
 8012234:	ecbc 5b02 	vldmia	ip!, {d5}
 8012238:	ecb5 6b02 	vldmia	r5!, {d6}
 801223c:	3401      	adds	r4, #1
 801223e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012242:	454c      	cmp	r4, r9
 8012244:	dc01      	bgt.n	801224a <__kernel_rem_pio2+0x3c2>
 8012246:	4284      	cmp	r4, r0
 8012248:	ddf4      	ble.n	8012234 <__kernel_rem_pio2+0x3ac>
 801224a:	ac42      	add	r4, sp, #264	; 0x108
 801224c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8012250:	ed80 7b00 	vstr	d7, [r0]
 8012254:	3901      	subs	r1, #1
 8012256:	e727      	b.n	80120a8 <__kernel_rem_pio2+0x220>
 8012258:	99a2      	ldr	r1, [sp, #648]	; 0x288
 801225a:	2902      	cmp	r1, #2
 801225c:	dc0a      	bgt.n	8012274 <__kernel_rem_pio2+0x3ec>
 801225e:	2900      	cmp	r1, #0
 8012260:	dc2c      	bgt.n	80122bc <__kernel_rem_pio2+0x434>
 8012262:	d045      	beq.n	80122f0 <__kernel_rem_pio2+0x468>
 8012264:	f008 0007 	and.w	r0, r8, #7
 8012268:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 801226c:	ecbd 8b06 	vpop	{d8-d10}
 8012270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012274:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8012276:	2a03      	cmp	r2, #3
 8012278:	d1f4      	bne.n	8012264 <__kernel_rem_pio2+0x3dc>
 801227a:	aa42      	add	r2, sp, #264	; 0x108
 801227c:	4413      	add	r3, r2
 801227e:	461a      	mov	r2, r3
 8012280:	4619      	mov	r1, r3
 8012282:	4658      	mov	r0, fp
 8012284:	2800      	cmp	r0, #0
 8012286:	f1a1 0108 	sub.w	r1, r1, #8
 801228a:	dc54      	bgt.n	8012336 <__kernel_rem_pio2+0x4ae>
 801228c:	4659      	mov	r1, fp
 801228e:	2901      	cmp	r1, #1
 8012290:	f1a2 0208 	sub.w	r2, r2, #8
 8012294:	dc5f      	bgt.n	8012356 <__kernel_rem_pio2+0x4ce>
 8012296:	ed9f 7b46 	vldr	d7, [pc, #280]	; 80123b0 <__kernel_rem_pio2+0x528>
 801229a:	3308      	adds	r3, #8
 801229c:	f1bb 0f01 	cmp.w	fp, #1
 80122a0:	dc69      	bgt.n	8012376 <__kernel_rem_pio2+0x4ee>
 80122a2:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 80122a6:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 80122aa:	2e00      	cmp	r6, #0
 80122ac:	d16a      	bne.n	8012384 <__kernel_rem_pio2+0x4fc>
 80122ae:	ed87 5b00 	vstr	d5, [r7]
 80122b2:	ed87 6b02 	vstr	d6, [r7, #8]
 80122b6:	ed87 7b04 	vstr	d7, [r7, #16]
 80122ba:	e7d3      	b.n	8012264 <__kernel_rem_pio2+0x3dc>
 80122bc:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 80123b0 <__kernel_rem_pio2+0x528>
 80122c0:	ab42      	add	r3, sp, #264	; 0x108
 80122c2:	441a      	add	r2, r3
 80122c4:	465b      	mov	r3, fp
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	da26      	bge.n	8012318 <__kernel_rem_pio2+0x490>
 80122ca:	b35e      	cbz	r6, 8012324 <__kernel_rem_pio2+0x49c>
 80122cc:	eeb1 7b46 	vneg.f64	d7, d6
 80122d0:	ed87 7b00 	vstr	d7, [r7]
 80122d4:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 80122d8:	aa44      	add	r2, sp, #272	; 0x110
 80122da:	2301      	movs	r3, #1
 80122dc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80122e0:	459b      	cmp	fp, r3
 80122e2:	da22      	bge.n	801232a <__kernel_rem_pio2+0x4a2>
 80122e4:	b10e      	cbz	r6, 80122ea <__kernel_rem_pio2+0x462>
 80122e6:	eeb1 7b47 	vneg.f64	d7, d7
 80122ea:	ed87 7b02 	vstr	d7, [r7, #8]
 80122ee:	e7b9      	b.n	8012264 <__kernel_rem_pio2+0x3dc>
 80122f0:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80123b0 <__kernel_rem_pio2+0x528>
 80122f4:	ab42      	add	r3, sp, #264	; 0x108
 80122f6:	441a      	add	r2, r3
 80122f8:	f1bb 0f00 	cmp.w	fp, #0
 80122fc:	da05      	bge.n	801230a <__kernel_rem_pio2+0x482>
 80122fe:	b10e      	cbz	r6, 8012304 <__kernel_rem_pio2+0x47c>
 8012300:	eeb1 7b47 	vneg.f64	d7, d7
 8012304:	ed87 7b00 	vstr	d7, [r7]
 8012308:	e7ac      	b.n	8012264 <__kernel_rem_pio2+0x3dc>
 801230a:	ed32 6b02 	vldmdb	r2!, {d6}
 801230e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012312:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012316:	e7ef      	b.n	80122f8 <__kernel_rem_pio2+0x470>
 8012318:	ed32 7b02 	vldmdb	r2!, {d7}
 801231c:	3b01      	subs	r3, #1
 801231e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8012322:	e7d0      	b.n	80122c6 <__kernel_rem_pio2+0x43e>
 8012324:	eeb0 7b46 	vmov.f64	d7, d6
 8012328:	e7d2      	b.n	80122d0 <__kernel_rem_pio2+0x448>
 801232a:	ecb2 6b02 	vldmia	r2!, {d6}
 801232e:	3301      	adds	r3, #1
 8012330:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012334:	e7d4      	b.n	80122e0 <__kernel_rem_pio2+0x458>
 8012336:	ed91 7b00 	vldr	d7, [r1]
 801233a:	ed91 5b02 	vldr	d5, [r1, #8]
 801233e:	3801      	subs	r0, #1
 8012340:	ee37 6b05 	vadd.f64	d6, d7, d5
 8012344:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012348:	ed81 6b00 	vstr	d6, [r1]
 801234c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8012350:	ed81 7b02 	vstr	d7, [r1, #8]
 8012354:	e796      	b.n	8012284 <__kernel_rem_pio2+0x3fc>
 8012356:	ed92 7b00 	vldr	d7, [r2]
 801235a:	ed92 5b02 	vldr	d5, [r2, #8]
 801235e:	3901      	subs	r1, #1
 8012360:	ee37 6b05 	vadd.f64	d6, d7, d5
 8012364:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012368:	ed82 6b00 	vstr	d6, [r2]
 801236c:	ee37 7b05 	vadd.f64	d7, d7, d5
 8012370:	ed82 7b02 	vstr	d7, [r2, #8]
 8012374:	e78b      	b.n	801228e <__kernel_rem_pio2+0x406>
 8012376:	ed33 6b02 	vldmdb	r3!, {d6}
 801237a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801237e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012382:	e78b      	b.n	801229c <__kernel_rem_pio2+0x414>
 8012384:	eeb1 5b45 	vneg.f64	d5, d5
 8012388:	eeb1 6b46 	vneg.f64	d6, d6
 801238c:	ed87 5b00 	vstr	d5, [r7]
 8012390:	eeb1 7b47 	vneg.f64	d7, d7
 8012394:	ed87 6b02 	vstr	d6, [r7, #8]
 8012398:	e78d      	b.n	80122b6 <__kernel_rem_pio2+0x42e>
 801239a:	bf00      	nop
 801239c:	f3af 8000 	nop.w
 80123a0:	00000000 	.word	0x00000000
 80123a4:	41700000 	.word	0x41700000
 80123a8:	00000000 	.word	0x00000000
 80123ac:	3e700000 	.word	0x3e700000
	...

080123b8 <__kernel_sin>:
 80123b8:	ee10 3a90 	vmov	r3, s1
 80123bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80123c0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80123c4:	da04      	bge.n	80123d0 <__kernel_sin+0x18>
 80123c6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80123ca:	ee17 3a90 	vmov	r3, s15
 80123ce:	b35b      	cbz	r3, 8012428 <__kernel_sin+0x70>
 80123d0:	ee20 6b00 	vmul.f64	d6, d0, d0
 80123d4:	ee20 5b06 	vmul.f64	d5, d0, d6
 80123d8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8012430 <__kernel_sin+0x78>
 80123dc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8012438 <__kernel_sin+0x80>
 80123e0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80123e4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8012440 <__kernel_sin+0x88>
 80123e8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80123ec:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8012448 <__kernel_sin+0x90>
 80123f0:	eea7 4b06 	vfma.f64	d4, d7, d6
 80123f4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8012450 <__kernel_sin+0x98>
 80123f8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80123fc:	b930      	cbnz	r0, 801240c <__kernel_sin+0x54>
 80123fe:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8012458 <__kernel_sin+0xa0>
 8012402:	eea6 4b07 	vfma.f64	d4, d6, d7
 8012406:	eea4 0b05 	vfma.f64	d0, d4, d5
 801240a:	4770      	bx	lr
 801240c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8012410:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8012414:	eea1 7b04 	vfma.f64	d7, d1, d4
 8012418:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801241c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8012460 <__kernel_sin+0xa8>
 8012420:	eea5 1b07 	vfma.f64	d1, d5, d7
 8012424:	ee30 0b41 	vsub.f64	d0, d0, d1
 8012428:	4770      	bx	lr
 801242a:	bf00      	nop
 801242c:	f3af 8000 	nop.w
 8012430:	5acfd57c 	.word	0x5acfd57c
 8012434:	3de5d93a 	.word	0x3de5d93a
 8012438:	8a2b9ceb 	.word	0x8a2b9ceb
 801243c:	be5ae5e6 	.word	0xbe5ae5e6
 8012440:	57b1fe7d 	.word	0x57b1fe7d
 8012444:	3ec71de3 	.word	0x3ec71de3
 8012448:	19c161d5 	.word	0x19c161d5
 801244c:	bf2a01a0 	.word	0xbf2a01a0
 8012450:	1110f8a6 	.word	0x1110f8a6
 8012454:	3f811111 	.word	0x3f811111
 8012458:	55555549 	.word	0x55555549
 801245c:	bfc55555 	.word	0xbfc55555
 8012460:	55555549 	.word	0x55555549
 8012464:	3fc55555 	.word	0x3fc55555

08012468 <fabs>:
 8012468:	ec51 0b10 	vmov	r0, r1, d0
 801246c:	ee10 2a10 	vmov	r2, s0
 8012470:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012474:	ec43 2b10 	vmov	d0, r2, r3
 8012478:	4770      	bx	lr
 801247a:	0000      	movs	r0, r0
 801247c:	0000      	movs	r0, r0
	...

08012480 <floor>:
 8012480:	ee10 1a90 	vmov	r1, s1
 8012484:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012488:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 801248c:	2b13      	cmp	r3, #19
 801248e:	b530      	push	{r4, r5, lr}
 8012490:	ee10 0a10 	vmov	r0, s0
 8012494:	ee10 5a10 	vmov	r5, s0
 8012498:	dc31      	bgt.n	80124fe <floor+0x7e>
 801249a:	2b00      	cmp	r3, #0
 801249c:	da15      	bge.n	80124ca <floor+0x4a>
 801249e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8012558 <floor+0xd8>
 80124a2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80124a6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80124aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ae:	dd07      	ble.n	80124c0 <floor+0x40>
 80124b0:	2900      	cmp	r1, #0
 80124b2:	da4e      	bge.n	8012552 <floor+0xd2>
 80124b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80124b8:	4318      	orrs	r0, r3
 80124ba:	d001      	beq.n	80124c0 <floor+0x40>
 80124bc:	4928      	ldr	r1, [pc, #160]	; (8012560 <floor+0xe0>)
 80124be:	2000      	movs	r0, #0
 80124c0:	460b      	mov	r3, r1
 80124c2:	4602      	mov	r2, r0
 80124c4:	ec43 2b10 	vmov	d0, r2, r3
 80124c8:	e020      	b.n	801250c <floor+0x8c>
 80124ca:	4a26      	ldr	r2, [pc, #152]	; (8012564 <floor+0xe4>)
 80124cc:	411a      	asrs	r2, r3
 80124ce:	ea01 0402 	and.w	r4, r1, r2
 80124d2:	4304      	orrs	r4, r0
 80124d4:	d01a      	beq.n	801250c <floor+0x8c>
 80124d6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8012558 <floor+0xd8>
 80124da:	ee30 0b07 	vadd.f64	d0, d0, d7
 80124de:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80124e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124e6:	ddeb      	ble.n	80124c0 <floor+0x40>
 80124e8:	2900      	cmp	r1, #0
 80124ea:	bfbe      	ittt	lt
 80124ec:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 80124f0:	fa40 f303 	asrlt.w	r3, r0, r3
 80124f4:	18c9      	addlt	r1, r1, r3
 80124f6:	ea21 0102 	bic.w	r1, r1, r2
 80124fa:	2000      	movs	r0, #0
 80124fc:	e7e0      	b.n	80124c0 <floor+0x40>
 80124fe:	2b33      	cmp	r3, #51	; 0x33
 8012500:	dd05      	ble.n	801250e <floor+0x8e>
 8012502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012506:	d101      	bne.n	801250c <floor+0x8c>
 8012508:	ee30 0b00 	vadd.f64	d0, d0, d0
 801250c:	bd30      	pop	{r4, r5, pc}
 801250e:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8012512:	f04f 32ff 	mov.w	r2, #4294967295
 8012516:	40e2      	lsrs	r2, r4
 8012518:	4202      	tst	r2, r0
 801251a:	d0f7      	beq.n	801250c <floor+0x8c>
 801251c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8012558 <floor+0xd8>
 8012520:	ee30 0b07 	vadd.f64	d0, d0, d7
 8012524:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801252c:	ddc8      	ble.n	80124c0 <floor+0x40>
 801252e:	2900      	cmp	r1, #0
 8012530:	da02      	bge.n	8012538 <floor+0xb8>
 8012532:	2b14      	cmp	r3, #20
 8012534:	d103      	bne.n	801253e <floor+0xbe>
 8012536:	3101      	adds	r1, #1
 8012538:	ea20 0002 	bic.w	r0, r0, r2
 801253c:	e7c0      	b.n	80124c0 <floor+0x40>
 801253e:	2401      	movs	r4, #1
 8012540:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012544:	fa04 f303 	lsl.w	r3, r4, r3
 8012548:	4418      	add	r0, r3
 801254a:	42a8      	cmp	r0, r5
 801254c:	bf38      	it	cc
 801254e:	1909      	addcc	r1, r1, r4
 8012550:	e7f2      	b.n	8012538 <floor+0xb8>
 8012552:	2000      	movs	r0, #0
 8012554:	4601      	mov	r1, r0
 8012556:	e7b3      	b.n	80124c0 <floor+0x40>
 8012558:	8800759c 	.word	0x8800759c
 801255c:	7e37e43c 	.word	0x7e37e43c
 8012560:	bff00000 	.word	0xbff00000
 8012564:	000fffff 	.word	0x000fffff

08012568 <nan>:
 8012568:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012570 <nan+0x8>
 801256c:	4770      	bx	lr
 801256e:	bf00      	nop
 8012570:	00000000 	.word	0x00000000
 8012574:	7ff80000 	.word	0x7ff80000

08012578 <scalbn>:
 8012578:	ee10 1a90 	vmov	r1, s1
 801257c:	b510      	push	{r4, lr}
 801257e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8012582:	b98c      	cbnz	r4, 80125a8 <scalbn+0x30>
 8012584:	ee10 3a10 	vmov	r3, s0
 8012588:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801258c:	430b      	orrs	r3, r1
 801258e:	d011      	beq.n	80125b4 <scalbn+0x3c>
 8012590:	ed9f 7b31 	vldr	d7, [pc, #196]	; 8012658 <scalbn+0xe0>
 8012594:	4b3c      	ldr	r3, [pc, #240]	; (8012688 <scalbn+0x110>)
 8012596:	ee20 0b07 	vmul.f64	d0, d0, d7
 801259a:	4298      	cmp	r0, r3
 801259c:	da0b      	bge.n	80125b6 <scalbn+0x3e>
 801259e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8012660 <scalbn+0xe8>
 80125a2:	ee20 0b07 	vmul.f64	d0, d0, d7
 80125a6:	e005      	b.n	80125b4 <scalbn+0x3c>
 80125a8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80125ac:	429c      	cmp	r4, r3
 80125ae:	d107      	bne.n	80125c0 <scalbn+0x48>
 80125b0:	ee30 0b00 	vadd.f64	d0, d0, d0
 80125b4:	bd10      	pop	{r4, pc}
 80125b6:	ee10 1a90 	vmov	r1, s1
 80125ba:	f3c1 540a 	ubfx	r4, r1, #20, #11
 80125be:	3c36      	subs	r4, #54	; 0x36
 80125c0:	4404      	add	r4, r0
 80125c2:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80125c6:	429c      	cmp	r4, r3
 80125c8:	dd0d      	ble.n	80125e6 <scalbn+0x6e>
 80125ca:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8012668 <scalbn+0xf0>
 80125ce:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8012670 <scalbn+0xf8>
 80125d2:	eeb0 6b47 	vmov.f64	d6, d7
 80125d6:	ee10 3a90 	vmov	r3, s1
 80125da:	2b00      	cmp	r3, #0
 80125dc:	fe27 7b05 	vselge.f64	d7, d7, d5
 80125e0:	ee27 0b06 	vmul.f64	d0, d7, d6
 80125e4:	e7e6      	b.n	80125b4 <scalbn+0x3c>
 80125e6:	2c00      	cmp	r4, #0
 80125e8:	dd0a      	ble.n	8012600 <scalbn+0x88>
 80125ea:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 80125ee:	ec53 2b10 	vmov	r2, r3, d0
 80125f2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80125f6:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 80125fa:	ec43 2b10 	vmov	d0, r2, r3
 80125fe:	e7d9      	b.n	80125b4 <scalbn+0x3c>
 8012600:	f114 0f35 	cmn.w	r4, #53	; 0x35
 8012604:	da19      	bge.n	801263a <scalbn+0xc2>
 8012606:	f24c 3350 	movw	r3, #50000	; 0xc350
 801260a:	4298      	cmp	r0, r3
 801260c:	ee10 3a90 	vmov	r3, s1
 8012610:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012614:	dd09      	ble.n	801262a <scalbn+0xb2>
 8012616:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8012668 <scalbn+0xf0>
 801261a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8012670 <scalbn+0xf8>
 801261e:	eeb0 7b40 	vmov.f64	d7, d0
 8012622:	2b00      	cmp	r3, #0
 8012624:	fe00 0b06 	vseleq.f64	d0, d0, d6
 8012628:	e7bb      	b.n	80125a2 <scalbn+0x2a>
 801262a:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8012660 <scalbn+0xe8>
 801262e:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8012678 <scalbn+0x100>
 8012632:	eeb0 7b40 	vmov.f64	d7, d0
 8012636:	2b00      	cmp	r3, #0
 8012638:	e7f4      	b.n	8012624 <scalbn+0xac>
 801263a:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 801263e:	ec53 2b10 	vmov	r2, r3, d0
 8012642:	3436      	adds	r4, #54	; 0x36
 8012644:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8012648:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 801264c:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8012680 <scalbn+0x108>
 8012650:	ec43 2b10 	vmov	d0, r2, r3
 8012654:	e7a5      	b.n	80125a2 <scalbn+0x2a>
 8012656:	bf00      	nop
 8012658:	00000000 	.word	0x00000000
 801265c:	43500000 	.word	0x43500000
 8012660:	c2f8f359 	.word	0xc2f8f359
 8012664:	01a56e1f 	.word	0x01a56e1f
 8012668:	8800759c 	.word	0x8800759c
 801266c:	7e37e43c 	.word	0x7e37e43c
 8012670:	8800759c 	.word	0x8800759c
 8012674:	fe37e43c 	.word	0xfe37e43c
 8012678:	c2f8f359 	.word	0xc2f8f359
 801267c:	81a56e1f 	.word	0x81a56e1f
 8012680:	00000000 	.word	0x00000000
 8012684:	3c900000 	.word	0x3c900000
 8012688:	ffff3cb0 	.word	0xffff3cb0

0801268c <_init>:
 801268c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801268e:	bf00      	nop
 8012690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012692:	bc08      	pop	{r3}
 8012694:	469e      	mov	lr, r3
 8012696:	4770      	bx	lr

08012698 <_fini>:
 8012698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801269a:	bf00      	nop
 801269c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801269e:	bc08      	pop	{r3}
 80126a0:	469e      	mov	lr, r3
 80126a2:	4770      	bx	lr
