Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 14 23:28:38 2022
| Host         : tolgaizdas-cs running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file receiver_timing_summary_routed.rpt -pb receiver_timing_summary_routed.pb -rpx receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sayi_reg[1]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sayi_reg[1]_rep__7/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sayi_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: sayi_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: sayi_reg[4]_rep/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sayi_reg[5]_rep__3/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sayi_reg[6]_rep__7/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: sayi_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sayi_reg[8]_rep/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sayi_reg[8]_rep__4/Q (HIGH)

 There are 157 register/latch pins with no clock driven by root clock pin: state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 353 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.875        0.000                      0                  118        0.115        0.000                      0                  118        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.875        0.000                      0                  118        0.115        0.000                      0                  118        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 0.952ns (16.489%)  route 4.822ns (83.511%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.573    10.862    CEB2
    SLICE_X45Y4          FDRE                                         r  rxshiftreg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X45Y4          FDRE                                         r  rxshiftreg_reg[3]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.737    rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.952ns (16.492%)  route 4.821ns (83.508%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.572    10.861    CEB2
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[2]_lopt_replica/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.736    rxshiftreg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.952ns (16.492%)  route 4.821ns (83.508%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.572    10.861    CEB2
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[5]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.736    rxshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 0.952ns (16.492%)  route 4.821ns (83.508%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.572    10.861    CEB2
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[5]_lopt_replica/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.736    rxshiftreg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.952ns (16.901%)  route 4.681ns (83.099%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.432    10.721    CEB2
    SLICE_X45Y3          FDRE                                         r  rxshiftreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  rxshiftreg_reg[1]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.737    rxshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.952ns (16.901%)  route 4.681ns (83.099%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.432    10.721    CEB2
    SLICE_X45Y3          FDRE                                         r  rxshiftreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  rxshiftreg_reg[2]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.737    rxshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.952ns (16.901%)  route 4.681ns (83.099%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.432    10.721    CEB2
    SLICE_X45Y3          FDRE                                         r  rxshiftreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  rxshiftreg_reg[7]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X45Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.737    rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.952ns (17.347%)  route 4.536ns (82.653%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.288    10.576    CEB2
    SLICE_X42Y3          FDRE                                         r  rxshiftreg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X42Y3          FDRE                                         r  rxshiftreg_reg[4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X42Y3          FDRE (Setup_fdre_C_CE)      -0.169    14.772    rxshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.952ns (17.347%)  route 4.536ns (82.653%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.288    10.576    CEB2
    SLICE_X42Y3          FDRE                                         r  rxshiftreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X42Y3          FDRE                                         r  rxshiftreg_reg[6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X42Y3          FDRE (Setup_fdre_C_CE)      -0.169    14.772    rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.952ns (17.347%)  route 4.536ns (82.653%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  counter_reg[3]/Q
                         net (fo=2, routed)           1.078     6.622    counter_reg[3]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.746 f  samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.403     7.149    samplecounter[1]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.273 f  samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.264     7.537    samplecounter[1]_i_3_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.661 f  samplecounter[1]_i_2/O
                         net (fo=7, routed)           0.504     8.165    samplecounter[1]_i_2_n_0
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.289 r  rxshiftreg[2]_i_1/O
                         net (fo=17, routed)          2.288    10.576    CEB2
    SLICE_X42Y3          FDRE                                         r  rxshiftreg_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X42Y3          FDRE                                         r  rxshiftreg_reg[6]_lopt_replica/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X42Y3          FDRE (Setup_fdre_C_CE)      -0.169    14.772    rxshiftreg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    counter_reg[12]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    counter_reg[10]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    counter_reg[8]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    counter_reg[12]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 samplecounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.297%)  route 0.090ns (32.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  samplecounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  samplecounter_reg[0]/Q
                         net (fo=7, routed)           0.090     1.678    samplecounter_reg_n_0_[0]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.723 r  shift_i_1/O
                         net (fo=1, routed)           0.000     1.723    shift_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  shift_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.092     1.551    shift_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.098     1.685    inc_samplecounter
    SLICE_X33Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.730    samplecounter[1]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  samplecounter_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.092     1.551    samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  nextstate_reg/Q
                         net (fo=1, routed)           0.053     1.628    nextstate_reg_n_0
    SLICE_X33Y45         LUT4 (Prop_lut4_I0_O)        0.099     1.727 r  state_i_1/O
                         net (fo=1, routed)           0.000     1.727    state_i_1_n_0
    SLICE_X33Y45         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  state_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.092     1.538    state_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.346%)  route 0.165ns (46.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X28Y7          FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.165     1.751    LED_BCD[2]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.048     1.799 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.799    seg[6]_i_1_n_0
    SLICE_X31Y8          FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  seg_reg[6]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.107     1.587    seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshiftreg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.921%)  route 0.425ns (75.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  rxshiftreg_reg[5]/Q
                         net (fo=30, routed)          0.425     2.012    RxData_OBUF[4]
    SLICE_X30Y7          FDRE                                         r  rxshiftreg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  rxshiftreg_reg[4]_lopt_replica/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.090     1.799    rxshiftreg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 LED_BCD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.948%)  route 0.165ns (47.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X28Y7          FDRE                                         r  LED_BCD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  LED_BCD_reg[2]/Q
                         net (fo=7, routed)           0.165     1.751    LED_BCD[2]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    seg[5]_i_1_n_0
    SLICE_X31Y8          FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  seg_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.091     1.571    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 LED_BCD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.048%)  route 0.158ns (45.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  LED_BCD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  LED_BCD_reg[1]/Q
                         net (fo=7, routed)           0.158     1.744    LED_BCD[1]
    SLICE_X31Y8          LUT3 (Prop_lut3_I1_O)        0.045     1.789 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.789    seg[4]_i_1_n_0
    SLICE_X31Y8          FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X31Y8          FDRE                                         r  seg_reg[4]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y8          FDRE (Hold_fdre_C_D)         0.092     1.553    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 samplecounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc_samplecounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.891%)  route 0.179ns (49.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  samplecounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  samplecounter_reg[1]/Q
                         net (fo=6, routed)           0.179     1.767    samplecounter_reg_n_0_[1]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  inc_samplecounter_i_1/O
                         net (fo=1, routed)           0.000     1.812    inc_samplecounter_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  inc_samplecounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  inc_samplecounter_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.550    inc_samplecounter_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   clear_samplecounter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y49   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clear_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   inc_bitcounter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   inc_samplecounter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y7    LED_BCD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   nextstate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y6    LED_BCD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   bitcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    rxshiftreg_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y6    rxshiftreg_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y3    rxshiftreg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y48   counter_reg[5]/C



