#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000242efbe6030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000242efbf74f0 .scope module, "registers_tb" "registers_tb" 3 2;
 .timescale -9 -12;
v00000242efc49da0_0 .var "adr_reg1", 4 0;
v00000242efc49e40_0 .var "adr_reg2", 4 0;
v00000242efc49b20_0 .var "adr_wr_reg", 4 0;
v00000242efc49ee0_0 .var "clk", 0 0;
v00000242efc49f80_0 .net "reg_data1", 31 0, L_00000242efbf8850;  1 drivers
v00000242efc4a020_0 .net "reg_data2", 31 0, L_00000242efbf8460;  1 drivers
v00000242efc4a0c0_0 .var "regwrite", 0 0;
v00000242efc4a700_0 .var "rst", 0 0;
v00000242efc4a160_0 .var "wr_data", 31 0;
S_00000242efbf7680 .scope module, "registro_prueba" "register" 3 18, 4 1 0, S_00000242efbf74f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 32 "wr_data";
    .port_info 7 /OUTPUT 32 "reg_data1";
    .port_info 8 /OUTPUT 32 "reg_data2";
L_00000242efbf8850 .functor BUFZ 32, L_00000242efc4a200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000242efbf8460 .functor BUFZ 32, L_00000242efc4a2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242efcfbd40_0 .net *"_ivl_0", 31 0, L_00000242efc4a200;  1 drivers
v00000242efbc2c30_0 .net *"_ivl_10", 6 0, L_00000242efc4a7a0;  1 drivers
L_00000242efc4b0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242efbf7810_0 .net *"_ivl_13", 1 0, L_00000242efc4b0c0;  1 drivers
v00000242efbf78b0_0 .net *"_ivl_2", 6 0, L_00000242efc4a660;  1 drivers
L_00000242efc4b078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242efbf3de0_0 .net *"_ivl_5", 1 0, L_00000242efc4b078;  1 drivers
v00000242efbf3e80_0 .net *"_ivl_8", 31 0, L_00000242efc4a2a0;  1 drivers
v00000242efbf3f20_0 .net "adr_reg1", 4 0, v00000242efc49da0_0;  1 drivers
v00000242efbf3fc0_0 .net "adr_reg2", 4 0, v00000242efc49e40_0;  1 drivers
v00000242efbf4060_0 .net "adr_wr_reg", 4 0, v00000242efc49b20_0;  1 drivers
v00000242efc499e0_0 .net "clk", 0 0, v00000242efc49ee0_0;  1 drivers
v00000242efc498a0_0 .var/i "i", 31 0;
v00000242efc49bc0_0 .net "reg_data1", 31 0, L_00000242efbf8850;  alias, 1 drivers
v00000242efc49c60_0 .net "reg_data2", 31 0, L_00000242efbf8460;  alias, 1 drivers
v00000242efc49d00 .array "registers", 0 31, 31 0;
v00000242efc4a3e0_0 .net "regwrite", 0 0, v00000242efc4a0c0_0;  1 drivers
v00000242efc4a5c0_0 .net "rst", 0 0, v00000242efc4a700_0;  1 drivers
v00000242efc49940_0 .net "wr_data", 31 0, v00000242efc4a160_0;  1 drivers
E_00000242efbe7220 .event posedge, v00000242efc499e0_0;
L_00000242efc4a200 .array/port v00000242efc49d00, L_00000242efc4a660;
L_00000242efc4a660 .concat [ 5 2 0 0], v00000242efc49da0_0, L_00000242efc4b078;
L_00000242efc4a2a0 .array/port v00000242efc49d00, L_00000242efc4a7a0;
L_00000242efc4a7a0 .concat [ 5 2 0 0], v00000242efc49e40_0, L_00000242efc4b0c0;
    .scope S_00000242efbf7680;
T_0 ;
    %wait E_00000242efbe7220;
    %load/vec4 v00000242efc4a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000242efc49940_0;
    %load/vec4 v00000242efbf4060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242efc49d00, 0, 4;
T_0.0 ;
    %load/vec4 v00000242efc4a5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242efc498a0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000242efc498a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000242efc498a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242efc49d00, 0, 4;
    %load/vec4 v00000242efc498a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000242efc498a0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000242efbf74f0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000242efc49ee0_0;
    %inv;
    %store/vec4 v00000242efc49ee0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000242efbf74f0;
T_2 ;
    %vpi_call/w 3 27 "$dumpfile", "prueba_registers.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000242efbf74f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242efc4a0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242efc49ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242efc4a700_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242efc4a700_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000242efc49da0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000242efc49e40_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000242efc49b20_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000242efc4a160_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242efc4a0c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242efc4a0c0_0, 0;
    %delay 100000, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "registers_tb.sv";
    "registers.sv";
