<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › radeon_legacy_crtc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>radeon_legacy_crtc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-8 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;drm/drmP.h&gt;</span>
<span class="cp">#include &lt;drm/drm_crtc_helper.h&gt;</span>
<span class="cp">#include &lt;drm/radeon_drm.h&gt;</span>
<span class="cp">#include &lt;drm/drm_fixed.h&gt;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_overscan_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_OVR_CLR</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_OVR_WID_LEFT_RIGHT</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_OVR_WID_TOP_BOTTOM</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_legacy_rmx_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">xres</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">yres</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">hscale</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span> <span class="n">vscale</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hsync_wid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vsync_wid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hsync_start</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">blank_width</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">scale</span><span class="p">,</span> <span class="n">inc</span><span class="p">,</span> <span class="n">crtc_more_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fp_horz_stretch</span><span class="p">,</span> <span class="n">fp_vert_stretch</span><span class="p">,</span> <span class="n">fp_horz_vert_active</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fp_h_sync_strt_wid</span><span class="p">,</span> <span class="n">fp_crtc_h_total_disp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fp_v_sync_strt_wid</span><span class="p">,</span> <span class="n">fp_crtc_v_total_disp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">native_mode</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">native_mode</span><span class="p">;</span>

	<span class="n">fp_vert_stretch</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP_VERT_STRETCH</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="p">(</span><span class="n">RADEON_VERT_STRETCH_RESERVED</span> <span class="o">|</span>
		 <span class="n">RADEON_VERT_AUTO_RATIO_INC</span><span class="p">);</span>
	<span class="n">fp_horz_stretch</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP_HORZ_STRETCH</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="p">(</span><span class="n">RADEON_HORZ_FP_LOOP_STRETCH</span> <span class="o">|</span>
		 <span class="n">RADEON_HORZ_AUTO_RATIO_INC</span><span class="p">);</span>

	<span class="n">crtc_more_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS100</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS200</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* This is to workaround the asic bug for RMX, some versions</span>
<span class="cm">		   of BIOS dosen&#39;t have this register initialized correctly. */</span>
		<span class="n">crtc_more_cntl</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_H_CUTOFF_ACTIVE_EN</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="n">fp_crtc_h_total_disp</span> <span class="o">=</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">hsync_wid</span> <span class="o">=</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hsync_wid</span><span class="p">)</span>
		<span class="n">hsync_wid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hsync_start</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span> <span class="o">-</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">fp_h_sync_strt_wid</span> <span class="o">=</span> <span class="p">((</span><span class="n">hsync_start</span> <span class="o">&amp;</span> <span class="mh">0x1fff</span><span class="p">)</span>
			      <span class="o">|</span> <span class="p">((</span><span class="n">hsync_wid</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
			      <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NHSYNC</span><span class="p">)</span>
				 <span class="o">?</span> <span class="n">RADEON_CRTC_H_SYNC_POL</span>
				 <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">fp_crtc_v_total_disp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vtotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">vsync_wid</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vsync_wid</span><span class="p">)</span>
		<span class="n">vsync_wid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">fp_v_sync_strt_wid</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">)</span>
			      <span class="o">|</span> <span class="p">((</span><span class="n">vsync_wid</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
			      <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NVSYNC</span><span class="p">)</span>
				 <span class="o">?</span> <span class="n">RADEON_CRTC_V_SYNC_POL</span>
				 <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="n">fp_horz_vert_active</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span>
	    <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hscale</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">vscale</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xres</span> <span class="o">&gt;</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">)</span>
			<span class="n">xres</span> <span class="o">=</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">yres</span> <span class="o">&gt;</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">)</span>
			<span class="n">yres</span> <span class="o">=</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xres</span> <span class="o">==</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">)</span>
			<span class="n">hscale</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">yres</span> <span class="o">==</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">)</span>
			<span class="n">vscale</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RMX_FULL</span>:
	<span class="k">case</span> <span class="n">RMX_ASPECT</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hscale</span><span class="p">)</span>
			<span class="n">fp_horz_stretch</span> <span class="o">|=</span> <span class="p">((</span><span class="n">xres</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">inc</span> <span class="o">=</span> <span class="p">(</span><span class="n">fp_horz_stretch</span> <span class="o">&amp;</span> <span class="n">RADEON_HORZ_AUTO_RATIO_INC</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">scale</span> <span class="o">=</span> <span class="p">((</span><span class="n">xres</span> <span class="o">+</span> <span class="n">inc</span><span class="p">)</span> <span class="o">*</span> <span class="n">RADEON_HORZ_STRETCH_RATIO_MAX</span><span class="p">)</span>
				<span class="o">/</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">fp_horz_stretch</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">scale</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_HORZ_STRETCH_RATIO_MASK</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">RADEON_HORZ_STRETCH_BLEND</span> <span class="o">|</span>
					<span class="n">RADEON_HORZ_STRETCH_ENABLE</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vscale</span><span class="p">)</span>
			<span class="n">fp_vert_stretch</span> <span class="o">|=</span> <span class="p">((</span><span class="n">yres</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">inc</span> <span class="o">=</span> <span class="p">(</span><span class="n">fp_vert_stretch</span> <span class="o">&amp;</span> <span class="n">RADEON_VERT_AUTO_RATIO_INC</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">scale</span> <span class="o">=</span> <span class="p">((</span><span class="n">yres</span> <span class="o">+</span> <span class="n">inc</span><span class="p">)</span> <span class="o">*</span> <span class="n">RADEON_VERT_STRETCH_RATIO_MAX</span><span class="p">)</span>
				<span class="o">/</span> <span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">fp_vert_stretch</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">scale</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_VERT_STRETCH_RATIO_MASK</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">RADEON_VERT_STRETCH_ENABLE</span> <span class="o">|</span>
					<span class="n">RADEON_VERT_STRETCH_BLEND</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RMX_CENTER</span>:
		<span class="n">fp_horz_stretch</span> <span class="o">|=</span> <span class="p">((</span><span class="n">xres</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">fp_vert_stretch</span> <span class="o">|=</span> <span class="p">((</span><span class="n">yres</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>

		<span class="n">crtc_more_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_CRTC_AUTO_HORZ_CENTER_EN</span> <span class="o">|</span>
				<span class="n">RADEON_CRTC_AUTO_VERT_CENTER_EN</span><span class="p">);</span>

		<span class="n">blank_width</span> <span class="o">=</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hblank_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hblank_start</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">blank_width</span> <span class="o">&gt;</span> <span class="mi">110</span><span class="p">)</span>
			<span class="n">blank_width</span> <span class="o">=</span> <span class="mi">110</span><span class="p">;</span>

		<span class="n">fp_crtc_h_total_disp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">blank_width</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

		<span class="n">hsync_wid</span> <span class="o">=</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hsync_wid</span><span class="p">)</span>
			<span class="n">hsync_wid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">fp_h_sync_strt_wid</span> <span class="o">=</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hblank_start</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1fff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">hsync_wid</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NHSYNC</span><span class="p">)</span>
					<span class="o">?</span> <span class="n">RADEON_CRTC_H_SYNC_POL</span>
					<span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

		<span class="n">fp_crtc_v_total_disp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vblank_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vblank_start</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

		<span class="n">vsync_wid</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vsync_wid</span><span class="p">)</span>
			<span class="n">vsync_wid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">fp_v_sync_strt_wid</span> <span class="o">=</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vblank_start</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">)</span>
					<span class="o">|</span> <span class="p">((</span><span class="n">vsync_wid</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
					<span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NVSYNC</span><span class="p">)</span>
						<span class="o">?</span> <span class="n">RADEON_CRTC_V_SYNC_POL</span>
						<span class="o">:</span> <span class="mi">0</span><span class="p">)));</span>

		<span class="n">fp_horz_vert_active</span> <span class="o">=</span> <span class="p">(((</span><span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">vdisplay</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(((</span><span class="n">native_mode</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RMX_OFF</span>:
	<span class="nl">default:</span>
		<span class="n">fp_horz_stretch</span> <span class="o">|=</span> <span class="p">((</span><span class="n">xres</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">fp_vert_stretch</span> <span class="o">|=</span> <span class="p">((</span><span class="n">yres</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_HORZ_STRETCH</span><span class="p">,</span>      <span class="n">fp_horz_stretch</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_VERT_STRETCH</span><span class="p">,</span>      <span class="n">fp_vert_stretch</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_MORE_CNTL</span><span class="p">,</span>       <span class="n">crtc_more_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_HORZ_VERT_ACTIVE</span><span class="p">,</span>  <span class="n">fp_horz_vert_active</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_H_SYNC_STRT_WID</span><span class="p">,</span>   <span class="n">fp_h_sync_strt_wid</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_V_SYNC_STRT_WID</span><span class="p">,</span>   <span class="n">fp_v_sync_strt_wid</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_CRTC_H_TOTAL_DISP</span><span class="p">,</span> <span class="n">fp_crtc_h_total_disp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_CRTC_V_TOTAL_DISP</span><span class="p">,</span> <span class="n">fp_crtc_v_total_disp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_restore_common_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* don&#39;t need this yet */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_pll_wait_for_read_update_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* FIXME: Certain revisions of R300 can&#39;t recover here.  Not sure of</span>
<span class="cm">	   the cause yet, but this workaround will mask the problem for now.</span>
<span class="cm">	   Other chips usually will pass at the very first test, so the</span>
<span class="cm">	   workaround shouldn&#39;t have any effect on them. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	     <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10000</span> <span class="o">&amp;&amp;</span>
	      <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_ATOMIC_UPDATE_R</span><span class="p">);</span>
	     <span class="n">i</span><span class="o">++</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_pll_write_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_ATOMIC_UPDATE_R</span><span class="p">);</span>

	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">,</span>
			   <span class="n">RADEON_PPLL_ATOMIC_UPDATE_W</span><span class="p">,</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PPLL_ATOMIC_UPDATE_W</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_pll2_wait_for_read_update_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>


	<span class="cm">/* FIXME: Certain revisions of R300 can&#39;t recover here.  Not sure of</span>
<span class="cm">	   the cause yet, but this workaround will mask the problem for now.</span>
<span class="cm">	   Other chips usually will pass at the very first test, so the</span>
<span class="cm">	   workaround shouldn&#39;t have any effect on them. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	     <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10000</span> <span class="o">&amp;&amp;</span>
	      <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_P2PLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_P2PLL_ATOMIC_UPDATE_R</span><span class="p">);</span>
	     <span class="n">i</span><span class="o">++</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_pll2_write_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_P2PLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_P2PLL_ATOMIC_UPDATE_R</span><span class="p">);</span>

	<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_P2PLL_REF_DIV</span><span class="p">,</span>
			   <span class="n">RADEON_P2PLL_ATOMIC_UPDATE_W</span><span class="p">,</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">RADEON_P2PLL_ATOMIC_UPDATE_W</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint8_t</span> <span class="nf">radeon_compute_pll_gain</span><span class="p">(</span><span class="kt">uint16_t</span> <span class="n">ref_freq</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">ref_div</span><span class="p">,</span>
				       <span class="kt">uint16_t</span> <span class="n">fb_div</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vcoFreq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ref_div</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">vcoFreq</span> <span class="o">=</span> <span class="p">((</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">ref_freq</span> <span class="o">*</span> <span class="n">fb_div</span><span class="p">)</span> <span class="o">/</span> <span class="n">ref_div</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is horribly crude: the VCO frequency range is divided into</span>
<span class="cm">	 * 3 parts, each part having a fixed PLL gain value.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vcoFreq</span> <span class="o">&gt;=</span> <span class="mi">30000</span><span class="p">)</span>
		<span class="cm">/*</span>
<span class="cm">		 * [300..max] MHz : 7</span>
<span class="cm">		 */</span>
		<span class="k">return</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">vcoFreq</span> <span class="o">&gt;=</span> <span class="mi">18000</span><span class="p">)</span>
		<span class="cm">/*</span>
<span class="cm">		 * [180..300) MHz : 4</span>
<span class="cm">		 */</span>
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="cm">/*</span>
<span class="cm">		 * [0..180) MHz : 1</span>
<span class="cm">		 */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">radeon_crtc_dpms</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_CRTC2_DISP_DIS</span> <span class="o">|</span>
			<span class="n">RADEON_CRTC2_VSYNC_DIS</span> <span class="o">|</span>
			<span class="n">RADEON_CRTC2_HSYNC_DIS</span> <span class="o">|</span>
			<span class="n">RADEON_CRTC2_DISP_REQ_EN_B</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_CRTC_DISPLAY_DIS</span> <span class="o">|</span>
			<span class="n">RADEON_CRTC_VSYNC_DIS</span> <span class="o">|</span>
			<span class="n">RADEON_CRTC_HSYNC_DIS</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_ON</span>:
		<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="cm">/* adjust pm to dpms changes BEFORE enabling crtcs */</span>
		<span class="n">radeon_pm_compute_clocks</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span>
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">RADEON_CRTC2_EN</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_CRTC2_EN</span> <span class="o">|</span> <span class="n">mask</span><span class="p">));</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">RADEON_CRTC_EN</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_CRTC_EN</span> <span class="o">|</span>
									 <span class="n">RADEON_CRTC_DISP_REQ_EN_B</span><span class="p">));</span>
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="n">mask</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">drm_vblank_post_modeset</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">);</span>
		<span class="n">radeon_crtc_load_lut</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_STANDBY</span>:
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_SUSPEND</span>:
	<span class="k">case</span> <span class="n">DRM_MODE_DPMS_OFF</span>:
		<span class="n">drm_vblank_pre_modeset</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span>
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_CRTC2_EN</span> <span class="o">|</span> <span class="n">mask</span><span class="p">));</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">RADEON_CRTC_DISP_REQ_EN_B</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_CRTC_EN</span> <span class="o">|</span>
										    <span class="n">RADEON_CRTC_DISP_REQ_EN_B</span><span class="p">));</span>
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="o">~</span><span class="n">mask</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="cm">/* adjust pm to dpms changes AFTER disabling crtcs */</span>
		<span class="n">radeon_pm_compute_clocks</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">radeon_crtc_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">radeon_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">radeon_crtc_set_base_atomic</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="k">enum</span> <span class="n">mode_set_atomic</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">radeon_crtc_do_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">fb</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">radeon_crtc_do_set_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">fb</span><span class="p">,</span>
			 <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="kt">int</span> <span class="n">atomic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_framebuffer</span> <span class="o">*</span><span class="n">radeon_fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">target_fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_gem_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">rbo</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_offset_cntl</span><span class="p">,</span> <span class="n">crtc_tile_x0_y0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_pitch</span><span class="p">,</span> <span class="n">pitch_pixels</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tiling_flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">format</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">gen_cntl_reg</span><span class="p">,</span> <span class="n">gen_cntl_val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* no fb bound */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;No FB bound</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">target_fb</span> <span class="o">=</span> <span class="n">fb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">target_fb</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">format</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:      <span class="cm">/*  555 */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:      <span class="cm">/*  565 */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:      <span class="cm">/*  RGB */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:      <span class="cm">/* xRGB */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Pin framebuffer &amp; get tilling informations */</span>
	<span class="n">obj</span> <span class="o">=</span> <span class="n">radeon_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">;</span>
	<span class="n">rbo</span> <span class="o">=</span> <span class="n">gem_to_radeon_bo</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Only 27 bit offset for legacy CRTC */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin_restricted</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">,</span>
				     <span class="o">&amp;</span><span class="n">base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_bo_get_tiling_flags</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tiling_flags</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;trying to scanout microtiled buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* if scanout was in GTT this really wouldn&#39;t work */</span>
	<span class="cm">/* crtc offset is from display base addr not FB location */</span>
	<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">legacy_display_base_addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">-=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">legacy_display_base_addr</span><span class="p">;</span>

	<span class="n">crtc_offset_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pitch_pixels</span> <span class="o">=</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">pitches</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">/</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">crtc_pitch</span>  <span class="o">=</span> <span class="p">(((</span><span class="n">pitch_pixels</span> <span class="o">*</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="o">+</span>
			<span class="p">((</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">/</span>
		       <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">crtc_pitch</span> <span class="o">|=</span> <span class="n">crtc_pitch</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">crtc_offset_cntl</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">crtc_offset_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R300_CRTC_X_Y_MODE_EN</span> <span class="o">|</span>
					     <span class="n">R300_CRTC_MICRO_TILE_BUFFER_DIS</span> <span class="o">|</span>
					     <span class="n">R300_CRTC_MACRO_TILE_EN</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">crtc_offset_cntl</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_TILE_EN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="n">crtc_offset_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_CRTC_X_Y_MODE_EN</span> <span class="o">|</span>
					      <span class="n">R300_CRTC_MICRO_TILE_BUFFER_DIS</span> <span class="o">|</span>
					      <span class="n">R300_CRTC_MACRO_TILE_EN</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">crtc_offset_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CRTC_TILE_EN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">crtc_tile_x0_y0</span> <span class="o">=</span> <span class="n">x</span> <span class="o">|</span> <span class="p">(</span><span class="n">y</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">base</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x7ff</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">byteshift</span> <span class="o">=</span> <span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">tile_addr</span> <span class="o">=</span> <span class="p">(((</span><span class="n">y</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="n">pitch_pixels</span> <span class="o">+</span>  <span class="n">x</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">-</span> <span class="n">byteshift</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">;</span>
			<span class="n">base</span> <span class="o">+=</span> <span class="n">tile_addr</span> <span class="o">+</span> <span class="p">((</span><span class="n">x</span> <span class="o">&lt;&lt;</span> <span class="n">byteshift</span><span class="p">)</span> <span class="o">%</span> <span class="mi">256</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">y</span> <span class="o">%</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">crtc_offset_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">y</span> <span class="o">%</span> <span class="mi">16</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">y</span> <span class="o">*</span> <span class="n">pitch_pixels</span> <span class="o">+</span> <span class="n">x</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">target_fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">8</span>:
			<span class="n">offset</span> <span class="o">*=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">15</span>:
		<span class="k">case</span> <span class="mi">16</span>:
			<span class="n">offset</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">24</span>:
			<span class="n">offset</span> <span class="o">*=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">32</span>:
			<span class="n">offset</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">base</span> <span class="o">+=</span> <span class="n">offset</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">7</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">gen_cntl_reg</span> <span class="o">=</span> <span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">gen_cntl_reg</span> <span class="o">=</span> <span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">;</span>

	<span class="n">gen_cntl_val</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">gen_cntl_reg</span><span class="p">);</span>
	<span class="n">gen_cntl_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">gen_cntl_val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">format</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">gen_cntl_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CRTC_VSTAT_MODE_MASK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">gen_cntl_reg</span><span class="p">,</span> <span class="n">gen_cntl_val</span><span class="p">);</span>

	<span class="n">crtc_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">base</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DISPLAY_BASE_ADDR</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">legacy_display_base_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_CRTC2_TILE_X0_Y0</span><span class="p">,</span> <span class="n">crtc_tile_x0_y0</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_CRTC_TILE_X0_Y0</span><span class="p">,</span> <span class="n">crtc_tile_x0_y0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_OFFSET_CNTL</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_offset_cntl</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_OFFSET</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_offset</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_PITCH</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_pitch</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span> <span class="o">&amp;&amp;</span> <span class="n">fb</span> <span class="o">!=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_fb</span> <span class="o">=</span> <span class="n">to_radeon_framebuffer</span><span class="p">(</span><span class="n">fb</span><span class="p">);</span>
		<span class="n">rbo</span> <span class="o">=</span> <span class="n">gem_to_radeon_bo</span><span class="p">(</span><span class="n">radeon_fb</span><span class="o">-&gt;</span><span class="n">obj</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="n">radeon_bo_unpin</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
		<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rbo</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Bytes per pixel may have changed */</span>
	<span class="n">radeon_bandwidth_update</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_set_crtc_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">format</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hsync_start</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hsync_wid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vsync_wid</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_h_total_disp</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_h_sync_strt_wid</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_v_total_disp</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_v_sync_strt_wid</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_tv</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span> <span class="n">ATOM_DEVICE_TV_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">is_tv</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;crtc %d is connected to a TV</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">format</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">15</span>:      <span class="cm">/*  555 */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:      <span class="cm">/*  565 */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:      <span class="cm">/*  RGB */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:      <span class="cm">/* xRGB */</span>
		<span class="n">format</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">crtc_h_total_disp</span> <span class="o">=</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_htotal</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">)</span>
			     <span class="o">|</span> <span class="p">((((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">hsync_wid</span> <span class="o">=</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hsync_wid</span><span class="p">)</span>
		<span class="n">hsync_wid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">hsync_start</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hsync_start</span> <span class="o">-</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">crtc_h_sync_strt_wid</span> <span class="o">=</span> <span class="p">((</span><span class="n">hsync_start</span> <span class="o">&amp;</span> <span class="mh">0x1fff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">hsync_wid</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NHSYNC</span><span class="p">)</span>
				   <span class="o">?</span> <span class="n">RADEON_CRTC_H_SYNC_POL</span>
				   <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="cm">/* This works for double scan mode. */</span>
	<span class="n">crtc_v_total_disp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vtotal</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span>
			     <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vdisplay</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">vsync_wid</span> <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_end</span> <span class="o">-</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vsync_wid</span><span class="p">)</span>
		<span class="n">vsync_wid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">crtc_v_sync_strt_wid</span> <span class="o">=</span> <span class="p">(((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_vsync_start</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">vsync_wid</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
				<span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_NVSYNC</span><span class="p">)</span>
				   <span class="o">?</span> <span class="n">RADEON_CRTC_V_SYNC_POL</span>
				   <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">crtc2_gen_cntl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">disp2_merge_cntl</span><span class="p">;</span>

		<span class="cm">/* if TV DAC is enabled for another crtc and keep it enabled */</span>
		<span class="n">crtc2_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00718080</span><span class="p">;</span>
		<span class="n">crtc2_gen_cntl</span> <span class="o">|=</span> <span class="p">((</span><span class="n">format</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>
				   <span class="o">|</span> <span class="n">RADEON_CRTC2_VSYNC_DIS</span>
				   <span class="o">|</span> <span class="n">RADEON_CRTC2_HSYNC_DIS</span>
				   <span class="o">|</span> <span class="n">RADEON_CRTC2_DISP_DIS</span>
				   <span class="o">|</span> <span class="n">RADEON_CRTC2_DISP_REQ_EN_B</span>
				   <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_DBLSCAN</span><span class="p">)</span>
				      <span class="o">?</span> <span class="n">RADEON_CRTC2_DBL_SCAN_EN</span>
				      <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
				   <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_CSYNC</span><span class="p">)</span>
				      <span class="o">?</span> <span class="n">RADEON_CRTC2_CSYNC_EN</span>
				      <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
				   <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_INTERLACE</span><span class="p">)</span>
				      <span class="o">?</span> <span class="n">RADEON_CRTC2_INTERLACE_EN</span>
				      <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

		<span class="cm">/* rs4xx chips seem to like to have the crtc enabled when the timing is set */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span>
			<span class="n">crtc2_gen_cntl</span> <span class="o">|=</span> <span class="n">RADEON_CRTC2_EN</span><span class="p">;</span>

		<span class="n">disp2_merge_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_DISP2_MERGE_CNTL</span><span class="p">);</span>
		<span class="n">disp2_merge_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_DISP2_RGB_OFFSET_EN</span><span class="p">;</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DISP2_MERGE_CNTL</span><span class="p">,</span> <span class="n">disp2_merge_cntl</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">crtc2_gen_cntl</span><span class="p">);</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_H2_SYNC_STRT_WID</span><span class="p">,</span> <span class="n">crtc_h_sync_strt_wid</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_V2_SYNC_STRT_WID</span><span class="p">,</span> <span class="n">crtc_v_sync_strt_wid</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">crtc_gen_cntl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">crtc_ext_cntl</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">disp_merge_cntl</span><span class="p">;</span>

		<span class="n">crtc_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00718000</span><span class="p">;</span>
		<span class="n">crtc_gen_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_CRTC_EXT_DISP_EN</span>
				 <span class="o">|</span> <span class="p">(</span><span class="n">format</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>
				 <span class="o">|</span> <span class="n">RADEON_CRTC_DISP_REQ_EN_B</span>
				 <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_DBLSCAN</span><span class="p">)</span>
				    <span class="o">?</span> <span class="n">RADEON_CRTC_DBL_SCAN_EN</span>
				    <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
				 <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_CSYNC</span><span class="p">)</span>
				    <span class="o">?</span> <span class="n">RADEON_CRTC_CSYNC_EN</span>
				    <span class="o">:</span> <span class="mi">0</span><span class="p">)</span>
				 <span class="o">|</span> <span class="p">((</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DRM_MODE_FLAG_INTERLACE</span><span class="p">)</span>
				    <span class="o">?</span> <span class="n">RADEON_CRTC_INTERLACE_EN</span>
				    <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>

		<span class="cm">/* rs4xx chips seem to like to have the crtc enabled when the timing is set */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span>
			<span class="n">crtc_gen_cntl</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_EN</span><span class="p">;</span>

		<span class="n">crtc_ext_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">);</span>
		<span class="n">crtc_ext_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_XCRT_CNT_EN</span> <span class="o">|</span>
				  <span class="n">RADEON_CRTC_VSYNC_DIS</span> <span class="o">|</span>
				  <span class="n">RADEON_CRTC_HSYNC_DIS</span> <span class="o">|</span>
				  <span class="n">RADEON_CRTC_DISPLAY_DIS</span><span class="p">);</span>

		<span class="n">disp_merge_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_DISP_MERGE_CNTL</span><span class="p">);</span>
		<span class="n">disp_merge_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_DISP_RGB_OFFSET_EN</span><span class="p">;</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DISP_MERGE_CNTL</span><span class="p">,</span> <span class="n">disp_merge_cntl</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">crtc_gen_cntl</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_EXT_CNTL</span><span class="p">,</span> <span class="n">crtc_ext_cntl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_tv</span><span class="p">)</span>
		<span class="n">radeon_legacy_tv_adjust_crtc_reg</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">crtc_h_total_disp</span><span class="p">,</span>
						 <span class="o">&amp;</span><span class="n">crtc_h_sync_strt_wid</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">crtc_v_total_disp</span><span class="p">,</span>
						 <span class="o">&amp;</span><span class="n">crtc_v_sync_strt_wid</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_H_TOTAL_DISP</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_h_total_disp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_H_SYNC_STRT_WID</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_h_sync_strt_wid</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_V_TOTAL_DISP</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_v_total_disp</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_V_SYNC_STRT_WID</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">crtc_v_sync_strt_wid</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_set_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">feedback_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">frac_fb_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reference_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">post_divider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">freq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">pll_gain</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">use_bios_divs</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="cm">/* PLL registers */</span>
	<span class="kt">uint32_t</span> <span class="n">pll_ref_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pll_fb_post_div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">htotal_cntl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_tv</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">divider</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">bitvalue</span><span class="p">;</span>
	<span class="p">}</span> <span class="o">*</span><span class="n">post_div</span><span class="p">,</span> <span class="n">post_divs</span><span class="p">[]</span>   <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* From RAGE 128 VR/RAGE 128 GL Register</span>
<span class="cm">		 * Reference Manual (Technical Reference</span>
<span class="cm">		 * Manual P/N RRG-G04100-C Rev. 0.04), page</span>
<span class="cm">		 * 3-17 (PLL_DIV_[3:0]).</span>
<span class="cm">		 */</span>
		<span class="p">{</span>  <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC                 */</span>
		<span class="p">{</span>  <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/2               */</span>
		<span class="p">{</span>  <span class="mi">4</span><span class="p">,</span> <span class="mi">2</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/4               */</span>
		<span class="p">{</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/8               */</span>
		<span class="p">{</span>  <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/3               */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">5</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/16              */</span>
		<span class="p">{</span>  <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/6               */</span>
		<span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">7</span> <span class="p">},</span>              <span class="cm">/* VCLK_SRC/12              */</span>
		<span class="p">{</span>  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p2pll</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">p1pll</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RADEON_PLL_LEGACY</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">&gt;</span> <span class="mi">200000</span><span class="p">)</span> <span class="cm">/* range limits??? */</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_HIGH_FB_DIV</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_PREFER_LOW_REF_DIV</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">encoder_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">crtc</span> <span class="o">==</span> <span class="n">crtc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">active_device</span> <span class="o">&amp;</span> <span class="n">ATOM_DEVICE_TV_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">is_tv</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">encoder_type</span> <span class="o">!=</span> <span class="n">DRM_MODE_ENCODER_DAC</span><span class="p">)</span>
				<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_NO_ODD_POST_DIV</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">encoder</span><span class="o">-&gt;</span><span class="n">encoder_type</span> <span class="o">==</span> <span class="n">DRM_MODE_ENCODER_LVDS</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
					<span class="k">struct</span> <span class="n">radeon_encoder_lvds</span> <span class="o">*</span><span class="n">lvds</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">radeon_encoder_lvds</span> <span class="o">*</span><span class="p">)</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">lvds</span><span class="p">)</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">lvds</span><span class="o">-&gt;</span><span class="n">use_bios_dividers</span><span class="p">)</span> <span class="p">{</span>
							<span class="n">pll_ref_div</span> <span class="o">=</span> <span class="n">lvds</span><span class="o">-&gt;</span><span class="n">panel_ref_divider</span><span class="p">;</span>
							<span class="n">pll_fb_post_div</span>   <span class="o">=</span> <span class="p">(</span><span class="n">lvds</span><span class="o">-&gt;</span><span class="n">panel_fb_divider</span> <span class="o">|</span>
									     <span class="p">(</span><span class="n">lvds</span><span class="o">-&gt;</span><span class="n">panel_post_divider</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
							<span class="n">htotal_cntl</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
							<span class="n">use_bios_divs</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
						<span class="p">}</span>
					<span class="p">}</span>
				<span class="p">}</span>
				<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_PLL_USE_REF_DIV</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">use_bios_divs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_compute_pll_legacy</span><span class="p">(</span><span class="n">pll</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">feedback_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frac_fb_div</span><span class="p">,</span>
					  <span class="o">&amp;</span><span class="n">reference_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">post_divider</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">post_div</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">post_divs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="n">post_div</span><span class="o">-&gt;</span><span class="n">divider</span><span class="p">;</span> <span class="o">++</span><span class="n">post_div</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">post_div</span><span class="o">-&gt;</span><span class="n">divider</span> <span class="o">==</span> <span class="n">post_divider</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">post_div</span><span class="o">-&gt;</span><span class="n">divider</span><span class="p">)</span>
			<span class="n">post_div</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">post_divs</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;dc=%u, fd=%d, rd=%d, pd=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">freq</span><span class="p">,</span>
			  <span class="n">feedback_div</span><span class="p">,</span>
			  <span class="n">reference_div</span><span class="p">,</span>
			  <span class="n">post_divider</span><span class="p">);</span>

		<span class="n">pll_ref_div</span>   <span class="o">=</span> <span class="n">reference_div</span><span class="p">;</span>
<span class="cp">#if defined(__powerpc__) &amp;&amp; (0) </span><span class="cm">/* TODO */</span><span class="cp"></span>
		<span class="cm">/* apparently programming this otherwise causes a hang??? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">MacModel</span> <span class="o">==</span> <span class="n">RADEON_MAC_IBOOK</span><span class="p">)</span>
			<span class="n">pll_fb_post_div</span> <span class="o">=</span> <span class="mh">0x000600ad</span><span class="p">;</span>
		<span class="k">else</span>
<span class="cp">#endif</span>
			<span class="n">pll_fb_post_div</span>     <span class="o">=</span> <span class="p">(</span><span class="n">feedback_div</span> <span class="o">|</span> <span class="p">(</span><span class="n">post_div</span><span class="o">-&gt;</span><span class="n">bitvalue</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

		<span class="n">htotal_cntl</span>    <span class="o">=</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">htotal</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="n">pll_gain</span> <span class="o">=</span> <span class="n">radeon_compute_pll_gain</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">reference_freq</span><span class="p">,</span>
					   <span class="n">pll_ref_div</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">,</span>
					   <span class="n">pll_fb_post_div</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pixclks_cntl</span> <span class="o">=</span> <span class="p">((</span><span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">)</span> <span class="o">&amp;</span>
					  <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_SRC_SEL_MASK</span><span class="p">))</span> <span class="o">|</span>
					 <span class="n">RADEON_PIX2CLK_SRC_SEL_P2PLLCLK</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">is_tv</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_legacy_tv_adjust_pll2</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">htotal_cntl</span><span class="p">,</span>
						     <span class="o">&amp;</span><span class="n">pll_ref_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_fb_post_div</span><span class="p">,</span>
						     <span class="o">&amp;</span><span class="n">pixclks_cntl</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span>
			     <span class="n">RADEON_PIX2CLK_SRC_SEL_CPUCLK</span><span class="p">,</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_SRC_SEL_MASK</span><span class="p">));</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_P2PLL_CNTL</span><span class="p">,</span>
			     <span class="n">RADEON_P2PLL_RESET</span>
			     <span class="o">|</span> <span class="n">RADEON_P2PLL_ATOMIC_UPDATE_EN</span>
			     <span class="o">|</span> <span class="p">((</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">pll_gain</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_P2PLL_PVG_SHIFT</span><span class="p">),</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_P2PLL_RESET</span>
			       <span class="o">|</span> <span class="n">RADEON_P2PLL_ATOMIC_UPDATE_EN</span>
			       <span class="o">|</span> <span class="n">RADEON_P2PLL_PVG_MASK</span><span class="p">));</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_P2PLL_REF_DIV</span><span class="p">,</span>
			     <span class="n">pll_ref_div</span><span class="p">,</span>
			     <span class="o">~</span><span class="n">RADEON_P2PLL_REF_DIV_MASK</span><span class="p">);</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_P2PLL_DIV_0</span><span class="p">,</span>
			     <span class="n">pll_fb_post_div</span><span class="p">,</span>
			     <span class="o">~</span><span class="n">RADEON_P2PLL_FB0_DIV_MASK</span><span class="p">);</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_P2PLL_DIV_0</span><span class="p">,</span>
			     <span class="n">pll_fb_post_div</span><span class="p">,</span>
			     <span class="o">~</span><span class="n">RADEON_P2PLL_POST0_DIV_MASK</span><span class="p">);</span>

		<span class="n">radeon_pll2_write_update</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">radeon_pll2_wait_for_read_update_complete</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

		<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_HTOTAL2_CNTL</span><span class="p">,</span> <span class="n">htotal_cntl</span><span class="p">);</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_P2PLL_CNTL</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_P2PLL_RESET</span>
			       <span class="o">|</span> <span class="n">RADEON_P2PLL_SLEEP</span>
			       <span class="o">|</span> <span class="n">RADEON_P2PLL_ATOMIC_UPDATE_EN</span><span class="p">));</span>

		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;Wrote2: 0x%08x 0x%08x 0x%08x (0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">pll_ref_div</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">pll_fb_post_div</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">htotal_cntl</span><span class="p">,</span>
			  <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_P2PLL_CNTL</span><span class="p">));</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;Wrote2: rd=%u, fd=%u, pd=%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">pll_ref_div</span> <span class="o">&amp;</span> <span class="n">RADEON_P2PLL_REF_DIV_MASK</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">pll_fb_post_div</span> <span class="o">&amp;</span> <span class="n">RADEON_P2PLL_FB0_DIV_MASK</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)((</span><span class="n">pll_fb_post_div</span> <span class="o">&amp;</span>
				      <span class="n">RADEON_P2PLL_POST0_DIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>

		<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span> <span class="cm">/* Let the clock to lock */</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span>
			     <span class="n">RADEON_PIX2CLK_SRC_SEL_P2PLLCLK</span><span class="p">,</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PIX2CLK_SRC_SEL_MASK</span><span class="p">));</span>

		<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">pixclks_cntl</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pixclks_cntl</span><span class="p">;</span>


		<span class="k">if</span> <span class="p">(</span><span class="n">is_tv</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pixclks_cntl</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">);</span>
			<span class="n">radeon_legacy_tv_adjust_pll1</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">htotal_cntl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_ref_div</span><span class="p">,</span>
						     <span class="o">&amp;</span><span class="n">pll_fb_post_div</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pixclks_cntl</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_MOBILITY</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* A temporal workaround for the occasional blanking on certain laptop panels.</span>
<span class="cm">			   This appears to related to the PLL divider registers (fail to lock?).</span>
<span class="cm">			   It occurs even when all dividers are the same with their old settings.</span>
<span class="cm">			   In this case we really don&#39;t need to fiddle with PLL registers.</span>
<span class="cm">			   By doing this we can avoid the blanking problem with some panels.</span>
<span class="cm">			*/</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">pll_ref_div</span> <span class="o">==</span> <span class="p">(</span><span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_REF_DIV_MASK</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">pll_fb_post_div</span> <span class="o">==</span> <span class="p">(</span><span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_DIV_3</span><span class="p">)</span> <span class="o">&amp;</span>
						 <span class="p">(</span><span class="n">RADEON_PPLL_POST3_DIV_MASK</span> <span class="o">|</span> <span class="n">RADEON_PPLL_FB3_DIV_MASK</span><span class="p">))))</span> <span class="p">{</span>
				<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span>
					 <span class="n">RADEON_PLL_DIV_SEL</span><span class="p">,</span>
					 <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PLL_DIV_SEL</span><span class="p">));</span>
				<span class="n">r100_pll_errata_after_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span>
			     <span class="n">RADEON_VCLK_SRC_SEL_CPUCLK</span><span class="p">,</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_VCLK_SRC_SEL_MASK</span><span class="p">));</span>
		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_CNTL</span><span class="p">,</span>
			     <span class="n">RADEON_PPLL_RESET</span>
			     <span class="o">|</span> <span class="n">RADEON_PPLL_ATOMIC_UPDATE_EN</span>
			     <span class="o">|</span> <span class="n">RADEON_PPLL_VGA_ATOMIC_UPDATE_EN</span>
			     <span class="o">|</span> <span class="p">((</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">pll_gain</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_PPLL_PVG_SHIFT</span><span class="p">),</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PPLL_RESET</span>
			       <span class="o">|</span> <span class="n">RADEON_PPLL_ATOMIC_UPDATE_EN</span>
			       <span class="o">|</span> <span class="n">RADEON_PPLL_VGA_ATOMIC_UPDATE_EN</span>
			       <span class="o">|</span> <span class="n">RADEON_PPLL_PVG_MASK</span><span class="p">));</span>

		<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span>
			 <span class="n">RADEON_PLL_DIV_SEL</span><span class="p">,</span>
			 <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PLL_DIV_SEL</span><span class="p">));</span>
		<span class="n">r100_pll_errata_after_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS300</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pll_ref_div</span> <span class="o">&amp;</span> <span class="n">R300_PPLL_REF_DIV_ACC_MASK</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* When restoring console mode, use saved PPLL_REF_DIV</span>
<span class="cm">				 * setting.</span>
<span class="cm">				 */</span>
				<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">,</span>
					     <span class="n">pll_ref_div</span><span class="p">,</span>
					     <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* R300 uses ref_div_acc field as real ref divider */</span>
				<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">,</span>
					     <span class="p">(</span><span class="n">pll_ref_div</span> <span class="o">&lt;&lt;</span> <span class="n">R300_PPLL_REF_DIV_ACC_SHIFT</span><span class="p">),</span>
					     <span class="o">~</span><span class="n">R300_PPLL_REF_DIV_ACC_MASK</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_REF_DIV</span><span class="p">,</span>
				     <span class="n">pll_ref_div</span><span class="p">,</span>
				     <span class="o">~</span><span class="n">RADEON_PPLL_REF_DIV_MASK</span><span class="p">);</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_DIV_3</span><span class="p">,</span>
			     <span class="n">pll_fb_post_div</span><span class="p">,</span>
			     <span class="o">~</span><span class="n">RADEON_PPLL_FB3_DIV_MASK</span><span class="p">);</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_DIV_3</span><span class="p">,</span>
			     <span class="n">pll_fb_post_div</span><span class="p">,</span>
			     <span class="o">~</span><span class="n">RADEON_PPLL_POST3_DIV_MASK</span><span class="p">);</span>

		<span class="n">radeon_pll_write_update</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">radeon_pll_wait_for_read_update_complete</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

		<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_HTOTAL_CNTL</span><span class="p">,</span> <span class="n">htotal_cntl</span><span class="p">);</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_PPLL_CNTL</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_PPLL_RESET</span>
			       <span class="o">|</span> <span class="n">RADEON_PPLL_SLEEP</span>
			       <span class="o">|</span> <span class="n">RADEON_PPLL_ATOMIC_UPDATE_EN</span>
			       <span class="o">|</span> <span class="n">RADEON_PPLL_VGA_ATOMIC_UPDATE_EN</span><span class="p">));</span>

		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;Wrote: 0x%08x 0x%08x 0x%08x (0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">pll_ref_div</span><span class="p">,</span>
			  <span class="n">pll_fb_post_div</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span><span class="n">htotal_cntl</span><span class="p">,</span>
			  <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PPLL_CNTL</span><span class="p">));</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;Wrote: rd=%d, fd=%d, pd=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">pll_ref_div</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_REF_DIV_MASK</span><span class="p">,</span>
			  <span class="n">pll_fb_post_div</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_FB3_DIV_MASK</span><span class="p">,</span>
			  <span class="p">(</span><span class="n">pll_fb_post_div</span> <span class="o">&amp;</span> <span class="n">RADEON_PPLL_POST3_DIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>

		<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span> <span class="cm">/* Let the clock to lock */</span>

		<span class="n">WREG32_PLL_P</span><span class="p">(</span><span class="n">RADEON_VCLK_ECP_CNTL</span><span class="p">,</span>
			     <span class="n">RADEON_VCLK_SRC_SEL_PPLLCLK</span><span class="p">,</span>
			     <span class="o">~</span><span class="p">(</span><span class="n">RADEON_VCLK_SRC_SEL_MASK</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">is_tv</span><span class="p">)</span>
			<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PIXCLKS_CNTL</span><span class="p">,</span> <span class="n">pixclks_cntl</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">radeon_crtc_mode_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_crtc_scaling_mode_fixup</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">radeon_crtc_mode_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">adjusted_mode</span><span class="p">,</span>
				 <span class="kt">int</span> <span class="n">x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_framebuffer</span> <span class="o">*</span><span class="n">old_fb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>

	<span class="cm">/* TODO TV */</span>
	<span class="n">radeon_crtc_set_base</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">old_fb</span><span class="p">);</span>
	<span class="n">radeon_set_crtc_timing</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="n">radeon_set_pll</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="n">radeon_overscan_setup</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_legacy_rmx_mode_set</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="n">adjusted_mode</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span> <span class="o">!=</span> <span class="n">RMX_OFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* FIXME: only first crtc has rmx what should we</span>
<span class="cm">			 * do ?</span>
<span class="cm">			 */</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Mode need scaling but only first crtc can do that.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_crtc_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtci</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	* The hardware wedges sometimes if you reconfigure one CRTC</span>
<span class="cm">	* whilst another is running (see fdo bug #24611).</span>
<span class="cm">	*/</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span>
		<span class="n">radeon_crtc_dpms</span><span class="p">(</span><span class="n">crtci</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_OFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">radeon_crtc_commit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtci</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	* Reenable the CRTCs that should be running.</span>
<span class="cm">	*/</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtci</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crtci</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
			<span class="n">radeon_crtc_dpms</span><span class="p">(</span><span class="n">crtci</span><span class="p">,</span> <span class="n">DRM_MODE_DPMS_ON</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">drm_crtc_helper_funcs</span> <span class="n">legacy_helper_funcs</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dpms</span> <span class="o">=</span> <span class="n">radeon_crtc_dpms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_fixup</span> <span class="o">=</span> <span class="n">radeon_crtc_mode_fixup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set</span> <span class="o">=</span> <span class="n">radeon_crtc_mode_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set_base</span> <span class="o">=</span> <span class="n">radeon_crtc_set_base</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode_set_base_atomic</span> <span class="o">=</span> <span class="n">radeon_crtc_set_base_atomic</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prepare</span> <span class="o">=</span> <span class="n">radeon_crtc_prepare</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit</span> <span class="o">=</span> <span class="n">radeon_crtc_commit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">load_lut</span> <span class="o">=</span> <span class="n">radeon_crtc_load_lut</span><span class="p">,</span>
<span class="p">};</span>


<span class="kt">void</span> <span class="nf">radeon_legacy_init_crtc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span> <span class="o">=</span> <span class="n">RADEON_CRTC2_H_TOTAL_DISP</span> <span class="o">-</span> <span class="n">RADEON_CRTC_H_TOTAL_DISP</span><span class="p">;</span>
	<span class="n">drm_crtc_helper_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">legacy_helper_funcs</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
