INFO: [VRFC 10-163] Analyzing VHDL file "D:/Scuola/Anno 2024-2025/Architettura dei Sistemi Digitali/Elaborato/exe-4.1/exe-4.1.srcs/sim_1/new/testbench_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_shift_rec_generic'
