Date: Thu, 03 Jan 2008 19:43:39 -0600
From: Robert Hancock <>
Subject: Re: sata_nv + ADMA + Samsung disk problem
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2008/1/3/396

Benjamin Herrenschmidt wrote:
>> Another thing about the PacDigi core:  one has to be very careful
>> to avoid sequential accesses to sequential PCI locations when
>> programming the chip -- it cannot handle merged register writes.
>>
>> So for any group of sequentially laid out registers, the code has
>> to ensure it never writes two adjacent registers in sequence..
> 
> Ugh ? Write combining isn't permitted on normal registers afaik...
> 
> Ben.
Byte merging can be done by the chipset on MMIO writes (merging multiple 
8 or 16-bit writes into a single 32-bit cycle).