#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  7 17:40:11 2021
# Process ID: 3728
# Current directory: C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11128 C:\Users\User\Documents\GitHub\NanoProcessor\Final_Project\Fianl_Projact\Fianl_Projact.xpr
# Log file: C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/vivado.log
# Journal file: C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source Counter_Sim.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NanoProcessor_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source NanoProcessor_sim.tcl
close_sim
launch_simulation
source NanoProcessor_sim.tcl
close_sim
launch_simulation
source NanoProcessor_sim.tcl
close_sim
launch_simulation
source NanoProcessor_sim.tcl
import_files -norecurse C:/Users/User/Desktop/LUT_16_7.vhd
update_compile_order -fileset sources_1
close_sim
launch_simulation
source NanoProcessor_sim.tcl
close_sim
