INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_c_addsub_v12_0_i0/sim/stn_32bit_c_addsub_v12_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_c_addsub_v12_0_i0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_c_addsub_v12_0_i1/sim/stn_32bit_c_addsub_v12_0_i1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_c_addsub_v12_0_i1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_17
INFO: [VRFC 10-3107] analyzing entity 'op_resize'
INFO: [VRFC 10-3107] analyzing entity 'delay_line'
INFO: [VRFC 10-3107] analyzing entity 'cc_compare'
INFO: [VRFC 10-3107] analyzing entity 'luts'
INFO: [VRFC 10-3107] analyzing entity 'mult18'
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-3107] analyzing entity 'hybrid'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dist_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_sp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_syncmem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_scaled_adder'
INFO: [VRFC 10-3107] analyzing entity 'ccm_operation'
INFO: [VRFC 10-3107] analyzing entity 'ccm'
INFO: [VRFC 10-3107] analyzing entity 'three_input_adder'
INFO: [VRFC 10-3107] analyzing entity 'multmxn_lut6'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_17_viv'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_17'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/hdl/cordic_v6_0_vh_rfs.vhd" into library cordic_v6_0_17
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-3107] analyzing entity 'addsub'
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-3107] analyzing entity 'delay_bit'
INFO: [VRFC 10-3107] analyzing entity 'cordic_inp_config'
INFO: [VRFC 10-3107] analyzing entity 'cordic_eng'
INFO: [VRFC 10-3107] analyzing entity 'cordic_eng_slice_par'
INFO: [VRFC 10-3107] analyzing entity 'cordic_dat_acc_slice_par'
INFO: [VRFC 10-3107] analyzing entity 'cordic_cntr'
INFO: [VRFC 10-3107] analyzing entity 'cordic_ctrl_slice_par'
INFO: [VRFC 10-3107] analyzing entity 'cordic_pha_acc_slice_wser'
INFO: [VRFC 10-3107] analyzing entity 'cordic_pha_acc_slice_par'
INFO: [VRFC 10-3107] analyzing entity 'cordic_ctrl_slice_wser'
INFO: [VRFC 10-3107] analyzing entity 'cordic_dat_acc_slice_wser'
INFO: [VRFC 10-3107] analyzing entity 'cordic_shift'
INFO: [VRFC 10-3107] analyzing entity 'cordic_eng_slice_wser'
INFO: [VRFC 10-3107] analyzing entity 'cordic_atan_rom'
INFO: [VRFC 10-3107] analyzing entity 'cordic_scale'
INFO: [VRFC 10-3107] analyzing entity 'cordic_out_config'
INFO: [VRFC 10-3107] analyzing entity 'cordic_round'
INFO: [VRFC 10-3107] analyzing entity 'cordic_sqrt_mod'
INFO: [VRFC 10-3107] analyzing entity 'cordic_sqrt'
INFO: [VRFC 10-3107] analyzing entity 'cordic_v6_0_17_synth'
INFO: [VRFC 10-3107] analyzing entity 'cordic_v6_0_17_viv'
INFO: [VRFC 10-3107] analyzing entity 'cordic_v6_0_17'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_cordic_v6_0_i0/sim/stn_32bit_cordic_v6_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_cordic_v6_0_i0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/stn_32bit_mult_gen_v12_0_i0/sim/stn_32bit_mult_gen_v12_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_mult_gen_v12_0_i0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg_w_init'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl17e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srl17e'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/srl33e.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srlc33e'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synth_reg_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'single_reg_w_init'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xlclockdriver'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_32bit_entity_declarations.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_fced021fae'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_c37656a0d7'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_5ab8cecb0c'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_xlregister'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_e0624bab83'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_7980517fa5'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_5b29f3e57b'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_0c6b43914a'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_80a8ec898f'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_2930f523d9'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_constant_d5c70e0488'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_inverter_c4b51b1248'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_logical_69e81b4545'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_mux_6d66ecdd82'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_relational_7de1ca46ef'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_relational_e554fed128'
INFO: [VRFC 10-3107] analyzing entity 'sysgen_shift_0eed059850'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_xlslice'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_xladdsub'
INFO: [VRFC 10-3107] analyzing entity 'xlcordic_1aad9bd5c23a8c07dd7ff3cd2fd8798d'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_xlmult'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.ip_user_files/ipstatic/xil_defaultlib/hdl/stn_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_subsystem'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_subsystem1'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_cordic_ip_based_sumoftwoneurons'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_struct'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_default_clock_driver'
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.gen/sources_1/ip/stn_32bit_0_1/sim/stn_32bit_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stn_32bit_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/input_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sysgen_STN'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/IP_Core_Based/TN_32bit/STN_32bit/vivado/sysgen_STN/sysgen_STN.srcs/sources_1/new/sysgen_STN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sysgen_STN_tb'
