/*
 * Generated with the FPGA Interface C API Generator 17.0.0
 * for NI-RIO 17.0.0 or later.
 */

#ifndef __NiFpga_ELVISIIIv10FPGA_h__
#define __NiFpga_ELVISIIIv10FPGA_h__

#ifndef NiFpga_Version
   #define NiFpga_Version 1700
#endif

#include "NiFpga.h"

/**
 * The filename of the FPGA bitfile.
 *
 * This is a #define to allow for string literal concatenation. For example:
 *
 *    static const char* const Bitfile = "C:\\" NiFpga_ELVISIIIv10FPGA_Bitfile;
 */
#define NiFpga_ELVISIIIv10FPGA_Bitfile "NiFpga_ELVISIIIv10FPGA.lvbitx"

/**
 * The signature of the FPGA bitfile.
 */
static const char* const NiFpga_ELVISIIIv10FPGA_Signature = "6DF433E12C8E3366081A657FA2C9C24F";

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AIADMA_IDL = 0x18502,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AIAVALRDY = 0x184FE,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AIBDMA_IDL = 0x1852E,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AIBVALRDY = 0x18526,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AOADMA_IDL = 0x1850E,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AOBDMA_IDL = 0x18516,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_AOSYSSTAT = 0x184EA,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_CONSOLEENA = 0x185AA,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_DIADMA_IDL = 0x1800E,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_DIBDMA_IDL = 0x184C2,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_DOADMA_IDL = 0x18016,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_DOBDMA_IDL = 0x184BA,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_UARTASTAT = 0x18532,
   NiFpga_ELVISIIIv10FPGA_IndicatorBool_UARTBSTAT = 0x18536,
} NiFpga_ELVISIIIv10FPGA_IndicatorBool;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_DIBTN = 0x185A2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_0STAT = 0x1805A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_1STAT = 0x18086,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_2STAT = 0x180DA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_3STAT = 0x180EA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_4STAT = 0x1813E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_5STAT = 0x18172,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_6STAT = 0x181A6,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_7STAT = 0x181DA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_8STAT = 0x1822E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCA_9STAT = 0x18262,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_0STAT = 0x184A2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_1STAT = 0x1844A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_2STAT = 0x183FA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_3STAT = 0x183E2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_4STAT = 0x183BA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_5STAT = 0x18386,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_6STAT = 0x18352,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_7STAT = 0x1831E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_8STAT = 0x182CA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_ENCB_9STAT = 0x18296,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_I2CADATI = 0x181EE,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_I2CASTAT = 0x181FE,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_I2CBDATI = 0x182E2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_I2CBSTAT = 0x182D2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_SPIASTAT = 0x180FA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU8_SPIBSTAT = 0x183D6,
} NiFpga_ELVISIIIv10FPGA_IndicatorU8;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_0CNTR = 0x1803A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_10CNTR = 0x1814A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_11CNTR = 0x18146,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_12CNTR = 0x1817E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_13CNTR = 0x1817A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_14CNTR = 0x181B2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_15CNTR = 0x181AE,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_16CNTR = 0x18206,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_17CNTR = 0x18202,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_18CNTR = 0x1823A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_19CNTR = 0x18236,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_1CNTR = 0x1803E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_2CNTR = 0x1808A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_3CNTR = 0x1808E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_4CNTR = 0x180D6,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_5CNTR = 0x180D2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_6CNTR = 0x180E6,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_7CNTR = 0x180E2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_8CNTR = 0x18116,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMA_9CNTR = 0x18112,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_0CNTR = 0x1847A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_10CNTR = 0x1835E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_11CNTR = 0x1835A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_12CNTR = 0x1832A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_13CNTR = 0x18326,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_14CNTR = 0x182F6,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_15CNTR = 0x182F2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_16CNTR = 0x182A2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_17CNTR = 0x1829E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_18CNTR = 0x1826E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_19CNTR = 0x1826A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_1CNTR = 0x18476,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_2CNTR = 0x18446,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_3CNTR = 0x18442,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_4CNTR = 0x183F6,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_5CNTR = 0x183F2,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_6CNTR = 0x183EE,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_7CNTR = 0x183EA,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_8CNTR = 0x18392,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_PWMB_9CNTR = 0x1838E,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_SPIADATI = 0x1810A,
   NiFpga_ELVISIIIv10FPGA_IndicatorU16_SPIBDATI = 0x183C6,
} NiFpga_ELVISIIIv10FPGA_IndicatorU16;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_0CNTR = 0x18054,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_1CNTR = 0x18080,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_2CNTR = 0x180DC,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_3CNTR = 0x180EC,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_4CNTR = 0x18140,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_5CNTR = 0x18174,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_6CNTR = 0x181A8,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_7CNTR = 0x181DC,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_8CNTR = 0x18230,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCA_9CNTR = 0x18264,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_0CNTR = 0x184A4,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_1CNTR = 0x1844C,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_2CNTR = 0x183FC,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_3CNTR = 0x183E4,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_4CNTR = 0x183BC,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_5CNTR = 0x18388,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_6CNTR = 0x18354,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_7CNTR = 0x18320,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_8CNTR = 0x182CC,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_ENCB_9CNTR = 0x18298,
   NiFpga_ELVISIIIv10FPGA_IndicatorU32_IRQTIMERREAD = 0x18538,
} NiFpga_ELVISIIIv10FPGA_IndicatorU32;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlBool_AIADMA_ENA = 0x18506,
   NiFpga_ELVISIIIv10FPGA_ControlBool_AIBDMA_ENA = 0x1852A,
   NiFpga_ELVISIIIv10FPGA_ControlBool_AOSYSGO = 0x184E2,
   NiFpga_ELVISIIIv10FPGA_ControlBool_DIADMA_ENA = 0x1801E,
   NiFpga_ELVISIIIv10FPGA_ControlBool_DIBDMA_ENA = 0x184B2,
   NiFpga_ELVISIIIv10FPGA_ControlBool_I2CAGO = 0x181E2,
   NiFpga_ELVISIIIv10FPGA_ControlBool_I2CBGO = 0x182EE,
   NiFpga_ELVISIIIv10FPGA_ControlBool_IRQDI_BTNENA = 0x1859E,
   NiFpga_ELVISIIIv10FPGA_ControlBool_IRQDI_BTNFALL = 0x18596,
   NiFpga_ELVISIIIv10FPGA_ControlBool_IRQDI_BTNRISE = 0x1859A,
   NiFpga_ELVISIIIv10FPGA_ControlBool_IRQTIMERSETTIME = 0x18542,
   NiFpga_ELVISIIIv10FPGA_ControlBool_SPIAGO = 0x180FE,
   NiFpga_ELVISIIIv10FPGA_ControlBool_SPIBGO = 0x183D2,
   NiFpga_ELVISIIIv10FPGA_ControlBool_UARTAENA = 0x185B2,
   NiFpga_ELVISIIIv10FPGA_ControlBool_UARTBENA = 0x185AE,
} NiFpga_ELVISIIIv10FPGA_ControlBool;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlU8_AIACNT = 0x184FA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_AIBCNT = 0x1851E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_DOLED30 = 0x185A6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_0CNFG = 0x18052,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_1CNFG = 0x1807E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_2CNFG = 0x180F2,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_3CNFG = 0x180F6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_4CNFG = 0x1813A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_5CNFG = 0x1816E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_6CNFG = 0x181A2,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_7CNFG = 0x181D6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_8CNFG = 0x1822A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCA_9CNFG = 0x1825E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_0CNFG = 0x1849E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_1CNFG = 0x18452,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_2CNFG = 0x183DE,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_3CNFG = 0x183DA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_4CNFG = 0x183B6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_5CNFG = 0x18382,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_6CNFG = 0x1834E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_7CNFG = 0x1831A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_8CNFG = 0x182C6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_ENCB_9CNFG = 0x18292,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CAADDR = 0x181F2,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CACNFG = 0x181E6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CACNTL = 0x181FA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CACNTR = 0x181F6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CADATO = 0x181EA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CBADDR = 0x182DE,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CBCNFG = 0x182EA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CBCNTL = 0x182D6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CBCNTR = 0x182DA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_I2CBDATO = 0x182E6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQAI_ACNFG = 0x1857A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQAI_A_0NO = 0x18586,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQAI_A_1NO = 0x1858A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_0NO = 0x18562,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_1NO = 0x18566,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_2NO = 0x1856A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_3NO = 0x1856E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_70ENA = 0x18546,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_70FALL = 0x1854E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDIO_A_70RISE = 0x1854A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_IRQDI_BTNNO = 0x1858E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_0CNFG = 0x18032,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_0CS = 0x18036,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_10CNFG = 0x18162,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_10CS = 0x1815E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_11CNFG = 0x18152,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_11CS = 0x1814E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_12CNFG = 0x18196,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_12CS = 0x18192,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_13CNFG = 0x18186,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_13CS = 0x18182,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_14CNFG = 0x181CA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_14CS = 0x181C6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_15CNFG = 0x181BA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_15CS = 0x181B6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_16CNFG = 0x1821E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_16CS = 0x1821A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_17CNFG = 0x1820E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_17CS = 0x1820A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_18CNFG = 0x18252,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_18CS = 0x1824E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_19CNFG = 0x18242,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_19CS = 0x1823E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_1CNFG = 0x18046,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_1CS = 0x18042,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_2CNFG = 0x18066,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_2CS = 0x1806A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_3CNFG = 0x18076,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_3CS = 0x1807A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_4CNFG = 0x180A6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_4CS = 0x180A2,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_5CNFG = 0x18096,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_5CS = 0x18092,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_6CNFG = 0x180C6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_6CS = 0x180C2,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_7CNFG = 0x180B6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_7CS = 0x180B2,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_8CNFG = 0x1812E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_8CS = 0x1812A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_9CNFG = 0x1811E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMA_9CS = 0x1811A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_0CNFG = 0x18492,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_0CS = 0x1848E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_10CNFG = 0x18376,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_10CS = 0x18372,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_11CNFG = 0x18366,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_11CS = 0x18362,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_12CNFG = 0x18342,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_12CS = 0x1833E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_13CNFG = 0x18332,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_13CS = 0x1832E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_14CNFG = 0x1830E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_14CS = 0x1830A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_15CNFG = 0x182FE,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_15CS = 0x182FA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_16CNFG = 0x182BA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_16CS = 0x182B6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_17CNFG = 0x182AA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_17CS = 0x182A6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_18CNFG = 0x18286,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_18CS = 0x18282,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_19CNFG = 0x18276,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_19CS = 0x18272,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_1CNFG = 0x18482,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_1CS = 0x1847E,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_2CNFG = 0x1846A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_2CS = 0x18466,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_3CNFG = 0x1845A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_3CS = 0x18456,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_4CNFG = 0x18436,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_4CS = 0x18432,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_5CNFG = 0x18426,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_5CS = 0x18422,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_6CNFG = 0x18416,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_6CS = 0x18412,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_7CNFG = 0x18406,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_7CS = 0x18402,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_8CNFG = 0x183AA,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_8CS = 0x183A6,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_9CNFG = 0x1839A,
   NiFpga_ELVISIIIv10FPGA_ControlU8_PWMB_9CS = 0x18396,
} NiFpga_ELVISIIIv10FPGA_ControlU8;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlU16_DIADMA_CNTR = 0x18022,
   NiFpga_ELVISIIIv10FPGA_ControlU16_DIBDMA_CNTR = 0x184AE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_DOADMA_CNTR = 0x18006,
   NiFpga_ELVISIIIv10FPGA_ControlU16_DOBDMA_CNTR = 0x184CA,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_0CMP = 0x1802E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_0MAX = 0x1802A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_10CMP = 0x18166,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_10MAX = 0x1816A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_11CMP = 0x18156,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_11MAX = 0x1815A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_12CMP = 0x1819A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_12MAX = 0x1819E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_13CMP = 0x1818A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_13MAX = 0x1818E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_14CMP = 0x181CE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_14MAX = 0x181D2,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_15CMP = 0x181BE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_15MAX = 0x181C2,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_16CMP = 0x18222,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_16MAX = 0x18226,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_17CMP = 0x18212,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_17MAX = 0x18216,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_18CMP = 0x18256,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_18MAX = 0x1825A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_19CMP = 0x18246,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_19MAX = 0x1824A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_1CMP = 0x1804A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_1MAX = 0x1804E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_2CMP = 0x18062,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_2MAX = 0x1805E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_3CMP = 0x18072,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_3MAX = 0x1806E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_4CMP = 0x180AA,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_4MAX = 0x180AE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_5CMP = 0x1809A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_5MAX = 0x1809E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_6CMP = 0x180CA,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_6MAX = 0x180CE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_7CMP = 0x180BA,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_7MAX = 0x180BE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_8CMP = 0x18132,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_8MAX = 0x18136,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_9CMP = 0x18122,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMA_9MAX = 0x18126,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_0CMP = 0x18496,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_0MAX = 0x1849A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_10CMP = 0x1837A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_10MAX = 0x1837E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_11CMP = 0x1836A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_11MAX = 0x1836E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_12CMP = 0x18346,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_12MAX = 0x1834A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_13CMP = 0x18336,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_13MAX = 0x1833A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_14CMP = 0x18312,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_14MAX = 0x18316,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_15CMP = 0x18302,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_15MAX = 0x18306,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_16CMP = 0x182BE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_16MAX = 0x182C2,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_17CMP = 0x182AE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_17MAX = 0x182B2,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_18CMP = 0x1828A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_18MAX = 0x1828E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_19CMP = 0x1827A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_19MAX = 0x1827E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_1CMP = 0x18486,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_1MAX = 0x1848A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_2CMP = 0x1846E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_2MAX = 0x18472,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_3CMP = 0x1845E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_3MAX = 0x18462,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_4CMP = 0x1843A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_4MAX = 0x1843E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_5CMP = 0x1842A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_5MAX = 0x1842E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_6CMP = 0x1841A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_6MAX = 0x1841E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_7CMP = 0x1840A,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_7MAX = 0x1840E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_8CMP = 0x183AE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_8MAX = 0x183B2,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_9CMP = 0x1839E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_PWMB_9MAX = 0x183A2,
   NiFpga_ELVISIIIv10FPGA_ControlU16_SPIACNFG = 0x18106,
   NiFpga_ELVISIIIv10FPGA_ControlU16_SPIACNT = 0x18102,
   NiFpga_ELVISIIIv10FPGA_ControlU16_SPIADATO = 0x1810E,
   NiFpga_ELVISIIIv10FPGA_ControlU16_SPIBCNFG = 0x183CA,
   NiFpga_ELVISIIIv10FPGA_ControlU16_SPIBCNT = 0x183CE,
   NiFpga_ELVISIIIv10FPGA_ControlU16_SPIBDATO = 0x183C2,
} NiFpga_ELVISIIIv10FPGA_ControlU16;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlU32_AIACNTR = 0x184F4,
   NiFpga_ELVISIIIv10FPGA_ControlU32_AIBCNTR = 0x18518,
   NiFpga_ELVISIIIv10FPGA_ControlU32_AOADMA_CNTR = 0x18508,
   NiFpga_ELVISIIIv10FPGA_ControlU32_AOBDMA_CNTR = 0x18510,
   NiFpga_ELVISIIIv10FPGA_ControlU32_IRQDIO_A_0CNT = 0x18550,
   NiFpga_ELVISIIIv10FPGA_ControlU32_IRQDIO_A_1CNT = 0x18554,
   NiFpga_ELVISIIIv10FPGA_ControlU32_IRQDIO_A_2CNT = 0x18558,
   NiFpga_ELVISIIIv10FPGA_ControlU32_IRQDIO_A_3CNT = 0x1855C,
   NiFpga_ELVISIIIv10FPGA_ControlU32_IRQDI_BTNCNT = 0x18590,
   NiFpga_ELVISIIIv10FPGA_ControlU32_IRQTIMERWRITE = 0x1853C,
} NiFpga_ELVISIIIv10FPGA_ControlU32;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlU64_SYSSELECTA = 0x18024,
   NiFpga_ELVISIIIv10FPGA_ControlU64_SYSSELECTB = 0x184A8,
} NiFpga_ELVISIIIv10FPGA_ControlU64;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlArrayU8_AIACNFG = 0x184F0,
   NiFpga_ELVISIIIv10FPGA_ControlArrayU8_AIBCNFG = 0x18520,
} NiFpga_ELVISIIIv10FPGA_ControlArrayU8;

typedef enum
{
   NiFpga_ELVISIIIv10FPGA_ControlArrayU8Size_AIACNFG = 12,
   NiFpga_ELVISIIIv10FPGA_ControlArrayU8Size_AIBCNFG = 12,
} NiFpga_ELVISIIIv10FPGA_ControlArrayU8Size;

#endif
