question,A,B,C,D,E,answer,explanation
<p>How many address bits are needed to select all memory locations in the 2118 16K × 1 RAM?</p>,8,10,14,16,,C,
<p>The check sum method of testing a ROM:</p>,indicates if the data in more than one memory location is incorrect.,provides a means for locating and correcting data errors in specific memory locations.,allows data errors to be pinpointed to a specific memory location.,simply indicates that the contents of the ROM are incorrect.,,D,
"<p><p>Refer to the given figures (a) and (b). A logic analyzer is used to check the circuit in figure (a) and displays the waveforms shown in figure (b). The actual analyzer display shows all four data outputs, <i>Q</i>0-<i>Q</i>3. The analyzer's cursor is placed at position X and all four of the data output lines show a LOW level output. What is wrong, if anything, with the circuit?</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/mcq12_1023_1.gif""/></p></p>","Nothing is wrong, according to the display. The outputs are in the open state and should show zero output voltage.","The circuit is in the READ mode and the outputs, <i>Q</i>0-<i>Q</i>3, should reflect the contents of the memory at that address. The chip is defective; replace the chip.","The circuit is in the <img src=""/_files/images/digital-electronics/digital-systems/mca12_1023c1.jpeg""/> mode and should be writing the contents of the selected address to <i>Q</i>0–<i>Q</i>3.","The <i>Q</i>0–<i>Q</i>3 lines can be either LOW or HIGH, since the chip is in the tristate mode in which case their level is unpredictable.",,A,
"<p>What is the meaning of RAM, and what is its primary role?</p>",Readily Available Memory; it is the first level of memory used by the computer in all of its operations.,"Random Access Memory; it is memory that can be reached by any sub- system within a computer, and at any time.",Random Access Memory; it is the memory used for short-term temporary data storage within the computer.,"Resettable Automatic Memory; it is memory that can be used and then automatically reset, or cleared, after being read from or written to.",,C,
<p>The storage element for a static RAM is the ________.</p>,diode,resistor,capacitor,flip-flop,,D,
"<p>In a DRAM, what is the state of R/W during a read operation?</p>",Low,High,Hi-Z,None of the above,,B,
<p>The condition occurring when two or more devices try to write data to a bus simultaneously is called ________.</p>,address decoding,bus contention,bus collisions,address multiplexing,,B,
<p>Which is/are the basic refresh mode(s) for dynamic RAM?</p>,Burst refresh,Distributed refresh,Open refresh,Burst refresh and distributed refresh,,D,
"<p><p>For the given circuit, what memory location is being addressed?</p>
<p><img height=""300"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1009_1.gif""/></p></p>",10111,249,5,157,,B,
<p>One of the most important specifications on magnetic media is the ________.</p>,rotation speed,tracks per inch,data transfer rate,polarity reversal rate,,C,
<p>A 64-bit word consists of ________.</p>,4 bytes,8 bytes,10 bytes,12 bytes,,B,
<p>Which of the following RAM timing parameters determine its operating speed?</p>,<i>t</i><sub>ACC</sub>,<i>t</i><sub>AA</sub> and <i>t</i><sub>ACS</sub>,<i>t</i><sub>CO</sub> and <i>t</i><sub>OD</sub>,<i>t</i><sub>RC</sub> and <i>t</i><sub>WC</sub>,,D,
<p>The reason the data outputs of most ROM ICs are tristate outputs is to:</p>,allow for three separate data input lines.,allow the bidirectional flow of data between the bus lines and the ROM registers.,permit the connection of many ROM chips to a common data bus.,isolate the registers from the data bus during read operations.,,C,
<p>Select the statement that best describes Read-Only Memory (ROM).</p>,"nonvolatile, used to store information that changes during system operation","nonvolatile, used to store information that does not change during system operation","volatile, used to store information that changes during system operation","volatile, used to store information that does not change during system operation",,B,
<p>How many 2K × 8 ROM chips would be required to build a 16K × 8 memory system?</p>,2,4,8,16,,C,
"<p><p>For the given circuit, which of the following is correct?</p>
<p><img height=""300"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1012_1.gif""/></p></p>",The number 5 is being written to the memory at address location 203.,"The chip has not been enabled, since the EN terminal is 0; therefore, nothing will be written to the chip and the output is tri-stated.",Decimal 10 is being written into memory location 211.,"The read/write line is LOW; therefore, decimal 5 is being stored at memory location 211.",,C,
"<p><p>What is the significance of the inverted triangles on the outputs of the device in the given figure?</p>
<p><img height=""300"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1012_1.gif""/></p></p>",They represent inverters and mean that the outputs are active-LOW.,"They represent buffers and mean that the outputs can drive 40 TTL loads, instead of the normal 10.",It means that the outputs will be active only if a change has occurred at that memory location since the last read/write cycle.,The outputs are tristated.,,D,
<p>What is the maximum time required before a dynamic RAM must be refreshed?</p>,2 ms,4 ms,8 ms,10 ms,,A,
<p>Which of the following best describes random-access memory (RAM)?</p>,a type of memory in which access time depends on memory location,a type of memory that can be written to only once but can be read from an infinite number of times,a type of memory in which access time is the same for each memory location,mass memory,,C,
<p>Why are ROMs called nonvolatile memory?</p>,They lose memory when power is removed.,They do not lose memory when power is removed.,,,,B,
"<p>A CD-R disk is created by applying heat to special chemicals on the disk and these chemicals reflect less light than the areas that are not burned, thus creating the same effect as a pit does on a regular CD.</p>",True,False,,,,A,
"<p></p>The device shown in the given figure is checked with a logic probe and the output is HIGH.
<p><img height=""200"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1019_1.gif"" width=""300""/></p>",The device is working properly.,For the input conditions shown the output should be LOW; the input is shorted to ground.,"For the input conditions shown the output should be neither HIGH nor LOW; the device is shorted to <img src=""/_files/images/digital-electronics/digital-systems/mca12_0190c.gif""/>.",The device is probably alright; the problem is most likely caused by the stage connected to the output of the device.,,C,
<p>Which of the following best describes static memory devices?</p>,memory devices that are magnetic in nature and do not require constant refreshing,memory devices that are magnetic in nature and require constant refreshing,semiconductor memory devices in which stored data will not be retained with the power applied unless constantly refreshed,semiconductor memory devices in which stored data is retained as long as power is applied,,D,
<p>Which is not a removable drive?</p>,Zip,Jaz,Hard,SuperDisk,,C,
<p>Which of the following best describes EPROMs?</p>,EPROMs can be programmed only once.,EPROMs can be erased by UV.,EPROMs can be erased by shorting all inputs to the ground.,All of the above.,,B,
<p>How many storage locations are available when a memory device has 12 address lines?</p>,144,512,2048,4096,,D,
<p>FIFO is formed by an arrangement of ________.</p>,diodes,transistors,MOS cells,shift registers,,D,
<p>Why do most dynamic RAMs use a multiplexed address bus?</p>,It is the only way to do it.,to make it faster,to keep the number of pins on the chip to a minimum,,,C,
<p>CCD stands for ________.</p>,capacitor charging device,capacitor-capacitor drain,charged-capacitor device,charge-coupled device,,D,
<p>What is the major difference between SRAM and DRAM?</p>,DRAMs must be periodically refreshed.,"SRAMs can hold data via a static charge, even with power off.",The only difference is the terminal from which the data is removed—from the FET Drain or Source.,Dynamic RAMs are always active; static RAMs must reset between data read/write cycles.,,A,
<p>Which of the following best describes volatile memory?</p>,memory that retains stored information when electrical power is removed,memory that loses stored information when electrical power is removed,magnetic memory,nonmagnetic,,B,
<p>What is a major disadvantage of RAM?</p>,Its access speed is too slow.,Its matrix size is too big.,It is volatile.,High power consumption,,C,
<p>What two functions does a DRAM controller perform?</p>,address multiplexing and data selection,address multiplexing and the refresh operation,data selection and the refresh operation,data selection and CPU accessing,,B,
"<p><p>The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. <i>Q</i>0, <i>Q</i>2, and <i>Q</i>3 show a dim indication on the logic probe; <i>Q</i>1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit?</p>
<p><img height=""300"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1021_1.gif"" width=""300""/></p></p>","The <i>Q</i>0, <i>Q</i>2, and <i>Q</i>3 output lines are open; the chip is defective.",The <i>Q</i>1 line appears to be shorted to <i>V</i><sub>cc</sub>; replace the chip.,"The outputs should be active only when the / line is held LOW, so the circuit is behaving normally considering the fact that the line is HIGH.","The EN input should be forced HIGH and the outputs rechecked; if they are still giving the same indications as before, then the three outputs are definitely open and the IC will have to be replaced.",,B,
<p>Dynamic memory cells store a data bit in a ________.</p>,diode,resistor,capacitor,flip-flop,,C,
<p>Which is not part of a hard disk drive?</p>,Spindle,Platter,Read/write head,Valve,,D,
<p>ROMs retain data when the ________.</p>,power is off,power is on,system is down,all of the above,,D,
"<p>Typically, how often is DRAM refreshed?</p>",2 to 8 ms,4 to 16 ms,"8 to 16 <img src=""/_files/images/digital-electronics/digital-systems/mu.gif""/>s","1 to 2 <img src=""/_files/images/digital-electronics/digital-systems/mu.gif""/>s",,B,
<p>Which type of ROM can be erased by an electrical signal?</p>,ROM,mask ROM,EPROM,EEPROM,,D,
<p>Suppose that a certain semiconductor memory chip has a capacity of 8K × 8. How many bytes could be stored in this device?</p>,"8,000","64,000","65,536","8,192",,D,
<p>Data is written to and read from the disk via a magnetic ________ head mechanism in the floppy drive.</p>,cylinder,read/write,recordable,cluster,,B,
"<p>What does the term ""random access"" mean in terms of memory?</p>",Addresses must be accessed in a specific order.,Any address can be accessed in any order.,,,,B,
"<p>A 64-Mbyte SIMM is installed into a system, but when a memory test is executed, the SIMM is detected as a 32-Mbyte device. What is a possible cause?</p>",The memory module was not installed properly.,The voltage on the memory module is incorrect.,The most significant address line is stuck high or low.,The address decoder on the SIMM is faulty.,,D,
"<p><p>Refer the given figure. The outputs (<i>Q</i>0–<i>Q</i>3) of the memory are always LOW. The address lines (<i>A</i>0–<i>A</i>7) are checked with a logic probe and all are indicating pulse activity, except for <i>A</i>3, which shows a constant HIGH, and <i>A</i>7, which shows a constant LOW; the select lines, <img src=""/_files/images/digital-electronics/digital-systems/mcq12_1020_1.jpeg""/> are checked and <img src=""/_files/images/digital-electronics/digital-systems/mcq12_1020_2.jpeg""/> shows pulse activity, while <img src=""/_files/images/digital-electronics/digital-systems/mcq12_1020_3.jpeg""/> indicates a constant HIGH. What is wrong, and how can the memory be tested to determine whether it is defective or if the external circuitry is defective? </p>
<p><img height=""300"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1020_4.gif"" width=""300""/></p></p>","One of the inputs to the active-LOW select AND gate may be stuck high for some reason; take both select lines LOW and check for pulse activity on the outputs, <i>Q</i>0–<i>Q</i>3. If the outputs now respond, the problem is most likely in the program or circuitry driving the select lines.",The problem appears to be in the two address lines that never change levels; the problem is probably in the program driving the memory address bus.,The output buffers are probably defective since they are all tied together; the common input line is most likely stuck LOW. Change the output buffer IC.,"Since no data appears to be getting through to the output buffers, the problem may be in the X decoder; change the X decoder IC.",,A,
<p>How many address lines would be required for a 2K × 4 memory chip?</p>,8,10,11,12,,C,
<p>When a RAM module passes the checkerboard test it is:</p>,able to read and write only 1s.,faulty.,probably good.,able to read and write only 0s.,,C,
<p>Which type of ROM has to be custom built by the factory?</p>,ROM,mask ROM,EPROM,EEPROM,,B,
<p>What is the computer main memory?</p>,Hard drive and RAM,CD-ROM and hard drive,RAM and ROM,CMOS and hard drive,,C,
<p>A major disadvantage of the mask ROM is that it:</p>,is time consuming to change the stored data when system requirements change,is very expensive to change the stored data when system requirements change,cannot be reprogrammed if stored data needs to be changed,has an extremely short life expectancy and requires frequent replacement,,C,
<p>The periodic recharging of DRAM memory cells is called ________.</p>,multiplexing,bootstrapping,refreshing,flashing,,C,
<p>Which of the following is normally used to initialize a computer system's hardware?</p>,Bootstrap memory,Volatile memory,External mass memory,Static memory,,A,
<p>What is the difference between static RAM and dynamic RAM?</p>,"Static RAM must be refreshed, dynamic RAM does not.",There is no difference.,"Dynamic RAM must be refreshed, static RAM does not.",,,C,
"<p>Microprocessors and memory ICs are generally designed to drive only a single TTL load. Therefore, if several inputs are being driven from the same bus, any memory IC must be ________.</p>",buffered,decoded,addressed,stored,,A,
<p>What are the typical values of <i>t</i><sub>OE</sub>?</p>,10 to 20 ns for bipolar,25 to 100 ns for NMOS,12 to 50 ns for CMOS,All of the above,,D,
<p>Which type of ROM can be erased by UV light?</p>,ROM,mask ROM,EPROM,EEPROM,,C,
<p>Which of the following is NOT a type of memory?</p>,RAM,ROM,FPROM,EEPROM,,C,
<p>How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory?</p>,2,4,8,9,,D,
"<p>In general, the ________ have the smallest bit size and the ________ have the largest.</p>","EEPROMs, Flash","SRAM, mask ROM","mask ROM, SRAM","DRAM, PROM",,A,
<p>Advantage(s) of an EEPROM over an EPROM is/are:</p>,the EPROM can be erased with ultraviolet light in much less time than an EEPROM,the EEPROM can be erased and reprogrammed without removal from the circuit,the EEPROM has the ability to erase and reprogram individual words,"the EEPROM can be erased and reprogrammed without removal from the circuit, and can erase and reprogram individual words",,D,
<p>The mask ROM is ________.</p>,permanently programmed during the manufacturing process,volatile,easy to reprogram,extremely expensive,,A,
<p>How many 1K × 4 RAM chips would be required to build a 1K × 8 memory system?</p>,2,4,8,16,,A,
<p>Which of the following memories uses a MOS capacitor as its memory cell?</p>,SRAM,DRAM,ROM,FIFO,,B,
<p>Which of the following faults will the checkerboard pattern test for in RAM?</p>,Short between adjacent cells,Ability to store both 0s and 1s,Dynamically introduced errors between cells,All of the above,,D,
"<p>On a CD-ROM, ________ are raised areas representing a 1.</p>",mounds,lands,holes,pits,,B,
<p>The location of a unit of data in a memory array is called its ________.</p>,storage,RAM,address,data,,C,
"<p>On a CD-ROM, ________ are recessed areas representing a 0.</p>",mounds,lands,holes,pits,,D,
<p>Why is a refresh cycle necessary for a dynamic RAM?</p>,to clear the flip-flops,to set the flip-flops,The refresh cycle discharges the capacitor cells.,The refresh cycle keeps the charge on the capacitor cells.,,D,
<p>Which is not a magnetic storage device?</p>,Magnetic disk,Magnetic tape,Magneto-optical disk,Optical disk,,D,
<p>The time from the beginning of a read cycle to the end of <i>t</i><sub>ACS</sub> or <i>t</i><sub>AA</sub> is referred to as:</p>,access time,data hold,read cycle time,write enable time,,A,
<p>Which of the following memories is volatile?</p>,ROM,EROM,RAM,Flash,,C,
<p>The refresh period for capacitors used in DRAMs is ________.</p>,2 ms,"2 <img align=""middle"" src=""/_files/images/digital-electronics/basic-digital-electronics/mu.gif""/>s",64 ms,"64 <img align=""middle"" src=""/_files/images/digital-electronics/basic-digital-electronics/mu.gif""/>s",,A,
<p>What is the principal advantage of using address multiplexing with DRAM memory?</p>,reduced memory access time,reduced requirement for constant refreshing of the memory contents,reduced pin count and decrease in package size,"It eliminates the requirement for a chip-select input line, thereby reducing the pin count.",,C,
<p>What is a multitap digital delay line?</p>,a series of inverter gates with <i>RC</i> circuits between each one,a series of inverter gates with <i>RL</i> circuits between each one,a series of NAND gates with <i>RC</i> circuits between each one,a series of NAND gates with <i>RL</i> circuits between each one,,A,
<p>The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________.</p>,4096,8129,16358,32768,,C,
<p>How many 8 k × 1 RAMs are required to achieve a memory with a word capacity of 8 k and a word length of eight bits?</p>,Eight,Four,Two,One,,A,
<p>The mask ROM is ________.</p>,MOS technology,diode technology,resistor-diode technology,DROM technology,,A,
<p>Which of the following is not a flash memory mode or operation?</p>,Burst,Read,Erase,Programming,,A,
"<p><p>For the given circuit, what is the bit length of the output data word?</p>
<p><img height=""300"" src=""/_files/images/digital-electronics/digital-systems/mcq12_1009_1.gif""/></p></p>",3,4,8,32,,B,
<p>The smallest unit of binary data is the ________.</p>,bit,nibble,byte,word,,A,
<p>Select the statement that best describes the fusible-link PROM.</p>,"user-programmable, one-time programmable","manufacturer-programmable, one-time programmable","user-programmable, reprogrammable","manufacturer-programmable, reprogrammable",,A,
<p>How can UV erasable PROMs be recognized?</p>,There is a small window on the chip.,They will have a small violet dot next to the #1 pin.,"Their part number always starts with a ""U"", such as in U12.","They are not readily identifiable, since they must always be kept under a small cover.",,A,
<p>What part of a Flash memory architecture manages all chip functions?</p>,I/O pins,floating-gate MOSFET,command code,program verify code,,B,
<p>An 8-bit address code can select ________.</p>,8 locations in memory,256 locations in memory,"65,536 locations in memory","131,072 locations in memory",,B,
<p>Eight bits of digital data are normally referred to as a:</p>,group.,byte.,word.,cell.,,B,
<p>Which is not a hard disk performance parameter?</p>,Seek time,Break time,Latency period,Access time,,B,
<p>The ideal memory ________.</p>,has high storage capacity,is nonvolatile,has in-system read and write capacity,has all of the above characteristics,,D,
<p>To which pin on the RAM chip does the address decoder connect in order to signal which memory chip is being accessed?</p>,The address input,The output enable,The chip enable,The data input,,C,
<p>EEPROM stands for ________.</p>,encapsulated electrical programmable read-only memory,elementary electrical programmable read-only memory,electrically erasable programmable read-only memory,elementary erasable programmable read-only memory,,C,
<p>L1 is known as ________.</p>,primary cache,secondary cache,DRAM,SRAM,,A,
<p>Describe the timing diagram of a write operation.</p>,"First the data is set on the data bus and the address is set, then the write pulse stores the data.","First the address is set, then the data is set on the data bus, and finally the read pulse stores the data.","First the write pulse stores the data, then the address is set, and finally the data is set on the data bus.","First the data is set on the data bus, then the write pulse stores the data, and finally the address is set.",,A,
<p>What is the bit storage capacity of a ROM with a 1024 × 8 organization?</p>,1024,2048,4096,8192,,D,
<p>Which of the following is one of the basic characteristics of DRAMs?</p>,DRAMs must have a constantly changing input.,DRAMs must be periodically refreshed in order to be able to retain data.,"DRAMs have a broader ""dynamic"" storage range than other types of memories.",DRAMs are simpler devices than other types of memories.,,B,
<p>The main advantage of semiconductor RAM is its ability to:</p>,retain stored data when power is interrupted or turned off,be written to and read from rapidly,be randomly accessed,be sequentially accessed,,B,
<p>Which of the following describes the action of storing a bit of data in a mask ROM?</p>,A 1 is stored in a bipolar cell by opening the base connection to the address line.,A 0 is stored in a bipolar cell by shorting the base connection to the address line.,A 1 is stored by connecting the gate of a MOS cell to the address line.,A 0 is stored by connecting the gate of a MOS cell to the address line.,,C,
<p>Address decoding for dynamic memory chip control may also be used for:</p>,controlling refresh circuits,read and write control,chip selection and address location,memory mapping,,C,
