$date
	Mon Sep 29 13:12:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var parameter 32 $ tFall_clk_q $end
$var parameter 32 % tRise_clk_q $end
$var parameter 32 & tSetup $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000110 &
b10010110 %
b11001000 $
$end
#0
$dumpvars
x#
0"
x!
$end
#5
0#
#15
0!
1"
#30
0"
#35
1#
#45
1!
1"
#60
0"
#65
0#
#75
0!
1"
#90
0"
#95
1#
#105
1!
1"
#120
0"
#135
1"
#150
0"
#165
1"
#180
0"
#195
1"
#200
