// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device tree for DC-A568-V06 board
 * Dingchang Electronics RK3568 development board
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include "rockchip/rk3568.dtsi"

/ {
	model = "Dingchang DC-A568-V06";
	compatible = "dingchang,dc-a568", "rockchip,rk3568";

	aliases {
		ethernet0 = &gmac0;
		mmc0 = &sdhci;
		mmc1 = &sdmmc0;
		serial2 = &uart2;
	};

	chosen {
		stdout-path = "serial2:1500000n8";
	};

	/* 5V power rail */
	vcc5v0_sys: vcc5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	/* 3.3V power rail */
	vcc3v3_sys: vcc3v3-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc5v0_sys>;
	};

	/* Logic power rail (dummy for now) */
	vdd_logic: vdd-logic {
		compatible = "regulator-fixed";
		regulator-name = "vdd_logic";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <900000>;
	};
};

/* eMMC */
&sdhci {
	bus-width = <8>;
	max-frequency = <200000000>;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_bus8 &emmc_clk &emmc_cmd &emmc_datastrobe>;
	status = "okay";
};

/* SD card */
&sdmmc0 {
	bus-width = <4>;
	cap-sd-highspeed;
	cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>;
	disable-wp;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
	sd-uhs-sdr50;
	vmmc-supply = <&vcc3v3_sys>;
	status = "okay";
};

/* Ethernet - RMII mode on gmac0 */
&gmac0 {
	assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>, <&cru CLK_MAC0_OUT>;
	assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>;
	assigned-clock-rates = <50000000>, <50000000>, <25000000>;
	clock_in_out = "output";
	/* Override clocks to add clk_mac_ref for RMII */
	clocks = <&cru SCLK_GMAC0>, <&cru SCLK_GMAC0_RX_TX>,
		 <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>,
		 <&cru CLK_MAC0_REFOUT>, <&cru ACLK_GMAC0>,
		 <&cru PCLK_GMAC0>, <&cru SCLK_GMAC0_RX_TX>,
		 <&cru CLK_GMAC0_PTP_REF>;
	clock-names = "stmmaceth", "mac_clk_rx",
		      "mac_clk_tx", "clk_mac_ref",
		      "clk_mac_refout", "aclk_mac",
		      "pclk_mac", "clk_mac_speed",
		      "ptp_ref";
	phy-handle = <&rmii_phy0>;
	phy-mode = "rmii";
	phy-supply = <&vcc3v3_sys>;
	pinctrl-names = "default";
	pinctrl-0 = <&gmac0_miim
		     &gmac0_rx_bus2
		     &gmac0_tx_bus2
		     &gmac0_clkinout
		     &eth0_pins>;
	snps,reset-gpio = <&gpio3 RK_PD3 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 20000 100000>;
	tx_delay = <0x3c>;
	rx_delay = <0x2f>;
	status = "okay";

	mdio0 {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;

		rmii_phy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};
};

/* Debug UART */
&uart2 {
	status = "okay";
};
