/*
 * This file is part of the libopencm3 project.
 *
 * Copyright (C) 2011 Gareth McMullin <gareth@blacksphere.co.nz>
 *
 * This library is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Lesser General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public License
 * along with this library.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <string.h>
#include <libopencm3/cm3/common.h>
#include <libopencm3/stm32/tools.h>
#include <libopencm3/stm32/rcc.h>
#include <libopencm3/stm32/gpio.h>
#include <libopencm3/cm3/nvic.h>
#include <libopencm3/usb/usbd.h>
#include <libopencm3/usb/dwc/otg_hs.h>
#include "usb_private.h"
#include "usb_dwc_common.h"

/* Receive FIFO size in 32-bit words. */
#define RX_FIFO_SIZE 512

static usbd_device *stm32f207_usbd_init(void);

static struct _usbd_device usbd_dev;

const struct _usbd_driver stm32f207_usb_driver = {
	.init = stm32f207_usbd_init,
	.set_address = dwc_set_address,
	.ep_setup = dwc_ep_setup,
	.ep_reset = dwc_endpoints_reset,
	.ep_stall_set = dwc_ep_stall_set,
	.ep_stall_get = dwc_ep_stall_get,
	.ep_nak_set = dwc_ep_nak_set,
	.ep_write_packet = dwc_ep_write_packet,
	.ep_read_packet = dwc_ep_read_packet,
	.poll = dwc_poll,
	.disconnect = dwc_disconnect,
	.base_address = USB_OTG_HS_BASE,
	.set_address_before_status = 1,
	.rx_fifo_size = RX_FIFO_SIZE,
};

/** Initialize the USB device controller hardware of the STM32. */
static usbd_device *stm32f207_usbd_init(void)
{
	//return &usbd_dev;
	rcc_periph_clock_enable(RCC_GPIOB);
	gpio_mode_setup(GPIOB, GPIO_MODE_AF, GPIO_PUPD_NONE, GPIO14 | GPIO15);
	gpio_set_output_options(GPIOB, GPIO_OTYPE_PP, GPIO_OSPEED_100MHZ, GPIO14 | GPIO15);
	gpio_set_af(GPIOB, GPIO_AF12, GPIO14 | GPIO15);

	rcc_periph_clock_enable(RCC_OTGPHYC);
	rcc_periph_clock_enable(RCC_OTGHS);
	rcc_periph_clock_enable(RCC_OTGHSULPI);

	// TODO - check the preemption and subpriority, they are unified here
	nvic_set_priority(NVIC_OTG_HS_IRQ, 0);
	//nvic_set_priority(NVIC_OTG_HS_IRQ, 64);
	int i = 0;

	OTG_HS_GAHBCFG &=~ OTG_GAHBCFG_GINT; 
	OTG_HS_GINTSTS = OTG_GINTSTS_MMIS; //???

	OTG_HS_GCCFG &=~ OTG_GCCFG_PWRDWN;
	OTG_HS_GUSBCFG &=~ (OTG_GUSBCFG_TSDPS | OTG_GUSBCFG_ULPIFSLS | OTG_GUSBCFG_PHYSEL);
	OTG_HS_GUSBCFG &=~ (OTG_GUSBCFG_ULPIEVBUSD | OTG_GUSBCFG_ULPIEVBUSI);
	OTG_HS_GUSBCFG &=~ OTG_GUSBCFG_ULPISEL;
	OTG_HS_GCCFG |= OTG_GCCFG_PHYHSEN;

	/* ??? The st header files have this:
	 * #define USB_HS_PHYC_LDO_ENABLE                   USB_HS_PHYC_LDO_DISABLE
	 * ...go figure...
	 */
	OTG_HS_PHYC_LDO |= OTG_PHYC_LDO_DISABLE;
	while (!(OTG_HS_PHYC_LDO & OTG_PHYC_LDO_STATUS))
		;
	/* This setting is for a HSE clock of 25 MHz. */
	OTG_HS_PHYC_PLL1 = 5 << 1;
	OTG_HS_PHYC_TUNE |= 0x00000F13U;
	OTG_HS_PHYC_PLL1 |= OTG_PHYC_PLL1_ENABLE;
	/* 2ms Delay required to get internal phy clock stable */
	HAL_Delay(2U);

	while (!(OTG_HS_GRSTCTL & OTG_GRSTCTL_AHBIDL))
		;

	OTG_HS_GRSTCTL |= OTG_GRSTCTL_CSRST;
	while (OTG_HS_GRSTCTL & OTG_GRSTCTL_CSRST);

	OTG_HS_GUSBCFG &=~ (OTG_GUSBCFG_FHMOD | OTG_GUSBCFG_FDMOD);

	////OTG_HS_GCCFG |= OTG_GCCFG_PWRDWN;//???
	OTG_HS_GUSBCFG |= OTG_GUSBCFG_FDMOD;
	HAL_Delay(50U);

	OTG_HS_DCTL |= OTG_DCTL_SDIS;
	OTG_HS_GCCFG &=~ OTG_GCCFG_VBDEN;

	OTG_HS_GOTGCTL |= OTG_GOTGCTL_BVALOEN;
	OTG_HS_GOTGCTL |= OTG_GOTGCTL_BVALOVAL;

	OTG_HS_PCGCCTL = 0;

	OTG_HS_GRSTCTL = OTG_GRSTCTL_TXFFLSH | (0x10 << 6);
	while (OTG_HS_GRSTCTL & OTG_GRSTCTL_TXFFLSH);
	OTG_HS_GRSTCTL = OTG_GRSTCTL_RXFFLSH;
	while (OTG_HS_GRSTCTL & OTG_GRSTCTL_RXFFLSH);

	/* Clear all pending Device Interrupts */
	OTG_HS_DIEPMSK = 0;
	OTG_HS_DOEPMSK = 0;
	OTG_HS_DAINTMSK = 0;
#if 0
	for (i = 0U; i < 9; i++)
	{
		OTG_HS_DIEPCTL(i) = 0;
		OTG_HS_DIEPTSIZ(i) = 0;
		/* ??? what is this value ??? */
		OTG_HS_DIEPINT(i) = 0xFB7FU;
	}
	for (i = 0U; i < 9; i++)
	{
		OTG_HS_DOEPCTL(i) = 0;
		OTG_HS_DOEPTSIZ(i) = 0;
		OTG_HS_DOEPINT(i) = 0;
	}
#endif
	OTG_HS_GINTMSK = 0;
	/* Clear any pending interrupts */
	OTG_HS_GINTSTS = 0xBFFFFFFFU;
#if 0
	OTG_HS_GINTMSK |= OTG_GINTMSK_RXFLVLM
		| OTG_GINTMSK_USBSUSPM
		| OTG_GINTMSK_USBRST
		| OTG_GINTMSK_ENUMDNEM
		| OTG_GINTMSK_IEPINT
		| OTG_GINTMSK_OEPINT
		| OTG_GINTMSK_IISOOXFRM
		| OTG_GINTMSK_WUIM
		;
#else 

	OTG_HS_GINTMSK = OTG_GINTMSK_ENUMDNEM |
			 OTG_GINTMSK_RXFLVLM |
			 OTG_GINTMSK_IEPINT |
			 OTG_GINTMSK_OEPINT |
			 OTG_GINTMSK_USBSUSPM |
			 OTG_GINTMSK_USBRST |
			 OTG_GINTMSK_WUIM;
#endif

	/* this is redundant - already set above */
	OTG_HS_DCTL |= OTG_DCTL_SDIS;
	HAL_Delay(3U);

	/* maybe redundant - this is the reset value */
	//OTG_HS_GRXFSIZ = 0x400;
	/* try later with a value of 0x400 */
	OTG_HS_GRXFSIZ = 0x200;

	OTG_HS_GNPTXFSIZ = (0x80 << 16) | OTG_HS_GRXFSIZ;

	OTG_HS_DCTL &=~ OTG_DCTL_SDIS;
	HAL_Delay(3U);
	OTG_HS_GAHBCFG |= OTG_GAHBCFG_GINT;

	return &usbd_dev;

#if ORIGINAL_INIT
	rcc_periph_clock_enable(RCC_OTGHS);
	OTG_HS_GINTSTS = OTG_GINTSTS_MMIS;

	OTG_HS_GUSBCFG |= OTG_GUSBCFG_PHYSEL;
	/* Enable VBUS sensing in device mode and power down the PHY. */
	OTG_HS_GCCFG |= OTG_GCCFG_VBUSBSEN | OTG_GCCFG_PWRDWN;

	/* Wait for AHB idle. */
	while (!(OTG_HS_GRSTCTL & OTG_GRSTCTL_AHBIDL));
	/* Do core soft reset. */
	OTG_HS_GRSTCTL |= OTG_GRSTCTL_CSRST;
	while (OTG_HS_GRSTCTL & OTG_GRSTCTL_CSRST);

	/* Force peripheral only mode. */
	OTG_HS_GUSBCFG |= OTG_GUSBCFG_FDMOD | OTG_GUSBCFG_TRDT_MASK;

	/* Full speed device. */
	OTG_HS_DCFG |= OTG_DCFG_DSPD;

	/* Restart the PHY clock. */
	OTG_HS_PCGCCTL = 0;

	OTG_HS_GRXFSIZ = stm32f207_usb_driver.rx_fifo_size;
	usbd_dev.fifo_mem_top = stm32f207_usb_driver.rx_fifo_size;

	/* Unmask interrupts for TX and RX. */
	OTG_HS_GAHBCFG |= OTG_GAHBCFG_GINT;
	OTG_HS_GINTMSK = OTG_GINTMSK_ENUMDNEM |
			 OTG_GINTMSK_RXFLVLM |
			 OTG_GINTMSK_IEPINT |
			 OTG_GINTMSK_USBSUSPM |
			 OTG_GINTMSK_WUIM;
	OTG_HS_DAINTMSK = 0xF;
	OTG_HS_DIEPMSK = OTG_DIEPMSK_XFRCM;

	return &usbd_dev;
#endif

#if TWEAKED_ORIGINAL_INIT
	rcc_periph_clock_enable(RCC_OTGHS);
	OTG_HS_GINTSTS = OTG_GINTSTS_MMIS;

	OTG_HS_GUSBCFG |= OTG_GUSBCFG_PHYSEL;
	/* Enable VBUS sensing in device mode and power down the PHY. */
	OTG_HS_GCCFG |= OTG_GCCFG_VBUSBSEN | OTG_GCCFG_PWRDWN;

	/* Wait for AHB idle. */
	while (!(OTG_HS_GRSTCTL & OTG_GRSTCTL_AHBIDL));
	/* Do core soft reset. */
	OTG_HS_GRSTCTL |= OTG_GRSTCTL_CSRST;
	while (OTG_HS_GRSTCTL & OTG_GRSTCTL_CSRST);

	/* Force peripheral only mode. */
	OTG_HS_GUSBCFG |= OTG_GUSBCFG_FDMOD | OTG_GUSBCFG_TRDT_MASK;

	/* Full speed device. */
	OTG_HS_DCFG |= OTG_DCFG_DSPD;

	/* Restart the PHY clock. */
	OTG_HS_PCGCCTL = 0;

	OTG_HS_GRXFSIZ = stm32f207_usb_driver.rx_fifo_size;
	usbd_dev.fifo_mem_top = stm32f207_usb_driver.rx_fifo_size;

	/* Unmask interrupts for TX and RX. */
	OTG_HS_GAHBCFG |= OTG_GAHBCFG_GINT;
	OTG_HS_GINTMSK = OTG_GINTMSK_ENUMDNEM |
			 OTG_GINTMSK_RXFLVLM |
			 OTG_GINTMSK_IEPINT |
			 OTG_GINTMSK_USBSUSPM |
			 OTG_GINTMSK_WUIM;
	OTG_HS_DAINTMSK = 0xF;
	OTG_HS_DIEPMSK = OTG_DIEPMSK_XFRCM;
#endif
}
