============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 22 2019  02:07:37 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           5    11.732    gscl45nm 
AOI21X1         12    33.790    gscl45nm 
BUFX2           61   143.136    gscl45nm 
DFFSR           51   526.555    gscl45nm 
HAX1            64   300.352    gscl45nm 
INVX1           97   136.566    gscl45nm 
MUX2X1          47   176.457    gscl45nm 
OAI21X1          9    25.342    gscl45nm 
OR2X1            1     2.346    gscl45nm 
XOR2X1           5    23.465    gscl45nm 
-----------------------------------------
total          352  1379.742             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        51  526.555   38.2 
inverter          97  136.566    9.9 
buffer            61  143.136   10.4 
logic            143  573.485   41.6 
-------------------------------------
total            352 1379.742  100.0 

