{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@73:83@HdlStmAssign", "wire ilas_config_start;\nreg ilas_config_valid_i;\nreg [1:0] ilas_config_addr_i;\nreg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;\n\nassign data_ready_n = next_state;\n\nalways @(*) begin\n  next_state = state;\n  if (reset == 1'b0 && prev_was_last == 1'b1) begin\n    if (charisk28[0] != 1'b1 || data[7:5] != 3'h0) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@71:81", "reg next_state;\nreg prev_was_last = 1'b0;\nwire ilas_config_start;\nreg ilas_config_valid_i;\nreg [1:0] ilas_config_addr_i;\nreg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;\n\nassign data_ready_n = next_state;\n\nalways @(*) begin\n  next_state = state;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@70:80", "reg state = STATE_ILAS;\nreg next_state;\nreg prev_was_last = 1'b0;\nwire ilas_config_start;\nreg ilas_config_valid_i;\nreg [1:0] ilas_config_addr_i;\nreg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;\n\nassign data_ready_n = next_state;\n\nalways @(*) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@75:92", "reg [1:0] ilas_config_addr_i;\nreg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;\n\nassign data_ready_n = next_state;\n\nalways @(*) begin\n  next_state = state;\n  if (reset == 1'b0 && prev_was_last == 1'b1) begin\n    if (charisk28[0] != 1'b1 || data[7:5] != 3'h0) begin\n      next_state = STATE_DATA;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= STATE_ILAS;\n  end else begin\n"]], "Diff Content": {"Delete": [[78, "assign data_ready_n = next_state;\n"]], "Add": []}}