
ubuntu-preinstalled/pmap:     file format elf32-littlearm


Disassembly of section .init:

00000d98 <.init>:
 d98:	push	{r3, lr}
 d9c:	bl	2d10 <__assert_fail@plt+0x1c94>
 da0:	pop	{r3, pc}

Disassembly of section .plt:

00000da4 <calloc@plt-0x14>:
     da4:	push	{lr}		; (str lr, [sp, #-4]!)
     da8:	ldr	lr, [pc, #4]	; db4 <calloc@plt-0x4>
     dac:	add	lr, pc, lr
     db0:	ldr	pc, [lr, #8]!
     db4:	andeq	r4, r1, ip, ror #1

00000db8 <calloc@plt>:
     db8:	add	ip, pc, #0, 12
     dbc:	add	ip, ip, #20, 20	; 0x14000
     dc0:	ldr	pc, [ip, #236]!	; 0xec

00000dc4 <strstr@plt>:
     dc4:	add	ip, pc, #0, 12
     dc8:	add	ip, ip, #20, 20	; 0x14000
     dcc:	ldr	pc, [ip, #228]!	; 0xe4

00000dd0 <strcmp@plt>:
     dd0:	add	ip, pc, #0, 12
     dd4:	add	ip, ip, #20, 20	; 0x14000
     dd8:	ldr	pc, [ip, #220]!	; 0xdc

00000ddc <__cxa_finalize@plt>:
     ddc:	add	ip, pc, #0, 12
     de0:	add	ip, ip, #20, 20	; 0x14000
     de4:	ldr	pc, [ip, #212]!	; 0xd4

00000de8 <free@plt>:
     de8:	add	ip, pc, #0, 12
     dec:	add	ip, ip, #20, 20	; 0x14000
     df0:	ldr	pc, [ip, #204]!	; 0xcc

00000df4 <fgets@plt>:
     df4:	add	ip, pc, #0, 12
     df8:	add	ip, ip, #20, 20	; 0x14000
     dfc:	ldr	pc, [ip, #196]!	; 0xc4

00000e00 <ferror@plt>:
     e00:	add	ip, pc, #0, 12
     e04:	add	ip, ip, #20, 20	; 0x14000
     e08:	ldr	pc, [ip, #188]!	; 0xbc

00000e0c <_exit@plt>:
     e0c:	add	ip, pc, #0, 12
     e10:	add	ip, ip, #20, 20	; 0x14000
     e14:	ldr	pc, [ip, #180]!	; 0xb4

00000e18 <shmget@plt>:
     e18:	add	ip, pc, #0, 12
     e1c:	add	ip, ip, #20, 20	; 0x14000
     e20:	ldr	pc, [ip, #172]!	; 0xac

00000e24 <dcgettext@plt>:
     e24:			; <UNDEFINED> instruction: 0xe7fd4778
     e28:	add	ip, pc, #0, 12
     e2c:	add	ip, ip, #20, 20	; 0x14000
     e30:	ldr	pc, [ip, #160]!	; 0xa0

00000e34 <strdup@plt>:
     e34:	add	ip, pc, #0, 12
     e38:	add	ip, ip, #20, 20	; 0x14000
     e3c:	ldr	pc, [ip, #152]!	; 0x98

00000e40 <__stack_chk_fail@plt>:
     e40:	add	ip, pc, #0, 12
     e44:	add	ip, ip, #20, 20	; 0x14000
     e48:	ldr	pc, [ip, #144]!	; 0x90

00000e4c <textdomain@plt>:
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #20, 20	; 0x14000
     e54:	ldr	pc, [ip, #136]!	; 0x88

00000e58 <shmat@plt>:
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #20, 20	; 0x14000
     e60:	ldr	pc, [ip, #128]!	; 0x80

00000e64 <perror@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #20, 20	; 0x14000
     e6c:	ldr	pc, [ip, #120]!	; 0x78

00000e70 <fwrite@plt>:
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #20, 20	; 0x14000
     e78:	ldr	pc, [ip, #112]!	; 0x70

00000e7c <__strcpy_chk@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #20, 20	; 0x14000
     e84:	ldr	pc, [ip, #104]!	; 0x68

00000e88 <__fpending@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #20, 20	; 0x14000
     e90:	ldr	pc, [ip, #96]!	; 0x60

00000e94 <shmctl@plt>:
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #20, 20	; 0x14000
     e9c:	ldr	pc, [ip, #88]!	; 0x58

00000ea0 <error@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #20, 20	; 0x14000
     ea8:	ldr	pc, [ip, #80]!	; 0x50

00000eac <getenv@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #20, 20	; 0x14000
     eb4:	ldr	pc, [ip, #72]!	; 0x48

00000eb8 <puts@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #20, 20	; 0x14000
     ec0:	ldr	pc, [ip, #64]!	; 0x40

00000ec4 <malloc@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #20, 20	; 0x14000
     ecc:	ldr	pc, [ip, #56]!	; 0x38

00000ed0 <__libc_start_main@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #20, 20	; 0x14000
     ed8:	ldr	pc, [ip, #48]!	; 0x30

00000edc <__gmon_start__@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #20, 20	; 0x14000
     ee4:	ldr	pc, [ip, #40]!	; 0x28

00000ee8 <freopen64@plt>:
     ee8:	add	ip, pc, #0, 12
     eec:	add	ip, ip, #20, 20	; 0x14000
     ef0:	ldr	pc, [ip, #32]!

00000ef4 <getopt_long@plt>:
     ef4:	add	ip, pc, #0, 12
     ef8:	add	ip, ip, #20, 20	; 0x14000
     efc:	ldr	pc, [ip, #24]!

00000f00 <__ctype_b_loc@plt>:
     f00:	add	ip, pc, #0, 12
     f04:	add	ip, ip, #20, 20	; 0x14000
     f08:	ldr	pc, [ip, #16]!

00000f0c <exit@plt>:
     f0c:	add	ip, pc, #0, 12
     f10:	add	ip, ip, #20, 20	; 0x14000
     f14:	ldr	pc, [ip, #8]!

00000f18 <strtoul@plt>:
     f18:	add	ip, pc, #0, 12
     f1c:	add	ip, ip, #20, 20	; 0x14000
     f20:	ldr	pc, [ip, #0]!

00000f24 <strlen@plt>:
     f24:	add	ip, pc, #0, 12
     f28:	add	ip, ip, #77824	; 0x13000
     f2c:	ldr	pc, [ip, #4088]!	; 0xff8

00000f30 <strchr@plt>:
     f30:			; <UNDEFINED> instruction: 0xe7fd4778
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #4076]!	; 0xfec

00000f40 <__errno_location@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f4c <snprintf@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #4060]!	; 0xfdc

00000f58 <__cxa_atexit@plt>:
     f58:			; <UNDEFINED> instruction: 0xe7fd4778
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #77824	; 0x13000
     f64:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f68 <__isoc99_sscanf@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #77824	; 0x13000
     f70:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f74 <memset@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #77824	; 0x13000
     f7c:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f80 <putchar@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #77824	; 0x13000
     f88:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f8c <__printf_chk@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #77824	; 0x13000
     f94:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f98 <closeproc@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #77824	; 0x13000
     fa0:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fa4 <__fprintf_chk@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #77824	; 0x13000
     fac:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fb0 <shmdt@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #3992]!	; 0xf98

00000fbc <fclose@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #3984]!	; 0xf90

00000fc8 <strtok@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #3976]!	; 0xf88

00000fd4 <escape_command@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #3968]!	; 0xf80

00000fe0 <setlocale@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #3960]!	; 0xf78

00000fec <strrchr@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #3952]!	; 0xf70

00000ff8 <readproc@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #3944]!	; 0xf68

00001004 <openproc@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #3936]!	; 0xf60

00001010 <fputc@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3928]!	; 0xf58

0000101c <putc@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3920]!	; 0xf50

00001028 <fopen64@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3912]!	; 0xf48

00001034 <bindtextdomain@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3904]!	; 0xf40

00001040 <fseek@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3896]!	; 0xf38

0000104c <fputs@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3888]!	; 0xf30

00001058 <strncmp@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #77824	; 0x13000
    1060:	ldr	pc, [ip, #3880]!	; 0xf28

00001064 <abort@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3872]!	; 0xf20

00001070 <__snprintf_chk@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #77824	; 0x13000
    1078:	ldr	pc, [ip, #3864]!	; 0xf18

0000107c <__assert_fail@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #77824	; 0x13000
    1084:	ldr	pc, [ip, #3856]!	; 0xf10

Disassembly of section .text:

00001088 <.text>:
    1088:	svcmi	0x00f0e92d
    108c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    1090:	strmi	r8, [r5], -sl, lsl #22
    1094:	blcs	ff13f418 <__assert_fail@plt+0xff13e39c>
    1098:			; <UNDEFINED> instruction: 0xf8df2006
    109c:	ldrbtmi	r3, [sl], #-3012	; 0xfffff43c
    10a0:	blge	ff03f424 <__assert_fail@plt+0xff03e3a8>
    10a4:	ldclpl	6, cr15, [r4, #-692]!	; 0xfffffd4c
    10a8:	blne	fef3f42c <__assert_fail@plt+0xfef3e3b0>
    10ac:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    10b0:	blcs	fee3f434 <__assert_fail@plt+0xfee3e3b8>
    10b4:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    10b8:	stclcc	8, cr15, [ip, #-820]!	; 0xfffffccc
    10bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    10c0:	blcc	feb3f444 <__assert_fail@plt+0xfeb3e3c8>
    10c4:	blvs	feb3f448 <__assert_fail@plt+0xfeb3e3cc>
    10c8:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    10cc:	andls	r4, pc, #2113929216	; 0x7e000000
    10d0:			; <UNDEFINED> instruction: 0xf85a6812
    10d4:	andsvs	r3, sl, r3
    10d8:	svc	0x0082f7ff
    10dc:	blne	fe63f460 <__assert_fail@plt+0xfe63e3e4>
    10e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    10e4:	svc	0x00a6f7ff
    10e8:			; <UNDEFINED> instruction: 0xf7ff4630
    10ec:			; <UNDEFINED> instruction: 0xf8dfeeb0
    10f0:	andcs	r1, r5, #140, 22	; 0x23000
    10f4:	ldrbtmi	r2, [r9], #-0
    10f8:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
    10fc:	blcc	fe03f480 <__assert_fail@plt+0xfe03e404>
    1100:	blne	fe03f484 <__assert_fail@plt+0xfe03e408>
    1104:			; <UNDEFINED> instruction: 0xf85a2205
    1108:	ldrbtmi	r3, [r9], #-3
    110c:			; <UNDEFINED> instruction: 0x4606931e
    1110:	andsvs	r2, lr, r0
    1114:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1118:	blcc	1b3f49c <__assert_fail@plt+0x1b3e420>
    111c:			; <UNDEFINED> instruction: 0xf8df2205
    1120:			; <UNDEFINED> instruction: 0xf85a1b6c
    1124:	ldrbtmi	r3, [r9], #-3
    1128:			; <UNDEFINED> instruction: 0x46069318
    112c:	andsvs	r2, lr, r0
    1130:	mrc	7, 3, APSR_nzcv, cr10, cr15, {7}
    1134:	blcc	163f4b8 <__assert_fail@plt+0x163e43c>
    1138:			; <UNDEFINED> instruction: 0xf8df2205
    113c:			; <UNDEFINED> instruction: 0xf85a1b58
    1140:	ldrbtmi	r3, [r9], #-3
    1144:			; <UNDEFINED> instruction: 0x46069319
    1148:	andsvs	r2, lr, r0
    114c:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1150:	blcc	113f4d4 <__assert_fail@plt+0x113e458>
    1154:			; <UNDEFINED> instruction: 0xf8df2205
    1158:			; <UNDEFINED> instruction: 0xf85a1b44
    115c:	ldrbtmi	r3, [r9], #-3
    1160:			; <UNDEFINED> instruction: 0x4606931a
    1164:	andsvs	r2, lr, r0
    1168:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
    116c:	blcc	c3f4f0 <__assert_fail@plt+0xc3e474>
    1170:			; <UNDEFINED> instruction: 0xf8df2205
    1174:			; <UNDEFINED> instruction: 0xf85a1b30
    1178:	ldrbtmi	r3, [r9], #-3
    117c:			; <UNDEFINED> instruction: 0x4606931b
    1180:	andsvs	r2, lr, r0
    1184:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
    1188:	blcc	73f50c <__assert_fail@plt+0x73e490>
    118c:			; <UNDEFINED> instruction: 0xf8df2205
    1190:			; <UNDEFINED> instruction: 0xf85a1b1c
    1194:	ldrbtmi	r3, [r9], #-3
    1198:			; <UNDEFINED> instruction: 0x4606931c
    119c:	andsvs	r2, lr, r0
    11a0:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    11a4:	blcc	23f528 <__assert_fail@plt+0x23e4ac>
    11a8:			; <UNDEFINED> instruction: 0xf8df2205
    11ac:			; <UNDEFINED> instruction: 0xf85a1b08
    11b0:	ldrbtmi	r3, [r9], #-3
    11b4:			; <UNDEFINED> instruction: 0x4606931f
    11b8:	andsvs	r2, lr, r0
    11bc:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    11c0:	bcc	ffd3f544 <__assert_fail@plt+0xffd3e4c8>
    11c4:			; <UNDEFINED> instruction: 0xf8df2205
    11c8:			; <UNDEFINED> instruction: 0xf85a1af4
    11cc:	ldrbtmi	r3, [r9], #-3
    11d0:	strmi	r9, [r6], -r0, lsr #6
    11d4:	andsvs	r2, lr, r0
    11d8:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    11dc:	bcc	ff83f560 <__assert_fail@plt+0xff83e4e4>
    11e0:			; <UNDEFINED> instruction: 0xf8df2205
    11e4:			; <UNDEFINED> instruction: 0xf85a1ae0
    11e8:	ldrbtmi	r3, [r9], #-3
    11ec:	strmi	r9, [r6], -r3, lsr #6
    11f0:	andsvs	r2, lr, r0
    11f4:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    11f8:	bcs	ff33f57c <__assert_fail@plt+0xff33e500>
    11fc:	bcc	ff33f580 <__assert_fail@plt+0xff33e504>
    1200:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1204:	andsvs	r9, r0, r2, lsr #4
    1208:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    120c:			; <UNDEFINED> instruction: 0xf9f2f002
    1210:	vpadd.f32	d18, d0, d1
    1214:			; <UNDEFINED> instruction: 0xf8df827a
    1218:			; <UNDEFINED> instruction: 0xf04f7ab8
    121c:			; <UNDEFINED> instruction: 0xf8df0900
    1220:			; <UNDEFINED> instruction: 0xf8df6ab4
    1224:	ldrbtmi	r3, [pc], #-2740	; 122c <__assert_fail@plt+0x1b0>
    1228:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
    122c:			; <UNDEFINED> instruction: 0x46219310
    1230:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1234:			; <UNDEFINED> instruction: 0x4632463b
    1238:			; <UNDEFINED> instruction: 0xf8cd4628
    123c:			; <UNDEFINED> instruction: 0xf7ff8000
    1240:	mcrrne	14, 5, lr, r1, cr10
    1244:	tsthi	fp, r0	; <UNPREDICTABLE>
    1248:	ldmdacs	r7!, {r0, r6, fp, ip, sp}
    124c:	subshi	pc, sp, #0, 4
    1250:			; <UNDEFINED> instruction: 0xf010e8df
    1254:	subseq	r0, fp, #177	; 0xb1
    1258:	subseq	r0, fp, #164	; 0xa4
    125c:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1260:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1264:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1268:	subseq	r0, fp, #-1342177275	; 0xb0000005
    126c:	addseq	r0, r7, fp, asr r2
    1270:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1274:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1278:	subseq	r0, fp, #-1342177275	; 0xb0000005
    127c:	rsbseq	r0, r3, fp, asr r2
    1280:	rsbeq	r0, ip, fp, asr r2
    1284:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1288:	subseq	r0, fp, #-1342177275	; 0xb0000005
    128c:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1290:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1294:	subseq	r0, fp, #-1342177275	; 0xb0000005
    1298:	subseq	r0, pc, r6, rrx
    129c:	subseq	r0, fp, #-1342177275	; 0xb0000005
    12a0:	sbfxeq	r0, fp, #4, #10
    12a4:	subseq	r0, fp, #-1342177275	; 0xb0000005
    12a8:	subseq	r0, fp, #-1342177275	; 0xb0000005
    12ac:	subseq	r0, r8, fp, asr r2
    12b0:	subseq	r0, r3, fp, asr r2
    12b4:	eorseq	r0, pc, ip, asr #32
    12b8:	subseq	r0, fp, #-1342177275	; 0xb0000005
    12bc:	subseq	r0, fp, #-1342177275	; 0xb0000005
    12c0:	eorseq	r0, r8, fp, asr r2
    12c4:	bcc	53f648 <__assert_fail@plt+0x53e5cc>
    12c8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12cc:	ldrbcs	pc, [r0], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    12d0:			; <UNDEFINED> instruction: 0xf8dfe7ad
    12d4:	andcs	r1, r5, #12, 20	; 0xc000
    12d8:	ldrbtmi	r2, [r9], #-0
    12dc:	stc	7, cr15, [r4, #1020]!	; 0x3fc
    12e0:	strmi	r2, [r2], -r0, lsl #2
    12e4:			; <UNDEFINED> instruction: 0xf7ff4608
    12e8:	sbfx	lr, ip, #27, #1
    12ec:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12f4:	ldrbcs	pc, [r8], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    12f8:	bls	43b164 <__assert_fail@plt+0x43a0e8>
    12fc:			; <UNDEFINED> instruction: 0xf8c22301
    1300:	ldr	r3, [r4, ip, ror #8]
    1304:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1308:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    130c:	strbtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
    1310:			; <UNDEFINED> instruction: 0xf8dfe78d
    1314:	andcs	r3, r1, #216, 18	; 0x360000
    1318:			; <UNDEFINED> instruction: 0xf8c3447b
    131c:			; <UNDEFINED> instruction: 0xe7862454
    1320:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1324:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1328:			; <UNDEFINED> instruction: 0xe780605a
    132c:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1330:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1334:	andsvs	r3, r3, r1, lsl #6
    1338:			; <UNDEFINED> instruction: 0xf8dfe779
    133c:	andcs	r1, r5, #188, 18	; 0x2f0000
    1340:	andsls	r2, r6, r0
    1344:			; <UNDEFINED> instruction: 0xf7ff4479
    1348:	blls	3fc910 <__assert_fail@plt+0x3fb894>
    134c:			; <UNDEFINED> instruction: 0xf8df681a
    1350:	ldrbtmi	r3, [fp], #-2476	; 0xfffff654
    1354:	andcs	r4, r1, r1, lsl #12
    1358:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    135c:	stmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1360:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1368:			; <UNDEFINED> instruction: 0xf8dd681a
    136c:	subsmi	r3, sl, ip, ror #26
    1370:	ldrbhi	pc, [lr], #-65	; 0xffffffbf	; <UNPREDICTABLE>
    1374:			; <UNDEFINED> instruction: 0xf60d9816
    1378:	ldc	13, cr5, [sp], #464	; 0x1d0
    137c:	pop	{r1, r3, r8, r9, fp, pc}
    1380:			; <UNDEFINED> instruction: 0xf8df8ff0
    1384:	smlabbcs	r1, r0, r9, r2
    1388:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    138c:			; <UNDEFINED> instruction: 0xf8c2447a
    1390:			; <UNDEFINED> instruction: 0xf85a1468
    1394:			; <UNDEFINED> instruction: 0xf8d33003
    1398:	strb	r9, [r8, -r0]
    139c:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13a0:			; <UNDEFINED> instruction: 0xf8df2101
    13a4:	ldrbtmi	r3, [sl], #-2404	; 0xfffff69c
    13a8:	strbtne	pc, [r0], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
    13ac:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    13b0:	ldrdls	pc, [r0], -r3
    13b4:			; <UNDEFINED> instruction: 0xf8dfe73b
    13b8:			; <UNDEFINED> instruction: 0xf85a3950
    13bc:	ldmdavs	fp, {r0, r1, ip, sp}
    13c0:	blcs	2600c <__assert_fail@plt+0x24f90>
    13c4:			; <UNDEFINED> instruction: 0x4618d035
    13c8:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    13cc:	stmdacs	r0, {r7, r9, sl, lr}
    13d0:	strthi	pc, [r8], #-1
    13d4:	subls	r2, r0, ip, lsr #2
    13d8:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    13dc:	blvc	fe03e818 <__assert_fail@plt+0xfe03d79c>
    13e0:	stmdacs	r0, {r1, r6, r8, r9, fp, sp, pc}
    13e4:	adchi	pc, r7, r0
    13e8:	tstcs	r0, r2, asr #24
    13ec:	andvc	r6, r1, sl, lsl r0
    13f0:	mulcs	r0, r8, r8
    13f4:	ldmdavs	sl, {r1, r4, r5, r8, fp, ip, sp, pc}
    13f8:	bllt	165f444 <__assert_fail@plt+0x165e3c8>
    13fc:			; <UNDEFINED> instruction: 0xf7ff4640
    1400:			; <UNDEFINED> instruction: 0xe714ecf4
    1404:			; <UNDEFINED> instruction: 0x46592210
    1408:	tstls	r2, #64, 12	; 0x4000000
    140c:	stc	7, cr15, [r4, #1020]	; 0x3fc
    1410:			; <UNDEFINED> instruction: 0xf8df9b12
    1414:	ldmdavs	sl, {r2, r3, r4, r5, r6, r7, fp, ip}
    1418:			; <UNDEFINED> instruction: 0xf8924479
    141c:			; <UNDEFINED> instruction: 0xf8c1c000
    1420:			; <UNDEFINED> instruction: 0xf1bc045c
    1424:	tstle	r5, r0, lsl #30
    1428:	ldrdcc	pc, [r0], -fp
    142c:	blcs	1f4a0 <__assert_fail@plt+0x1e424>
    1430:			; <UNDEFINED> instruction: 0xf8dfd0e4
    1434:	andcs	r1, r5, #224, 16	; 0xe00000
    1438:	ldrbtmi	r2, [r9], #-0
    143c:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1440:	tstcs	r0, r1, lsl sl
    1444:			; <UNDEFINED> instruction: 0xf8df9200
    1448:	ldrbtmi	r2, [sl], #-2256	; 0xfffff730
    144c:	andcs	r4, r1, r3, lsl #12
    1450:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1454:			; <UNDEFINED> instruction: 0x46194610
    1458:	tstls	r2, #16, 4
    145c:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1460:	ldrdne	pc, [r0], -fp
    1464:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1468:	ldrbtmi	r7, [sl], #-2057	; 0xfffff7f7
    146c:	stmdbcs	r0, {r4, r6, sp, lr}
    1470:	blls	4b5bf4 <__assert_fail@plt+0x4b4b78>
    1474:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
    1478:	adcsle	r2, pc, r0, lsl #22
    147c:			; <UNDEFINED> instruction: 0xf8dfe7d9
    1480:			; <UNDEFINED> instruction: 0xf8df28a0
    1484:	ldrbtmi	ip, [sl], #-2208	; 0xfffff760
    1488:	strbtvs	pc, [r0], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    148c:			; <UNDEFINED> instruction: 0xf8d26851
    1490:	ldrtmi	r3, [r1], #-1108	; 0xfffffbac
    1494:	strmi	r9, [fp], #-273	; 0xfffffeef
    1498:	andne	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    149c:	strbteq	pc, [r4], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    14a0:	strbtvc	pc, [r8], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    14a4:	bl	e58ec <__assert_fail@plt+0xe4870>
    14a8:			; <UNDEFINED> instruction: 0xf8d20c00
    14ac:	ldrtmi	r1, [ip], #1104	; 0x450
    14b0:	strmi	r6, [ip], #2067	; 0x813
    14b4:	ldmdbls	r0, {r1, r2, r3, r7, r9, sl, lr}
    14b8:	svclt	0x000c4543
    14bc:			; <UNDEFINED> instruction: 0xf10c4663
    14c0:	blcs	420cc <__assert_fail@plt+0x41050>
    14c4:	ldrdlt	pc, [r0], -r1
    14c8:	streq	lr, [fp, #-2981]	; 0xfffff45b
    14cc:			; <UNDEFINED> instruction: 0x83a6f301
    14d0:	movweq	lr, #31312	; 0x7a50
    14d4:			; <UNDEFINED> instruction: 0xf8d2d032
    14d8:			; <UNDEFINED> instruction: 0xf8d23458
    14dc:	tstmi	r3, #108, 8	; 0x6c000000
    14e0:			; <UNDEFINED> instruction: 0xf0419316
    14e4:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, pc}
    14e8:	adcshi	pc, r2, r0
    14ec:	vpadd.f32	d2, d1, d0
    14f0:	svccs	0x0000837e
    14f4:	adcshi	pc, r2, r0, asr #32
    14f8:	stc2l	0, cr15, [lr], #-4
    14fc:	stmdacs	r0, {r2, r9, sl, lr}
    1500:	adchi	pc, r3, r0
    1504:	ldc2l	0, cr15, [r6, #4]
    1508:	strtmi	r4, [r0], -r5, lsl #12
    150c:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1510:	sfmcs	f2, 4, [r0, #-20]	; 0xffffffec
    1514:	cmnhi	r3, #1	; <UNPREDICTABLE>
    1518:			; <UNDEFINED> instruction: 0xf8df9c16
    151c:	strtmi	r1, [r0], -ip, lsl #16
    1520:			; <UNDEFINED> instruction: 0xf7ff4479
    1524:	blls	3fc734 <__assert_fail@plt+0x3fb6b8>
    1528:	ldmdavs	fp, {r0, r5, r9, sl, lr}
    152c:	strtmi	r4, [r0], -r2, lsl #12
    1530:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1534:			; <UNDEFINED> instruction: 0xf8c3e712
    1538:	ldrb	r8, [r9, -r0]
    153c:	vpadd.f32	d18, d1, d0
    1540:	mcrcs	3, 0, r8, cr0, cr10, {2}
    1544:	addshi	pc, sp, r0
    1548:	ubfxcc	pc, pc, #17, #1
    154c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1550:			; <UNDEFINED> instruction: 0xf1b9605a
    1554:	rsbsle	r0, r8, r0, lsl #30
    1558:			; <UNDEFINED> instruction: 0x17d4f8df
    155c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    1560:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1564:	stmdacs	r0, {r7, r9, sl, lr}
    1568:	movwcs	sp, #87	; 0x57
    156c:	ldrmi	r9, [r9], pc, lsl #6
    1570:			; <UNDEFINED> instruction: 0x37c0f8df
    1574:	strbpl	pc, [r4, -sp, lsl #4]!	; <UNPREDICTABLE>
    1578:	subge	pc, r0, sp, asr #17
    157c:	tstls	r2, #2063597568	; 0x7b000000
    1580:	sbfxcc	pc, pc, #17, #21
    1584:	ldrbtmi	r4, [fp], #-1706	; 0xfffff956
    1588:	bcc	43cdb0 <__assert_fail@plt+0x43bd34>
    158c:	sbfxcc	pc, pc, #17, #13
    1590:	tstls	r3, #2063597568	; 0x7b000000
    1594:	vmax.s8	q10, q0, q1
    1598:	ldrtmi	r4, [r8], -r1, lsl #2
    159c:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    15a0:			; <UNDEFINED> instruction: 0xf0012800
    15a4:	ldrtmi	r8, [r8], -sp, rrx
    15a8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    15ac:	ldc	7, cr15, [sl], #1020	; 0x3fc
    15b0:	sqtnesm	f3, f0
    15b4:	bcs	2989a4 <__assert_fail@plt+0x297928>
    15b8:	ldrhi	pc, [r0, r0]!
    15bc:	svcvs	0x0080f5b0
    15c0:	tsthi	ip, r1	; <UNPREDICTABLE>
    15c4:			; <UNDEFINED> instruction: 0x463e783b
    15c8:	andle	r2, r1, r9, lsl #22
    15cc:	tstle	r5, r0, lsr #22
    15d0:	svccc	0x0001f816
    15d4:	svclt	0x00182b09
    15d8:	rscsle	r2, r9, r0, lsr #22
    15dc:	sbcsle	r2, r9, r3, lsr #22
    15e0:	sbcsle	r2, r7, r0, lsl #22
    15e4:			; <UNDEFINED> instruction: 0xf0012b5b
    15e8:	blls	3e1878 <__assert_fail@plt+0x3e07fc>
    15ec:			; <UNDEFINED> instruction: 0xf0002b02
    15f0:	blcs	e35ec <__assert_fail@plt+0xe2570>
    15f4:	strbhi	pc, [r5, r0]	; <UNPREDICTABLE>
    15f8:	sbcle	r2, fp, r1, lsl #22
    15fc:			; <UNDEFINED> instruction: 0x1740f8df
    1600:	andcs	r2, r0, r5, lsl #4
    1604:	ldrbtmi	r9, [r9], #-15
    1608:	stc	7, cr15, [lr], {255}	; 0xff
    160c:	strbmi	r2, [fp], -r0, lsl #2
    1610:	strmi	r4, [r8], -r2, lsl #12
    1614:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1618:			; <UNDEFINED> instruction: 0xf8dfe7bc
    161c:	andcs	r3, r5, #40, 14	; 0xa00000
    1620:			; <UNDEFINED> instruction: 0xf8d3447b
    1624:	cfstrscs	mvf4, [r0], {96}	; 0x60
    1628:	sbcshi	pc, lr, #65	; 0x41
    162c:			; <UNDEFINED> instruction: 0x1718f8df
    1630:			; <UNDEFINED> instruction: 0xf7ff4479
    1634:	blls	3fc624 <__assert_fail@plt+0x3fb5a8>
    1638:	ldmdavs	fp, {r0, r5, r9, sl, lr}
    163c:	strtmi	r4, [r0], -r2, lsl #12
    1640:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1644:			; <UNDEFINED> instruction: 0xf7ff4648
    1648:	movwcs	lr, #7120	; 0x1bd0
    164c:	pkhbt	r9, r5, r6, lsl #6
    1650:			; <UNDEFINED> instruction: 0xf43f2f00
    1654:	stccs	15, cr10, [r0, #-460]	; 0xfffffe34
    1658:	sbchi	pc, r9, #67108864	; 0x4000000
    165c:			; <UNDEFINED> instruction: 0xf0014648
    1660:	andcs	pc, r5, #2624	; 0xa40
    1664:			; <UNDEFINED> instruction: 0xf0012800
    1668:			; <UNDEFINED> instruction: 0xf8df82d6
    166c:	andcs	r1, r0, r0, ror #13
    1670:			; <UNDEFINED> instruction: 0xf7ff4479
    1674:	ldrdcs	lr, [r0, -sl]
    1678:	strmi	r4, [r8], -r2, lsl #12
    167c:	ldc	7, cr15, [r0], {255}	; 0xff
    1680:	blls	47b038 <__assert_fail@plt+0x479fbc>
    1684:			; <UNDEFINED> instruction: 0xf0402b00
    1688:			; <UNDEFINED> instruction: 0xf06f85a4
    168c:	addsmi	r4, sp, #96, 6	; 0x80000001
    1690:	sbcshi	pc, fp, #268435464	; 0x10000008
    1694:	adceq	r3, sp, r1, lsl #10
    1698:			; <UNDEFINED> instruction: 0xf7ff4628
    169c:	eorls	lr, r7, r4, lsl ip
    16a0:			; <UNDEFINED> instruction: 0xf0012800
    16a4:			; <UNDEFINED> instruction: 0xf85482cb
    16a8:	bl	11d75c <__assert_fail@plt+0x11c6e0>
    16ac:	svccs	0x0000048b
    16b0:	addhi	pc, r2, #1
    16b4:			; <UNDEFINED> instruction: 0x6698f8df
    16b8:			; <UNDEFINED> instruction: 0xf8dd2300
    16bc:	stclge	0, cr9, [r2, #-624]	; 0xfffffd90
    16c0:			; <UNDEFINED> instruction: 0x4698447e
    16c4:	ldmibvc	fp!, {r1, r2, r4, sp, lr, pc}
    16c8:	blcs	250390 <__assert_fail@plt+0x24f314>
    16cc:			; <UNDEFINED> instruction: 0x3706bf98
    16d0:	ldrtmi	sp, [r8], -sp, lsl #16
    16d4:	strtmi	r2, [r9], -r0, lsl #4
    16d8:	ldc	7, cr15, [lr], {255}	; 0xff
    16dc:	ldcle	8, cr2, [r4, #-0]
    16e0:	ldmdavc	fp, {r0, r1, r3, r5, fp, sp, lr}
    16e4:			; <UNDEFINED> instruction: 0xf849b98b
    16e8:			; <UNDEFINED> instruction: 0xf1080028
    16ec:			; <UNDEFINED> instruction: 0xf8540801
    16f0:	orrlt	r7, pc, r4, lsl #30
    16f4:	ldrtmi	r2, [r9], -r6, lsl #4
    16f8:			; <UNDEFINED> instruction: 0xf7ff4630
    16fc:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    1700:	ldmdavc	fp!, {r0, r5, r6, r7, ip, lr, pc}
    1704:	blcs	2503cc <__assert_fail@plt+0x24f350>
    1708:			; <UNDEFINED> instruction: 0xf8dfd9e3
    170c:			; <UNDEFINED> instruction: 0xf85a3648
    1710:	ldmdavs	r8, {r0, r1, ip, sp}
    1714:	blx	fec3d722 <__assert_fail@plt+0xfec3c6a6>
    1718:	addshi	pc, r8, sp, asr #17
    171c:			; <UNDEFINED> instruction: 0x3638f8df
    1720:			; <UNDEFINED> instruction: 0x1638f8df
    1724:			; <UNDEFINED> instruction: 0x0638f8df
    1728:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    172c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1730:	movwls	r6, #63514	; 0xf81a
    1734:	bl	ff63f738 <__assert_fail@plt+0xff63e6bc>
    1738:			; <UNDEFINED> instruction: 0xf0002800
    173c:	vhadd.s8	d24, d16, d10
    1740:			; <UNDEFINED> instruction: 0x212a32b6
    1744:			; <UNDEFINED> instruction: 0xf7ff2000
    1748:	strmi	lr, [r3], -r8, ror #22
    174c:	andsls	r3, r1, r1, lsl #6
    1750:	vst4.16	{d29-d32}, [pc :256]
    1754:	smlabbcs	r0, r0, r2, r5
    1758:	bl	1fbf75c <__assert_fail@plt+0x1fbe6e0>
    175c:	movwcc	r4, #5635	; 0x1603
    1760:	rsble	r9, r2, r0, lsl r0
    1764:	ldrblt	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1768:	strbtne	pc, [r8], #-1549	; 0xfffff9f3	; <UNPREDICTABLE>
    176c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1770:	subge	pc, r8, sp, asr #17
    1774:	blls	3d2b68 <__assert_fail@plt+0x3d1aec>
    1778:	orrvc	pc, r0, pc, asr #8
    177c:	ldmdavs	sl, {r5, r9, sl, lr}
    1780:	bl	e3f784 <__assert_fail@plt+0xe3e708>
    1784:			; <UNDEFINED> instruction: 0xf0012800
    1788:	mrcge	0, 1, r8, cr12, cr1, {1}
    178c:			; <UNDEFINED> instruction: 0xf10dab42
    1790:	movwls	r0, #19196	; 0x4afc
    1794:	blge	102d494 <__assert_fail@plt+0x102c418>
    1798:	stmdapl	r4!, {r0, r2, r3, r9, ip, sp, lr, pc}^
    179c:	ldrtmi	r9, [r2], -r1, lsl #6
    17a0:			; <UNDEFINED> instruction: 0x4659ab3d
    17a4:			; <UNDEFINED> instruction: 0xf8cd4620
    17a8:	strls	sl, [r2, -ip]
    17ac:	andhi	pc, r0, sp, asr #17
    17b0:	bl	ff6bf7b4 <__assert_fail@plt+0xff6be738>
    17b4:	ldclle	8, cr2, [lr, #20]
    17b8:	strtmi	r2, [r0], -sl, lsl #2
    17bc:	bl	feebf7c0 <__assert_fail@plt+0xfeebe744>
    17c0:	movwcs	fp, #264	; 0x108
    17c4:	stmdavc	r5!, {r0, r1, ip, sp, lr}
    17c8:			; <UNDEFINED> instruction: 0xf7ffb16d
    17cc:			; <UNDEFINED> instruction: 0x4623eb9a
    17d0:			; <UNDEFINED> instruction: 0xf8316801
    17d4:	ldrbeq	r2, [r2], #-21	; 0xffffffeb
    17d8:			; <UNDEFINED> instruction: 0xf883bf58
    17dc:			; <UNDEFINED> instruction: 0xf8139000
    17e0:	stccs	15, cr5, [r0, #-4]
    17e4:	ldmdavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    17e8:	addsmi	r9, sl, #16, 20	; 0x10000
    17ec:	ldmdavs	fp!, {r0, r1, r6, r7, r8, r9, ip, lr, pc}
    17f0:	bicle	r2, r0, r0, lsl #22
    17f4:	mulcc	r3, r8, r8
    17f8:			; <UNDEFINED> instruction: 0xd1bc2b73
    17fc:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1800:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1804:	b	ff7bf808 <__assert_fail@plt+0xff7be78c>
    1808:	adcsle	r2, r4, r0, lsl #16
    180c:			; <UNDEFINED> instruction: 0xf8df46d0
    1810:			; <UNDEFINED> instruction: 0xf8d8355c
    1814:			; <UNDEFINED> instruction: 0xf8dd2000
    1818:	ldrbtmi	sl, [fp], #-72	; 0xffffffb8
    181c:	ldmdals	r0, {r1, r3, r4, sp, lr}
    1820:	bl	ff1bf824 <__assert_fail@plt+0xff1be7a8>
    1824:			; <UNDEFINED> instruction: 0xf0412800
    1828:	andcs	r8, r0, #-1073741791	; 0xc0000021
    182c:			; <UNDEFINED> instruction: 0x46119811
    1830:	bl	c3f834 <__assert_fail@plt+0xc3e7b8>
    1834:			; <UNDEFINED> instruction: 0xf7ffb168
    1838:	stmdavs	r3, {r2, r7, r8, r9, fp, sp, lr, pc}
    183c:	andle	r2, r8, r6, lsl fp
    1840:	strne	pc, [ip, #-2271]!	; 0xfffff721
    1844:	andcs	r2, r0, r5, lsl #4
    1848:			; <UNDEFINED> instruction: 0xf7ff4479
    184c:			; <UNDEFINED> instruction: 0xf7ffeaee
    1850:	blge	113c480 <__assert_fail@plt+0x113b404>
    1854:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    1858:	strmi	r7, [ip], -r6, asr #4
    185c:			; <UNDEFINED> instruction: 0x93254618
    1860:	bl	fe23f864 <__assert_fail@plt+0xfe23e7e8>
    1864:	bls	9a7d08 <__assert_fail@plt+0x9a6c8c>
    1868:	addpl	pc, sl, pc, asr #8
    186c:	eormi	pc, r2, r1, asr #16
    1870:	bl	ff23f874 <__assert_fail@plt+0xff23e7f8>
    1874:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1878:	rscge	pc, r4, sp, asr #17
    187c:	ldrls	r4, [r6], #-1147	; 0xfffffb85
    1880:	ldmdbeq	r0, {r0, r1, r8, ip, sp, lr, pc}^
    1884:	cfmadd32	mvax6, mvfx4, mvfx12, mvfx10
    1888:	vmov	r0, s24
    188c:	stmdbls	r5!, {r4, r9, fp}
    1890:	bl	fecbf894 <__assert_fail@plt+0xfecbe818>
    1894:			; <UNDEFINED> instruction: 0xf0002800
    1898:			; <UNDEFINED> instruction: 0xf8df8775
    189c:	blge	f52c14 <__assert_fail@plt+0xf51b98>
    18a0:			; <UNDEFINED> instruction: 0x9094f8dd
    18a4:	ldmeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    18a8:			; <UNDEFINED> instruction: 0x2600447c
    18ac:	strvs	pc, [lr, #1284]	; 0x504
    18b0:			; <UNDEFINED> instruction: 0xf64fa93b
    18b4:			; <UNDEFINED> instruction: 0x911172ff
    18b8:	andeq	pc, pc, #192, 4
    18bc:	andsvs	r4, sl, r9, asr #12
    18c0:	andcs	r4, r3, #40, 12	; 0x2800000
    18c4:	vst1.8	{d25-d28}, [pc], r0
    18c8:			; <UNDEFINED> instruction: 0xf8c87200
    18cc:	vhadd.s8	d6, d13, d0
    18d0:	ldrtls	r4, [fp], -r4, asr #15
    18d4:			; <UNDEFINED> instruction: 0xf8cd9710
    18d8:			; <UNDEFINED> instruction: 0xf8cd64c4
    18dc:			; <UNDEFINED> instruction: 0xf8cd64c8
    18e0:			; <UNDEFINED> instruction: 0xf8cd64cc
    18e4:			; <UNDEFINED> instruction: 0xf8cd64d0
    18e8:			; <UNDEFINED> instruction: 0xf8cd64d4
    18ec:			; <UNDEFINED> instruction: 0xf8cd64d8
    18f0:			; <UNDEFINED> instruction: 0xf8cd64dc
    18f4:			; <UNDEFINED> instruction: 0xf7ff64e0
    18f8:			; <UNDEFINED> instruction: 0xf8dfeb6e
    18fc:	strtmi	r1, [fp], -r0, lsl #9
    1900:	adccs	pc, r4, #14221312	; 0xd90000
    1904:	ldrbtmi	r2, [r9], #-1
    1908:	bl	103f90c <__assert_fail@plt+0x103e890>
    190c:	andne	lr, r0, #212, 18	; 0x350000
    1910:	ldrbcc	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
    1914:	tstmi	r3, #738197504	; 0x2c000000
    1918:	ldrhi	pc, [r8], r0
    191c:	adccs	pc, r4, #14221312	; 0xd90000
    1920:	strtmi	pc, [r4], #525	; 0x20d
    1924:	ldrbpl	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1928:	ldrmi	r2, [r9], -r0, lsr #6
    192c:	andls	r4, r1, #32, 12	; 0x2000000
    1930:	andcs	r4, r1, #2097152000	; 0x7d000000
    1934:			; <UNDEFINED> instruction: 0xf7ff9500
    1938:			; <UNDEFINED> instruction: 0xf8dfeb9c
    193c:	strtmi	r1, [r0], -r8, asr #8
    1940:			; <UNDEFINED> instruction: 0xf7ff4479
    1944:			; <UNDEFINED> instruction: 0x4607eb72
    1948:			; <UNDEFINED> instruction: 0xf0002800
    194c:			; <UNDEFINED> instruction: 0xf8df8697
    1950:	ldrbtmi	r4, [ip], #-1080	; 0xfffffbc8
    1954:	movwcs	lr, #2516	; 0x9d4
    1958:			; <UNDEFINED> instruction: 0xf0404313
    195c:			; <UNDEFINED> instruction: 0xf8d480ac
    1960:	tstls	r7, #80, 8	; 0x50000000
    1964:			; <UNDEFINED> instruction: 0xf0402b00
    1968:	blls	5e2a04 <__assert_fail@plt+0x5e1988>
    196c:	stmib	sp, {r0, r1, r4, r5, r8, r9, ip, pc}^
    1970:			; <UNDEFINED> instruction: 0x932d332e
    1974:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    1978:			; <UNDEFINED> instruction: 0xf8d3447b
    197c:	cmnlt	r2, r4, asr r4
    1980:	ldrbmi	pc, [r8], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    1984:			; <UNDEFINED> instruction: 0xf0002c00
    1988:	movwcs	r8, #38842	; 0x97ba
    198c:	teqls	r3, #16, 2
    1990:	stmib	sp, {r0, r2, r8, r9, sp}^
    1994:	movwcs	r3, #28974	; 0x712e
    1998:	movwcs	r9, #33581	; 0x832d
    199c:			; <UNDEFINED> instruction: 0xf8df9317
    19a0:	mcr	3, 0, fp, cr8, cr0, {7}
    19a4:	ssatmi	sl, #27, r0, lsl #20
    19a8:	ldrbtmi	r2, [fp], #768	; 0x300
    19ac:			; <UNDEFINED> instruction: 0x93289324
    19b0:	teqls	r4, #44, 6	; 0xb0000000
    19b4:			; <UNDEFINED> instruction: 0x932a9314
    19b8:	tstls	sp, #-1006632960	; 0xc4000000
    19bc:	tstls	r5, #-738197504	; 0xd4000000
    19c0:	teqls	r2, #-1409286144	; 0xac000000
    19c4:	tstls	r2, #-2080374784	; 0x84000000
    19c8:	teqcc	r6, #3358720	; 0x334000
    19cc:			; <UNDEFINED> instruction: 0xf8cd9330
    19d0:			; <UNDEFINED> instruction: 0xf10b803c
    19d4:			; <UNDEFINED> instruction: 0x46520750
    19d8:	orrvs	pc, r0, pc, asr #8
    19dc:			; <UNDEFINED> instruction: 0xf7ff4638
    19e0:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    19e4:	strthi	pc, [lr], #0
    19e8:			; <UNDEFINED> instruction: 0x3050f89b
    19ec:	blcs	6506f8 <__assert_fail@plt+0x64f67c>
    19f0:	mvnshi	pc, #0, 4
    19f4:	vstrge.16	s9, [r2, #-462]	; 0xfffffe32	; <UNPREDICTABLE>
    19f8:	strbtne	pc, [r8], #-1549	; 0xfffff9f3	; <UNPREDICTABLE>
    19fc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1a00:	strtmi	r4, [r2], -fp, lsr #12
    1a04:	b	fec3fa08 <__assert_fail@plt+0xfec3e98c>
    1a08:	mvnle	r2, r2, lsl #16
    1a0c:	strtmi	r4, [r1], -r2, ror #17
    1a10:			; <UNDEFINED> instruction: 0xf7ff4478
    1a14:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1a18:	strhi	pc, [r7], #0
    1a1c:			; <UNDEFINED> instruction: 0x462148df
    1a20:			; <UNDEFINED> instruction: 0xf7ff4478
    1a24:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    1a28:	strbhi	pc, [fp], #0	; <UNPREDICTABLE>
    1a2c:			; <UNDEFINED> instruction: 0x462148dc
    1a30:			; <UNDEFINED> instruction: 0xf7ff4478
    1a34:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1a38:	ldrhi	pc, [r5, #-0]
    1a3c:			; <UNDEFINED> instruction: 0x462148d9
    1a40:			; <UNDEFINED> instruction: 0xf7ff4478
    1a44:	stmdacs	r0, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    1a48:	stflsd	f5, [ip], #-780	; 0xfffffcf4
    1a4c:	blls	c6e6c4 <__assert_fail@plt+0xc6d648>
    1a50:	ldmdals	r2!, {r1, r3, r5, r9, fp, ip, pc}
    1a54:	blls	487cc0 <__assert_fail@plt+0x486c44>
    1a58:	strls	r9, [ip], #-2603	; 0xfffff5d5
    1a5c:	orrscs	lr, r3, #323584	; 0x4f000
    1a60:	blls	42666c <__assert_fail@plt+0x4255f0>
    1a64:	andeq	lr, r2, #64, 22	; 0x10000
    1a68:	andne	lr, r8, #3358720	; 0x334000
    1a6c:	stmibmi	lr, {r0, sp}^
    1a70:	blls	ce66a4 <__assert_fail@plt+0xce5628>
    1a74:	bls	5d2c60 <__assert_fail@plt+0x5d1be4>
    1a78:	blls	be66a8 <__assert_fail@plt+0xbe562c>
    1a7c:	blls	76669c <__assert_fail@plt+0x765620>
    1a80:	blls	866698 <__assert_fail@plt+0x86561c>
    1a84:	blls	ba66a0 <__assert_fail@plt+0xba5624>
    1a88:	blls	b66698 <__assert_fail@plt+0xb6561c>
    1a8c:	blls	466694 <__assert_fail@plt+0x465618>
    1a90:			; <UNDEFINED> instruction: 0xf7ff681b
    1a94:	ldmdals	r1, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1a98:	stcls	3, cr2, [pc], {-0}
    1a9c:	andvs	r9, r3, sl, lsr #6
    1aa0:			; <UNDEFINED> instruction: 0x932c9810
    1aa4:	eorvs	r9, r3, fp, lsr #6
    1aa8:	teqls	r1, #1207959552	; 0x48000000
    1aac:	tstls	sp, #3
    1ab0:			; <UNDEFINED> instruction: 0x93219332
    1ab4:			; <UNDEFINED> instruction: 0xf104e78d
    1ab8:			; <UNDEFINED> instruction: 0x463a0550
    1abc:	orrvs	pc, r0, pc, asr #8
    1ac0:			; <UNDEFINED> instruction: 0xf7ff4628
    1ac4:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
    1ac8:	rsbshi	pc, r9, r1
    1acc:	rsbpl	pc, r4, #-805306368	; 0xd0000000
    1ad0:	vqsub.s8	d9, d13, d7
    1ad4:	blmi	fed5244c <__assert_fail@plt+0xfed513d0>
    1ad8:	bpl	fe43d308 <__assert_fail@plt+0xfe43c28c>
    1adc:	cfmvdlr	mvd11, r9
    1ae0:	vpmin.s8	d2, d29, d0
    1ae4:	ldrbtmi	r4, [fp], #-580	; 0xfffffdbc
    1ae8:	bcs	43d310 <__assert_fail@plt+0x43c294>
    1aec:	addmi	pc, ip, #-805306368	; 0xd0000000
    1af0:	bcc	43d324 <__assert_fail@plt+0x43c2a8>
    1af4:	cdp	3, 0, cr2, cr10, cr0, {0}
    1af8:	vpmin.s8	d2, d13, d0
    1afc:			; <UNDEFINED> instruction: 0x93215224
    1b00:	bcs	43d32c <__assert_fail@plt+0x43c2b0>
    1b04:	rsbsmi	pc, r4, #-805306368	; 0xd0000000
    1b08:	cdp	3, 0, cr9, cr9, cr4, {1}
    1b0c:	vpmin.s8	d2, d29, d0
    1b10:	stmib	sp, {r2, r5, r6, r7, r9, lr}^
    1b14:	mcr	3, 0, r3, cr8, cr2, {0}
    1b18:	stmib	sp, {r4, r7, r9, fp, sp}^
    1b1c:	tstls	r1, #20, 6	; 0x50000000
    1b20:	movwls	r2, #62210	; 0xf302
    1b24:	strcs	r9, [r0], #-3351	; 0xfffff2e9
    1b28:	bge	fd164 <__assert_fail@plt+0xfc0e8>
    1b2c:	cfstr32	mvfx9, [sp, #16]
    1b30:	vstr	s19, [sp, #8]
    1b34:	vstr	s19, [sp, #4]
    1b38:	eorvc	r8, ip, r0, lsl #20
    1b3c:	bcc	fe43d3b0 <__assert_fail@plt+0xfe43c334>
    1b40:	bcs	43d3a8 <__assert_fail@plt+0x43c32c>
    1b44:	bne	43d3b8 <__assert_fail@plt+0x43c33c>
    1b48:	beq	fe43d3b8 <__assert_fail@plt+0xfe43c33c>
    1b4c:	b	33fb50 <__assert_fail@plt+0x33ead4>
    1b50:	vsub.i8	d18, d1, d5
    1b54:	mrc	0, 0, r8, cr10, cr11, {1}
    1b58:			; <UNDEFINED> instruction: 0xae420a90
    1b5c:			; <UNDEFINED> instruction: 0xf7ff9610
    1b60:	blls	77c2f0 <__assert_fail@plt+0x77b274>
    1b64:	bmi	fe43d3d4 <__assert_fail@plt+0xfe43c358>
    1b68:			; <UNDEFINED> instruction: 0xf8904418
    1b6c:	blcs	28dcb0 <__assert_fail@plt+0x28cc34>
    1b70:	andsle	r7, r8, r3, lsr r0
    1b74:	ldrbeq	pc, [r0, #-420]	; 0xfffffe5c	; <UNPREDICTABLE>
    1b78:	vst1.8	{d20-d22}, [pc :256], sl
    1b7c:	strtmi	r6, [r0], -r0, lsl #3
    1b80:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b84:			; <UNDEFINED> instruction: 0xf0002800
    1b88:			; <UNDEFINED> instruction: 0xf89585b4
    1b8c:	blcs	dcd4 <__assert_fail@plt+0xcc58>
    1b90:	strhi	pc, [pc, #0]!	; 1b98 <__assert_fail@plt+0xb1c>
    1b94:			; <UNDEFINED> instruction: 0xf7ff4620
    1b98:	strtmi	lr, [r8], #-2502	; 0xfffff63a
    1b9c:	umaalcc	pc, pc, r0, r8	; <UNPREDICTABLE>
    1ba0:	eorsvc	r2, r3, sl, lsl #22
    1ba4:	mnf<illegal precision>z	f5, #0.0
    1ba8:			; <UNDEFINED> instruction: 0xf7ff0a10
    1bac:	bls	47c2a4 <__assert_fail@plt+0x47b228>
    1bb0:	ldrsbhi	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    1bb4:			; <UNDEFINED> instruction: 0xf10844f8
    1bb8:			; <UNDEFINED> instruction: 0x46030b50
    1bbc:	mrc	2, 0, r4, cr8, cr10, {4}
    1bc0:	svclt	0x00380a90
    1bc4:	andsls	r4, r1, #27262976	; 0x1a00000
    1bc8:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bcc:			; <UNDEFINED> instruction: 0x46039a14
    1bd0:	mrc	2, 0, r4, cr9, cr10, {4}
    1bd4:	svclt	0x00380a90
    1bd8:	andsls	r4, r4, #27262976	; 0x1a00000
    1bdc:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1be0:			; <UNDEFINED> instruction: 0x46039a15
    1be4:	mrc	2, 0, r4, cr9, cr10, {4}
    1be8:	svclt	0x00380a10
    1bec:	andsls	r4, r5, #27262976	; 0x1a00000
    1bf0:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf4:			; <UNDEFINED> instruction: 0x46039a12
    1bf8:	mrc	2, 0, r4, cr10, cr10, {4}
    1bfc:	svclt	0x00380a10
    1c00:	andsls	r4, r2, #27262976	; 0x1a00000
    1c04:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c08:			; <UNDEFINED> instruction: 0x463a9c13
    1c0c:	orrvs	pc, r0, pc, asr #8
    1c10:	addsmi	r4, ip, #3145728	; 0x300000
    1c14:	svclt	0x00384658
    1c18:	ldrls	r4, [r3], #-1564	; 0xfffff9e4
    1c1c:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c20:	stmdacs	r0, {r2, r9, sl, lr}
    1c24:	ldrbthi	pc, [lr], #-0	; <UNPREDICTABLE>
    1c28:	vpadd.i8	d9, d13, d0
    1c2c:	stmdbmi	r1!, {r2, r3, r5, r8, sl, lr}^
    1c30:	strpl	pc, [r4], -sp, lsl #4
    1c34:	movwls	r4, #1624	; 0x658
    1c38:			; <UNDEFINED> instruction: 0x462b4479
    1c3c:			; <UNDEFINED> instruction: 0xf7ff4632
    1c40:			; <UNDEFINED> instruction: 0xf8d8e994
    1c44:			; <UNDEFINED> instruction: 0xf8c83674
    1c48:	stmdacs	r2, {r4, r5, r6, r9, sl, ip, sp}
    1c4c:	bichi	pc, r8, r0, asr #32
    1c50:	ldrdhi	pc, [r4, #-143]!	; 0xffffff71
    1c54:	ldrbtmi	r4, [r8], #1723	; 0x6bb
    1c58:	svclt	0x0000e0bd
    1c5c:	strdeq	r3, [r1], -lr
    1c60:	andeq	r0, r0, r8, lsl #2
    1c64:	andeq	r3, r1, lr, ror #27
    1c68:	andeq	r3, r0, r8, lsl r1
    1c6c:	andeq	r0, r0, r4, asr r1
    1c70:	andeq	r0, r0, r0, asr #2
    1c74:	andeq	r2, r0, ip, lsl #24
    1c78:	andeq	r2, r0, r2, ror #23
    1c7c:	andeq	r2, r0, lr, ror #23
    1c80:	andeq	r0, r0, ip, asr #2
    1c84:	andeq	r2, r0, r2, ror #23
    1c88:	andeq	r0, r0, ip, lsl #2
    1c8c:	andeq	r2, r0, lr, asr #23
    1c90:	andeq	r0, r0, r4, asr #2
    1c94:			; <UNDEFINED> instruction: 0x00002bba
    1c98:	andeq	r0, r0, ip, lsl r1
    1c9c:	andeq	r2, r0, r6, lsr #23
    1ca0:	andeq	r0, r0, r8, asr #2
    1ca4:	muleq	r0, r2, fp
    1ca8:	andeq	r0, r0, r4, lsr #2
    1cac:	andeq	r2, r0, lr, ror fp
    1cb0:	andeq	r0, r0, r0, asr r1
    1cb4:	andeq	r2, r0, sl, ror #22
    1cb8:	andeq	r0, r0, ip, lsr r1
    1cbc:	andeq	r2, r0, r6, asr fp
    1cc0:	andeq	r0, r0, r4, lsl #2
    1cc4:	andeq	r2, r0, r6, ror sl
    1cc8:	andeq	r0, r0, r0, lsr r1
    1ccc:	andeq	r0, r0, r8, lsl r1
    1cd0:	andeq	r3, r1, lr, lsr #21
    1cd4:	andeq	r2, r0, ip, lsl #23
    1cd8:	andeq	r3, r1, r6, ror #27
    1cdc:	andeq	r3, r1, r6, asr #26
    1ce0:	andeq	r2, r0, lr, asr #20
    1ce4:	andeq	r3, r1, lr, lsl sp
    1ce8:	andeq	r3, r1, r6, lsl #26
    1cec:	strdeq	r3, [r1], -r8
    1cf0:	andeq	r3, r1, sl, ror #25
    1cf4:	andeq	r3, r1, r0, ror #25
    1cf8:	andeq	r2, r0, r0, asr sl
    1cfc:	andeq	r2, r0, lr, asr #20
    1d00:	andeq	r3, r1, r8, lsr fp
    1d04:	andeq	r3, r1, r4, lsl #25
    1d08:	andeq	r0, r0, ip, asr r1
    1d0c:	andeq	r3, r1, sl, ror #24
    1d10:	strdeq	r3, [r1], -r8
    1d14:	andeq	r2, r0, r2, lsr r9
    1d18:	andeq	r2, r0, lr, lsr r9
    1d1c:	muleq	r1, sl, fp
    1d20:	andeq	r3, r1, sl, lsl #23
    1d24:	andeq	r0, r0, r0, lsl r1
    1d28:	andeq	r2, r0, r4, lsl #19
    1d2c:	andeq	r3, r1, r2, asr #21
    1d30:			; <UNDEFINED> instruction: 0x000024b2
    1d34:	muleq	r0, r8, r9
    1d38:	andeq	r2, r0, lr, lsr #20
    1d3c:	andeq	r3, r1, r0, lsl #21
    1d40:	andeq	r2, r0, r2, lsl #19
    1d44:	strdeq	r3, [r1], -r0
    1d48:			; <UNDEFINED> instruction: 0x000029b4
    1d4c:	ldrdeq	r2, [r0], -ip
    1d50:	andeq	r2, r0, r8, asr r9
    1d54:	andeq	r0, r0, r4, lsl r1
    1d58:	andeq	r0, r0, r8, lsr #2
    1d5c:	andeq	r2, r0, r4, ror #5
    1d60:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1d64:			; <UNDEFINED> instruction: 0x000028bc
    1d68:	andeq	r2, r0, lr, lsl #9
    1d6c:	andeq	r3, r1, sl, ror #15
    1d70:	andeq	r2, r0, r0, lsr #16
    1d74:	muleq	r1, r4, r7
    1d78:	andeq	r3, r1, r8, ror #14
    1d7c:	andeq	r2, r0, sl, ror r7
    1d80:	andeq	r2, r0, ip, asr r7
    1d84:	ldrdeq	r2, [r0], -r0
    1d88:			; <UNDEFINED> instruction: 0x000136be
    1d8c:	muleq	r1, r8, r6
    1d90:	andeq	r3, r1, r6, ror #12
    1d94:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1d98:	ldrdeq	r2, [r0], -r0
    1d9c:	andeq	r2, r0, r8, lsr #4
    1da0:	andeq	r2, r0, r8, lsr #4
    1da4:	andeq	r2, r0, r4, lsr #15
    1da8:	andeq	r2, r0, r8, ror r7
    1dac:	andeq	r2, r0, r6, asr #11
    1db0:	andeq	r3, r1, ip, asr r4
    1db4:	ldrdeq	r2, [r0], -r8
    1db8:			; <UNDEFINED> instruction: 0x000133ba
    1dbc:			; <UNDEFINED> instruction: 0x46329b10
    1dc0:	blne	fe640144 <__assert_fail@plt+0xfe63f0c8>
    1dc4:	movwls	r4, #1616	; 0x650
    1dc8:			; <UNDEFINED> instruction: 0x462b4479
    1dcc:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dd0:			; <UNDEFINED> instruction: 0xf0402802
    1dd4:	ldrtmi	r8, [r0], -r4, lsl #2
    1dd8:	blx	fefbdde4 <__assert_fail@plt+0xfefbcd68>
    1ddc:			; <UNDEFINED> instruction: 0xf8d8b320
    1de0:	stccs	6, cr4, [r0], {112}	; 0x70
    1de4:	adchi	pc, pc, r0
    1de8:			; <UNDEFINED> instruction: 0x46204631
    1dec:	svc	0x00f0f7fe
    1df0:			; <UNDEFINED> instruction: 0xf0402800
    1df4:			; <UNDEFINED> instruction: 0xf1048691
    1df8:	andscs	r0, r5, #32, 18	; 0x80000
    1dfc:	strbmi	r4, [r8], -r9, lsr #12
    1e00:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e04:	blne	1640188 <__assert_fail@plt+0x163f10c>
    1e08:	eorseq	pc, r8, #4, 2
    1e0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1e10:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e14:	blcs	a8a58 <__assert_fail@plt+0xa79dc>
    1e18:	sbcshi	pc, lr, r0
    1e1c:	blcc	11401a0 <__assert_fail@plt+0x113f124>
    1e20:	ldrbtmi	r6, [fp], #-3170	; 0xfffff39e
    1e24:	ldrbtcs	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    1e28:	vst1.16	{d20-d22}, [pc :64], sl
    1e2c:	ldrbmi	r6, [r0], -r0, lsl #3
    1e30:	svc	0x00e0f7fe
    1e34:	stmdacs	r0, {r2, r9, sl, lr}
    1e38:	ldrbmi	sp, [pc], -r0, asr #3
    1e3c:	blcs	a8a80 <__assert_fail@plt+0xa7a04>
    1e40:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    1e44:	sbcshi	pc, lr, r0, asr #32
    1e48:	blpl	7401cc <__assert_fail@plt+0x73f150>
    1e4c:	ldrmi	r2, [r1], -r0, lsl #4
    1e50:	ldrbtmi	r4, [sp], #-1592	; 0xfffff9c8
    1e54:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e58:	subseq	pc, r0, r5, lsl #2
    1e5c:	vst1.8	{d20-d22}, [pc :256], sl
    1e60:			; <UNDEFINED> instruction: 0xf7fe6180
    1e64:			; <UNDEFINED> instruction: 0xf8d5efc8
    1e68:			; <UNDEFINED> instruction: 0x46043458
    1e6c:			; <UNDEFINED> instruction: 0xf0002b00
    1e70:	movwcs	r8, #4958	; 0x135e
    1e74:	stccs	3, cr9, [r0], {15}
    1e78:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {3}
    1e7c:	bcc	ffb40200 <__assert_fail@plt+0xffb3f184>
    1e80:			; <UNDEFINED> instruction: 0xf8d3447b
    1e84:	cfstrscs	mvf4, [r0], {88}	; 0x58
    1e88:	strthi	pc, [lr], #-64	; 0xffffffc0
    1e8c:			; <UNDEFINED> instruction: 0x3674f8d3
    1e90:			; <UNDEFINED> instruction: 0xf0002b00
    1e94:	blls	6e2f40 <__assert_fail@plt+0x6e1ec4>
    1e98:	ldmdavs	r8, {r0, r4, r8, sl, fp, ip, pc}
    1e9c:			; <UNDEFINED> instruction: 0xf0013501
    1ea0:	tstlt	r0, fp, asr sl	; <UNPREDICTABLE>
    1ea4:	movwcc	r9, #6932	; 0x1b14
    1ea8:	blls	612f24 <__assert_fail@plt+0x611ea8>
    1eac:			; <UNDEFINED> instruction: 0xf0016818
    1eb0:	tstlt	r0, r3, asr sl	; <UNPREDICTABLE>
    1eb4:	movwcc	r9, #6933	; 0x1b15
    1eb8:	blls	652f34 <__assert_fail@plt+0x651eb8>
    1ebc:			; <UNDEFINED> instruction: 0xf0016818
    1ec0:	tstlt	r0, fp, asr #20	; <UNPREDICTABLE>
    1ec4:	movwcc	r9, #6930	; 0x1b12
    1ec8:	blls	712f44 <__assert_fail@plt+0x711ec8>
    1ecc:			; <UNDEFINED> instruction: 0xf0016818
    1ed0:	tstlt	r0, r3, asr #20	; <UNPREDICTABLE>
    1ed4:	movwcc	r9, #6931	; 0x1b13
    1ed8:			; <UNDEFINED> instruction: 0xf8df441d
    1edc:			; <UNDEFINED> instruction: 0xf04f3a94
    1ee0:	bls	e43ee8 <__assert_fail@plt+0xe42e6c>
    1ee4:	ldrd	r5, [r4], -r6
    1ee8:			; <UNDEFINED> instruction: 0xf1082020
    1eec:			; <UNDEFINED> instruction: 0xf7ff0801
    1ef0:	strmi	lr, [r8, #2198]!	; 0x896
    1ef4:	blle	ffddbfc0 <__assert_fail@plt+0xffddaf44>
    1ef8:	bcc	1e4027c <__assert_fail@plt+0x1e3f200>
    1efc:	blt	1e40280 <__assert_fail@plt+0x1e3f204>
    1f00:	ldrbtmi	r4, [fp], #1147	; 0x47b
    1f04:			; <UNDEFINED> instruction: 0x2674f8d3
    1f08:			; <UNDEFINED> instruction: 0xf8c34698
    1f0c:			; <UNDEFINED> instruction: 0xf8d82670
    1f10:	blcs	f8d8 <__assert_fail@plt+0xe85c>
    1f14:			; <UNDEFINED> instruction: 0x83bcf000
    1f18:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f1c:	eorscs	lr, sp, r4
    1f20:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1f24:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f28:			; <UNDEFINED> instruction: 0x3670f8db
    1f2c:	ldcvs	8, cr6, [fp], {49}	; 0x31
    1f30:	blle	ffd1359c <__assert_fail@plt+0xffd12520>
    1f34:			; <UNDEFINED> instruction: 0xf7ff2020
    1f38:			; <UNDEFINED> instruction: 0xf8dbe872
    1f3c:	mrrcvs	6, 7, r3, fp, cr0
    1f40:	ldrbtcc	pc, [r0], -fp, asr #17	; <UNPREDICTABLE>
    1f44:	blls	3fbed8 <__assert_fail@plt+0x3fae5c>
    1f48:			; <UNDEFINED> instruction: 0xf0402b02
    1f4c:	cmpcs	r8, r4, lsl #12
    1f50:			; <UNDEFINED> instruction: 0xf7fe2001
    1f54:			; <UNDEFINED> instruction: 0xf8d8ef32
    1f58:			; <UNDEFINED> instruction: 0x46043674
    1f5c:	ldrbteq	pc, [r0], -r8, asr #17	; <UNPREDICTABLE>
    1f60:			; <UNDEFINED> instruction: 0xf8d8b393
    1f64:	ldrbvs	r3, [r8], #-1656	; 0xfffff988
    1f68:	bls	4402ec <__assert_fail@plt+0x43f270>
    1f6c:	ldrtmi	r2, [r1], -r0, lsr #4
    1f70:	ldrbtmi	r4, [r9], #1568	; 0x620
    1f74:	ldrbtmi	pc, [r8], -r9, asr #17	; <UNPREDICTABLE>
    1f78:	svc	0x0080f7fe
    1f7c:	ldrbvc	pc, [r8], #-2265	; 0xfffff727	; <UNPREDICTABLE>
    1f80:	ldmdblt	r7, {sp}
    1f84:			; <UNDEFINED> instruction: 0xf7fe4630
    1f88:			; <UNDEFINED> instruction: 0xf104efce
    1f8c:	andscs	r0, r5, #32, 18	; 0x80000
    1f90:	strtvs	r4, [r0], #-1577	; 0xfffff9d7
    1f94:			; <UNDEFINED> instruction: 0xf7fe4648
    1f98:			; <UNDEFINED> instruction: 0xf8dfef72
    1f9c:			; <UNDEFINED> instruction: 0xf10419e4
    1fa0:			; <UNDEFINED> instruction: 0x46280238
    1fa4:			; <UNDEFINED> instruction: 0xf7fe4479
    1fa8:	ldmib	r4, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    1fac:	ldrmi	r2, [r3], #-782	; 0xfffffcf2
    1fb0:	svccs	0x000063e3
    1fb4:	svcge	0x0032f43f
    1fb8:			; <UNDEFINED> instruction: 0xf7fe4648
    1fbc:	stcvs	15, cr14, [r3], #-720	; 0xfffffd30
    1fc0:	svclt	0x00c84298
    1fc4:	str	r6, [r9, -r0, lsr #8]!
    1fc8:			; <UNDEFINED> instruction: 0x3678f8d8
    1fcc:			; <UNDEFINED> instruction: 0xf0402b00
    1fd0:			; <UNDEFINED> instruction: 0xf8c88601
    1fd4:			; <UNDEFINED> instruction: 0xe7c70674
    1fd8:	ldrbvc	pc, [r8], #-2264	; 0xfffff728	; <UNPREDICTABLE>
    1fdc:	ldrbmi	lr, [pc], -r5, ror #15
    1fe0:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1fe4:	strbne	pc, [r8, #-1549]!	; 0xfffff9f3	; <UNPREDICTABLE>
    1fe8:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1fec:			; <UNDEFINED> instruction: 0x462a4478
    1ff0:	subscc	r4, r0, r9, ror r4
    1ff4:	svc	0x00b8f7fe
    1ff8:	rsble	r2, sp, r1, lsl #16
    1ffc:	blcs	a8c40 <__assert_fail@plt+0xa7bc4>
    2000:	cfstrsge	mvf15, [lr, #252]	; 0xfc
    2004:	teqlt	fp, pc, lsl #22
    2008:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    200c:			; <UNDEFINED> instruction: 0xf8d3447b
    2010:	blcs	f178 <__assert_fail@plt+0xe0fc>
    2014:	eorshi	pc, r9, #0
    2018:	ldmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    201c:	cdp	0, 1, cr2, cr8, cr1, {0}
    2020:	bls	450868 <__assert_fail@plt+0x44f7ec>
    2024:			; <UNDEFINED> instruction: 0xf7fe4479
    2028:	blls	6fdef8 <__assert_fail@plt+0x6fce7c>
    202c:			; <UNDEFINED> instruction: 0xf0016818
    2030:	stmdacs	r0, {r0, r1, r4, r7, r8, fp, ip, sp, lr, pc}
    2034:	adchi	pc, r5, r0, asr #32
    2038:	ldmdavs	r8, {r3, r4, r8, r9, fp, ip, pc}
    203c:			; <UNDEFINED> instruction: 0xf98cf001
    2040:	cmnle	r9, r0, lsl #16
    2044:	ldmdavs	r8, {r0, r3, r4, r8, r9, fp, ip, pc}
    2048:			; <UNDEFINED> instruction: 0xf986f001
    204c:	cmnle	r9, r0, lsl #16
    2050:	ldmdavs	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    2054:			; <UNDEFINED> instruction: 0xf980f001
    2058:	cmnle	r7, r0, lsl #16
    205c:	ldmdbpl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2060:			; <UNDEFINED> instruction: 0xf8d5447d
    2064:			; <UNDEFINED> instruction: 0xf8c52674
    2068:	orrlt	r2, r2, r0, ror r6
    206c:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2070:			; <UNDEFINED> instruction: 0xf102447e
    2074:	ldrtmi	r0, [r1], -r0, lsr #6
    2078:	andcs	r6, r1, r2, lsl ip
    207c:	svc	0x0086f7fe
    2080:			; <UNDEFINED> instruction: 0x3670f8d5
    2084:			; <UNDEFINED> instruction: 0xf8c56c5a
    2088:	bcs	ba50 <__assert_fail@plt+0xa9d4>
    208c:	blls	876858 <__assert_fail@plt+0x8757dc>
    2090:	cmnle	r5, r0, lsl #22
    2094:	ldmdavs	r8, {r1, r3, r4, r8, r9, fp, ip, pc}
    2098:			; <UNDEFINED> instruction: 0xf95ef001
    209c:			; <UNDEFINED> instruction: 0xf8dfb198
    20a0:	ldrbtmi	r3, [fp], #-2300	; 0xfffff704
    20a4:	strbtcc	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    20a8:	cmnle	r4, r0, lsl #22
    20ac:			; <UNDEFINED> instruction: 0x212f9817
    20b0:	svc	0x009cf7fe
    20b4:	rsble	r2, lr, r0, lsl #16
    20b8:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    20bc:	andcs	r1, r1, r2, asr #24
    20c0:			; <UNDEFINED> instruction: 0xf7fe4479
    20c4:	andcs	lr, sl, r4, ror #30
    20c8:	movwls	r2, #62208	; 0xf300
    20cc:	svc	0x0058f7fe
    20d0:			; <UNDEFINED> instruction: 0xf47f2c00
    20d4:	ldrb	sl, [r1], r7, lsr #26
    20d8:			; <UNDEFINED> instruction: 0xf7fe4628
    20dc:	teqlt	r0, r4, lsr #30
    20e0:	stclpl	14, cr1, [sl], #268	; 0x10c
    20e4:	svclt	0x00022a20
    20e8:	andcs	r4, r0, #24, 12	; 0x1800000
    20ec:	cfstrsls	mvf5, [r4], #-936	; 0xfffffc58
    20f0:			; <UNDEFINED> instruction: 0xf8df463a
    20f4:	vst2.32	{d19-d20}, [pc :256], r0
    20f8:	addmi	r6, r4, #128, 2
    20fc:	svclt	0x00b8447b
    2100:			; <UNDEFINED> instruction: 0xf1034604
    2104:	strtls	r0, [r4], #-80	; 0xffffffb0
    2108:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    210c:	blcs	a8d50 <__assert_fail@plt+0xa7cd4>
    2110:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    2114:	strmi	r9, [r4], -r1, lsr #6
    2118:	svcge	0x0074f47f
    211c:			; <UNDEFINED> instruction: 0xf47f2800
    2120:			; <UNDEFINED> instruction: 0xe691acff
    2124:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2128:	cdp	0, 1, cr2, cr9, cr1, {0}
    212c:	bls	490974 <__assert_fail@plt+0x48f8f8>
    2130:			; <UNDEFINED> instruction: 0xf7fe4479
    2134:	str	lr, [fp, ip, lsr #30]
    2138:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    213c:	cdp	0, 1, cr2, cr9, cr1, {0}
    2140:	bls	550b88 <__assert_fail@plt+0x54fb0c>
    2144:			; <UNDEFINED> instruction: 0xf7fe4479
    2148:	ldrb	lr, [fp, -r2, lsr #30]!
    214c:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2150:	cdp	0, 1, cr2, cr10, cr1, {0}
    2154:	bls	4d099c <__assert_fail@plt+0x4cf920>
    2158:			; <UNDEFINED> instruction: 0xf7fe4479
    215c:			; <UNDEFINED> instruction: 0xe77def18
    2160:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2164:			; <UNDEFINED> instruction: 0xf0014478
    2168:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    216c:			; <UNDEFINED> instruction: 0xf8dfd092
    2170:			; <UNDEFINED> instruction: 0xf60d1848
    2174:	bls	906f1c <__assert_fail@plt+0x905ea0>
    2178:	ldrbtmi	r2, [r9], #-1
    217c:	svc	0x0006f7fe
    2180:			; <UNDEFINED> instruction: 0xf8dfe788
    2184:	andcs	r1, r1, r8, lsr r8
    2188:	bcc	fe43d9f0 <__assert_fail@plt+0xfe43c974>
    218c:	ldrbtmi	r9, [r9], #-2580	; 0xfffff5ec
    2190:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2194:			; <UNDEFINED> instruction: 0xf8dfe750
    2198:	andcs	r1, r1, r8, lsr #16
    219c:	ldrbtmi	r9, [r9], #-2583	; 0xfffff5e9
    21a0:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    21a4:			; <UNDEFINED> instruction: 0xf8dfe78f
    21a8:			; <UNDEFINED> instruction: 0xf85a37c8
    21ac:	ldmdavs	r8, {r0, r1, ip, sp}
    21b0:	cdp2	0, 6, cr15, cr2, cr0, {0}
    21b4:	ldrbmi	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
    21b8:			; <UNDEFINED> instruction: 0xf0002c00
    21bc:	movwcs	r8, #29554	; 0x7372
    21c0:			; <UNDEFINED> instruction: 0x932f2205
    21c4:			; <UNDEFINED> instruction: 0x332de9cd
    21c8:	eorsls	r2, r3, #8, 6	; 0x20000000
    21cc:			; <UNDEFINED> instruction: 0xf7ff9317
    21d0:			; <UNDEFINED> instruction: 0xf000bbd1
    21d4:	strmi	pc, [r1], r1, lsl #28
    21d8:	svceq	0x0000f1b9
    21dc:	ldmibge	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    21e0:	blt	d001e4 <__assert_fail@plt+0xcff168>
    21e4:	vmovge.8	d2[0], r9
    21e8:	ldrdhi	pc, [r4], #-141	; 0xffffff73
    21ec:			; <UNDEFINED> instruction: 0xf8dfad3f
    21f0:	ldcge	7, cr1, [lr], #-848	; 0xfffffcb0
    21f4:			; <UNDEFINED> instruction: 0xf50d9300
    21f8:	blls	3e0800 <__assert_fail@plt+0x3df784>
    21fc:			; <UNDEFINED> instruction: 0x46424479
    2200:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    2204:	stmib	sp, {r0, r1, r9, sl, ip, lr}^
    2208:			; <UNDEFINED> instruction: 0xf7fe9401
    220c:	stmdacs	r7, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2210:	blge	ff7ff414 <__assert_fail@plt+0xff7fe398>
    2214:	ldmdavs	sl, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    2218:	ldrbcc	pc, [ip], #-2267	; 0xfffff725	; <UNPREDICTABLE>
    221c:	addsmi	r1, r9, #1296	; 0x510
    2220:			; <UNDEFINED> instruction: 0xf4ff9213
    2224:			; <UNDEFINED> instruction: 0xf8dfabd6
    2228:			; <UNDEFINED> instruction: 0xf8d817a0
    222c:	ldrbtmi	r3, [r9], #-0
    2230:	tstls	r2, #4784128	; 0x490000
    2234:			; <UNDEFINED> instruction: 0xf0c04299
    2238:	ldrtmi	r8, [r8], -r5, lsl #1
    223c:			; <UNDEFINED> instruction: 0xf7fe210a
    2240:	ldmib	sp, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    2244:	tstlt	r8, r2, lsl r2
    2248:	andvc	r2, r1, r0, lsl #2
    224c:			; <UNDEFINED> instruction: 0x777cf8df
    2250:			; <UNDEFINED> instruction: 0xf897447f
    2254:	bicslt	r1, r1, r0, asr r0
    2258:	stmib	sp, {r0, r3, r5, r8, ip, pc}^
    225c:			; <UNDEFINED> instruction: 0xf7fe2312
    2260:	ldmib	sp, {r4, r6, r9, sl, fp, sp, lr, pc}^
    2264:			; <UNDEFINED> instruction: 0xf1072312
    2268:	stmdbls	r9!, {r4, r6, sl, fp}
    226c:	cdpeq	0, 3, cr15, cr15, cr15, {2}
    2270:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    2274:			; <UNDEFINED> instruction: 0xf8376807
    2278:	strbeq	r1, [pc], #-17	; 2280 <__assert_fail@plt+0x1204>
    227c:			; <UNDEFINED> instruction: 0xf88cbf58
    2280:			; <UNDEFINED> instruction: 0xf81ce000
    2284:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    2288:			; <UNDEFINED> instruction: 0xf8cdd1f4
    228c:	ldmdbls	r0, {r2, r3, r4, r5, pc}
    2290:	andsls	r1, r2, #860160	; 0xd2000
    2294:	ldmdbcs	r3!, {r0, r3, r6, r7, fp, ip, sp, lr}^
    2298:	rscshi	pc, r2, r0
    229c:	tstle	lr, r0, ror r9
    22a0:			; <UNDEFINED> instruction: 0x212d9810
    22a4:	sbcvc	r7, r1, r2, asr #16
    22a8:	svclt	0x000b2a77
    22ac:	bls	da8b90 <__assert_fail@plt+0xda7b14>
    22b0:	ldmdbls	r2, {r1, r4, r8, fp, ip, pc}
    22b4:	ldmdane	r2, {r0, r1, r2, r8, r9, sl, fp, ip, sp, pc}^
    22b8:	ldmdane	r2, {r0, r1, r2, r4, r5, r9, ip, pc}^
    22bc:			; <UNDEFINED> instruction: 0xf8df9236
    22c0:	eorcs	r0, sp, #16, 14	; 0x400000
    22c4:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    22c8:	addhi	r9, sl, r3, lsl r0
    22cc:	ldrbcs	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
    22d0:			; <UNDEFINED> instruction: 0xf0402a00
    22d4:	bls	4e2b40 <__assert_fail@plt+0x4e1ac4>
    22d8:	ldrbcs	pc, [r4], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    22dc:	cmnle	sp, r0, lsl #20
    22e0:	beq	fe6e8f30 <__assert_fail@plt+0xfe6e7eb4>
    22e4:	blge	1b66f90 <__assert_fail@plt+0x1b65f14>
    22e8:	stmdavs	sp!, {r3, r4, r5, r8, r9, ip, pc}
    22ec:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    22f0:	strls	r6, [r1, #-2081]	; 0xfffff7df
    22f4:	ldmib	r6, {r0, r1, r3, r4, r5, r6, sl, lr}^
    22f8:	tstls	r0, r0, lsl #10
    22fc:	strbtcc	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    2300:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2304:	bls	4a9350 <__assert_fail@plt+0x4a82d4>
    2308:	stmdavs	r1!, {r3, r4, r5, fp, ip, pc}
    230c:			; <UNDEFINED> instruction: 0xf890f001
    2310:			; <UNDEFINED> instruction: 0xf8df9b10
    2314:	movwls	r1, #1732	; 0x6c4
    2318:	blls	a53504 <__assert_fail@plt+0xa52488>
    231c:	andcs	r9, r1, r1
    2320:			; <UNDEFINED> instruction: 0xf7fe6822
    2324:			; <UNDEFINED> instruction: 0xf7ffee34
    2328:	stmdavs	fp!, {r2, r4, r6, r8, r9, fp, ip, sp, pc}
    232c:	stmdavs	sl!, {r2, r4, r8, fp, ip, pc}^
    2330:	stmiane	fp, {r0, r2, r3, r4, r8, r9, ip, pc}^
    2334:	blls	566f8c <__assert_fail@plt+0x565f10>
    2338:	bl	10a6bc4 <__assert_fail@plt+0x10a5b48>
    233c:	tstls	r5, #201326592	; 0xc000000
    2340:	bllt	1200344 <__assert_fail@plt+0x11ff2c8>
    2344:			; <UNDEFINED> instruction: 0x4694f8df
    2348:			; <UNDEFINED> instruction: 0x46384657
    234c:	bge	43dbb4 <__assert_fail@plt+0x43cb38>
    2350:			; <UNDEFINED> instruction: 0xf7fe447c
    2354:			; <UNDEFINED> instruction: 0xf8d4ee34
    2358:	bllt	13574c0 <__assert_fail@plt+0x1356444>
    235c:	ldrbcc	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
    2360:			; <UNDEFINED> instruction: 0xf0402b00
    2364:			; <UNDEFINED> instruction: 0xf8d4836b
    2368:	blcs	f4c0 <__assert_fail@plt+0xe444>
    236c:	mvnhi	pc, #0
    2370:	eorscc	lr, r6, #3620864	; 0x374000
    2374:			; <UNDEFINED> instruction: 0x461e4413
    2378:			; <UNDEFINED> instruction: 0x1664f8df
    237c:	andcs	r2, r0, r5, lsl #4
    2380:			; <UNDEFINED> instruction: 0xf7fe4479
    2384:	blls	dfd8d4 <__assert_fail@plt+0xdfc858>
    2388:			; <UNDEFINED> instruction: 0x46010a9b
    238c:	ldmdane	r2!, {r4, r5, fp, ip, pc}
    2390:	andls	r0, r0, r0, lsl #21
    2394:	mulcs	r1, r2, sl
    2398:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    239c:			; <UNDEFINED> instruction: 0x3644f8df
    23a0:			; <UNDEFINED> instruction: 0xf8d3447b
    23a4:			; <UNDEFINED> instruction: 0xf8d32450
    23a8:	tstmi	r3, #84, 8	; 0x54000000
    23ac:	orrshi	pc, fp, #0
    23b0:	blls	58b7b8 <__assert_fail@plt+0x58a73c>
    23b4:	tstls	r6, #-1409286144	; 0xac000000
    23b8:	blcc	69058 <__assert_fail@plt+0x67fdc>
    23bc:			; <UNDEFINED> instruction: 0xf7ff9326
    23c0:	stmdavs	fp!, {r2, r5, r6, r9, fp, ip, sp, pc}
    23c4:	stmdavs	sl!, {r2, r5, r8, fp, ip, pc}^
    23c8:	stmiane	fp, {r1, r3, r5, r8, r9, ip, pc}^
    23cc:	blls	a27064 <__assert_fail@plt+0xa25fe8>
    23d0:	bl	10a6c84 <__assert_fail@plt+0x10a5c08>
    23d4:			; <UNDEFINED> instruction: 0x93280303
    23d8:	blt	fff003dc <__assert_fail@plt+0xffeff360>
    23dc:	stmdavc	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    23e0:	stmdavs	sl!, {r0, r3, r4, r9, sl, lr}
    23e4:	stmdavs	r3!, {r0, r2, r3, r5, r6, fp, sp, pc}
    23e8:	stmdavc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    23ec:	svcls	0x00139201
    23f0:	movwls	r9, #2578	; 0xa12
    23f4:	beq	fe4e64dc <__assert_fail@plt+0xfe4e5460>
    23f8:			; <UNDEFINED> instruction: 0xf8d79329
    23fc:			; <UNDEFINED> instruction: 0xf001346c
    2400:	stmdavs	sl!, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    2404:			; <UNDEFINED> instruction: 0xf1a19933
    2408:			; <UNDEFINED> instruction: 0xf8df0309
    240c:	ldrbtmi	r1, [r9], #-1500	; 0xfffffa24
    2410:	stmdals	pc!, {r0, r2, r3, ip, pc}	; <UNPREDICTABLE>
    2414:	stmdavc	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2418:	andls	r9, r4, ip, lsl #4
    241c:	andls	r9, r3, r0, lsl r8
    2420:	andls	r9, r2, lr, lsr #16
    2424:	andls	r9, r0, sp, lsr #16
    2428:	stmdavs	r2!, {r0, sp}
    242c:	movwcc	lr, #35277	; 0x89cd
    2430:	tstls	sl, r9, lsr #22
    2434:	ldrne	pc, [r4, #2271]!	; 0x8df
    2438:	blls	467044 <__assert_fail@plt+0x465fc8>
    243c:	andls	r4, fp, #2030043136	; 0x79000000
    2440:	stmdavc	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2444:	ldmdavs	fp, {r0, r1, r2, r4, r9, fp, ip, pc}
    2448:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    244c:			; <UNDEFINED> instruction: 0xf8d39b13
    2450:	blcs	f598 <__assert_fail@plt+0xe51c>
    2454:	bge	fef7f658 <__assert_fail@plt+0xfef7e5dc>
    2458:			; <UNDEFINED> instruction: 0xf8d39b13
    245c:	blcs	f5b4 <__assert_fail@plt+0xe538>
    2460:	bge	fedff664 <__assert_fail@plt+0xfedfe5e8>
    2464:	stmdavs	fp!, {r0, r6, r8, r9, sl, sp, lr, pc}
    2468:	stmdavs	sl!, {r2, r4, r5, r8, fp, ip, pc}^
    246c:	stmiane	fp, {r0, r4, r5, r8, r9, ip, pc}^
    2470:	blls	d67148 <__assert_fail@plt+0xd660cc>
    2474:	bl	10a6d44 <__assert_fail@plt+0x10a5cc8>
    2478:	teqls	r5, #201326592	; 0xc000000
    247c:	blt	fea80480 <__assert_fail@plt+0xfea7f404>
    2480:	ldmdbls	r2, {r4, r5, r9, fp, ip, pc}
    2484:	eorsls	r4, r0, #167772160	; 0xa000000
    2488:	blls	7bc0f4 <__assert_fail@plt+0x7bb078>
    248c:	ldmdbls	r1, {r0, r9, sp}
    2490:			; <UNDEFINED> instruction: 0xf0006818
    2494:	bls	701c48 <__assert_fail@plt+0x700bcc>
    2498:	ldmdavs	r0, {r0, r1, r9, sl, lr}
    249c:			; <UNDEFINED> instruction: 0xf0009311
    24a0:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    24a4:	mvnhi	pc, r0, asr #32
    24a8:	ldmdavs	r8, {r3, r4, r8, r9, fp, ip, pc}
    24ac:			; <UNDEFINED> instruction: 0xff54f000
    24b0:			; <UNDEFINED> instruction: 0xf0402800
    24b4:	blls	662c34 <__assert_fail@plt+0x661bb8>
    24b8:			; <UNDEFINED> instruction: 0xf0006818
    24bc:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    24c0:	bichi	pc, pc, r0, asr #32
    24c4:	ldmdavs	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
    24c8:			; <UNDEFINED> instruction: 0xff46f000
    24cc:			; <UNDEFINED> instruction: 0xf0402800
    24d0:			; <UNDEFINED> instruction: 0xf8df81e0
    24d4:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
    24d8:			; <UNDEFINED> instruction: 0x2674f8d3
    24dc:			; <UNDEFINED> instruction: 0xf8c3461d
    24e0:	and	r2, r8, r0, ror r6
    24e4:	andcs	r6, r1, #256	; 0x100
    24e8:	stc2l	0, cr15, [r0]
    24ec:			; <UNDEFINED> instruction: 0x3670f8d5
    24f0:			; <UNDEFINED> instruction: 0xf8c56c5b
    24f4:			; <UNDEFINED> instruction: 0xf8d53670
    24f8:	stmdacs	r0, {r4, r5, r6, r9, sl}
    24fc:	blls	876ccc <__assert_fail@plt+0x875c50>
    2500:			; <UNDEFINED> instruction: 0xf0402b00
    2504:	ldflsd	f0, [sl, #-636]	; 0xfffffd84
    2508:			; <UNDEFINED> instruction: 0xf0006828
    250c:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    2510:	cmnhi	r0, r0	; <UNPREDICTABLE>
    2514:			; <UNDEFINED> instruction: 0xf7fe6828
    2518:	ldrb	lr, [sp, #-3280]!	; 0xfffff330
    251c:	ldrbtpl	r2, [sl], #512	; 0x200
    2520:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2524:			; <UNDEFINED> instruction: 0x3674f8d8
    2528:	ldrbtcc	pc, [r0], -r8, asr #17	; <UNPREDICTABLE>
    252c:			; <UNDEFINED> instruction: 0xf8d5e486
    2530:			; <UNDEFINED> instruction: 0xf64cc674
    2534:			; <UNDEFINED> instruction: 0xf6cc46cd
    2538:			; <UNDEFINED> instruction: 0xf8c546cc
    253c:			; <UNDEFINED> instruction: 0x4665c670
    2540:	blvs	ffaeec1c <__assert_fail@plt+0xffaedba0>
    2544:	svclt	0x000c2b00
    2548:	andcs	r2, r0, #268435456	; 0x10000000
    254c:	blx	fe9b6576 <__assert_fail@plt+0xfe9b54fa>
    2550:	ldrmi	r1, [r9], -r3
    2554:			; <UNDEFINED> instruction: 0xf1022909
    2558:	b	13c2d64 <__assert_fail@plt+0x13c1ce8>
    255c:	ldmle	r6!, {r4, r6, r7, r8, r9}^
    2560:	addsmi	r6, r3, #11008	; 0x2b00
    2564:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    2568:	strtvs	fp, [sl], #-4024	; 0xfffff048
    256c:	strb	r6, [r7, sp, ror #24]!
    2570:			; <UNDEFINED> instruction: 0xf43f2b00
    2574:			; <UNDEFINED> instruction: 0xf8dfac7e
    2578:	ldrbtmi	r3, [fp], #-1148	; 0xfffffb84
    257c:	ldrbtpl	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    2580:			; <UNDEFINED> instruction: 0xf8dfe477
    2584:			; <UNDEFINED> instruction: 0x46301474
    2588:	tstls	r1, r9, ror r4
    258c:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2590:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2594:	svcge	0x00fef43e
    2598:	andcs	r9, r0, r1, lsl r9
    259c:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    25a0:	stmdavc	r3, {r3, r4, r5, r6, r8, ip, sp, pc}
    25a4:	andle	r2, ip, r3, lsr #22
    25a8:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    25ac:	andcs	r2, r0, r5, lsl #4
    25b0:			; <UNDEFINED> instruction: 0xf7fe4479
    25b4:	tstcs	r0, sl, lsr ip
    25b8:	strmi	r4, [r2], -fp, asr #12
    25bc:			; <UNDEFINED> instruction: 0xf7fe4608
    25c0:			; <UNDEFINED> instruction: 0xf8dfec70
    25c4:			; <UNDEFINED> instruction: 0x4628143c
    25c8:			; <UNDEFINED> instruction: 0xf7fe4479
    25cc:	stmdacs	r0, {r1, sl, fp, sp, lr, pc}
    25d0:	svcge	0x00e0f47e
    25d4:	strtcs	pc, [ip], #-2271	; 0xfffff721
    25d8:			; <UNDEFINED> instruction: 0xf8d2447a
    25dc:	blx	feccf794 <__assert_fail@plt+0xfecce718>
    25e0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    25e4:	strbtcc	pc, [ip], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
    25e8:	svclt	0x00d4f7fe
    25ec:	bne	43de54 <__assert_fail@plt+0x43cdd8>
    25f0:			; <UNDEFINED> instruction: 0xf7fe4630
    25f4:	strmi	lr, [r5], -sl, ror #25
    25f8:			; <UNDEFINED> instruction: 0xf43e2800
    25fc:	cdp	15, 1, cr10, cr8, cr11, {6}
    2600:	andcs	r1, r0, r0, lsl sl
    2604:	stcl	7, cr15, [r0], #1016	; 0x3f8
    2608:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    260c:	andle	r2, fp, r3, lsr #22
    2610:	andcs	r4, r5, #4145152	; 0x3f4000
    2614:	ldrbtmi	r2, [r9], #-0
    2618:	stc	7, cr15, [r6], {254}	; 0xfe
    261c:	strbmi	r2, [fp], -r0, lsl #2
    2620:	strmi	r4, [r8], -r2, lsl #12
    2624:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    2628:	andcs	r2, r1, r4, lsr #2
    262c:	bl	ff14062c <__assert_fail@plt+0xff13f5b0>
    2630:	bmi	ffd93ee4 <__assert_fail@plt+0xffd92e68>
    2634:	ldflss	f2, [r3, #-128]	; 0xffffff80
    2638:	rscvs	r4, r8, sl, ror r4
    263c:	stc	7, cr15, [r6], {254}	; 0xfe
    2640:	stmiavs	sl!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    2644:	andsvs	r6, sl, #171	; 0xab
    2648:	svclt	0x00a4f7fe
    264c:	vqdmulh.s<illegal width 8>	d9, d13, d21
    2650:	cfstrdmi	mvd4, [pc, #656]!	; 28e8 <__assert_fail@plt+0x186c>
    2654:			; <UNDEFINED> instruction: 0xf8d34620
    2658:			; <UNDEFINED> instruction: 0x232022a4
    265c:	ldrbtmi	r4, [sp], #-1561	; 0xfffff9e7
    2660:	andls	r9, r1, #0, 10
    2664:			; <UNDEFINED> instruction: 0xf7fe2201
    2668:	stmibmi	sl!, {r2, r8, sl, fp, sp, lr, pc}^
    266c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2670:	ldcl	7, cr15, [sl], {254}	; 0xfe
    2674:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2678:	stmdbge	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    267c:	ldr	r2, [r8], r1, lsl #10
    2680:	ldrbmi	r4, [r5], -r0, asr #12
    2684:	ldrdge	pc, [r0], #-141	; 0xffffff73
    2688:	ldc	7, cr15, [r8], {254}	; 0xfe
    268c:	svclt	0x00fdf7fe
    2690:	andcs	r6, sl, r1, lsr r8
    2694:	stcl	7, cr15, [r2], {254}	; 0xfe
    2698:	ldmdavs	r1!, {r2, sp, lr, pc}
    269c:			; <UNDEFINED> instruction: 0xf7fe2020
    26a0:	strcc	lr, [r1], #-3262	; 0xfffff342
    26a4:	lfmle	f4, 2, [r8], #660	; 0x294
    26a8:	vldrmi	d20, [ip, #876]	; 0x36c
    26ac:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    26b0:			; <UNDEFINED> instruction: 0x2674f8d3
    26b4:			; <UNDEFINED> instruction: 0xf8c3461c
    26b8:	and	r2, sl, r0, ror r6
    26bc:			; <UNDEFINED> instruction: 0x46296bd3
    26c0:	andcs	r6, r1, r2, lsl ip
    26c4:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    26c8:			; <UNDEFINED> instruction: 0x3670f8d4
    26cc:			; <UNDEFINED> instruction: 0xf8c46c5b
    26d0:			; <UNDEFINED> instruction: 0xf8d43670
    26d4:	bcs	c09c <__assert_fail@plt+0xb020>
    26d8:	ldmmi	r1, {r4, r5, r6, r7, r8, ip, lr, pc}^
    26dc:	ldmdavs	r3!, {r2, r9, sp}
    26e0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    26e4:	bl	ff1406e4 <__assert_fail@plt+0xff13f668>
    26e8:	strcs	r4, [r0, #-1592]	; 0xfffff9c8
    26ec:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    26f0:	stmibmi	ip, {r0, r1, r2, r3, r4, r6, r9, sl, sp, lr, pc}^
    26f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    26f8:			; <UNDEFINED> instruction: 0xf7fe2000
    26fc:			; <UNDEFINED> instruction: 0x2100eb96
    2700:	andcs	r4, r1, r2, lsl #12
    2704:	bl	ff340704 <__assert_fail@plt+0xff33f688>
    2708:	ldrmi	r6, [r9], -r8, lsr #16
    270c:	ldmib	r6, {r0, r1, r5, fp, sp, lr}^
    2710:	bls	493b18 <__assert_fail@plt+0x492a9c>
    2714:	andcc	lr, r0, sp, asr #19
    2718:	blls	4ec8d4 <__assert_fail@plt+0x4eb858>
    271c:	strbtcc	pc, [ip], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
    2720:	strmi	lr, [r2, #-2509]	; 0xfffff633
    2724:	cdp2	0, 8, cr15, cr4, cr0, {0}
    2728:			; <UNDEFINED> instruction: 0xf7ff902c
    272c:	ldmibmi	lr!, {r1, r4, r6, r8, fp, ip, sp, pc}
    2730:			; <UNDEFINED> instruction: 0x46302210
    2734:			; <UNDEFINED> instruction: 0xf7fe4479
    2738:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
    273c:	mvnhi	pc, r0, asr #32
    2740:	movwcs	r3, #9744	; 0x2610
    2744:	ldrtmi	r9, [r3], -pc, lsl #6
    2748:			; <UNDEFINED> instruction: 0x461e781a
    274c:	bcs	80f358 <__assert_fail@plt+0x80e2dc>
    2750:	bcs	276b40 <__assert_fail@plt+0x275ac4>
    2754:	bcs	8f6b3c <__assert_fail@plt+0x8f5ac0>
    2758:	svcge	0x001cf43e
    275c:			; <UNDEFINED> instruction: 0xf582fab2
    2760:	bcs	4d1c <__assert_fail@plt+0x3ca0>
    2764:	svcge	0x0016f43e
    2768:	andcs	r4, r5, #176, 18	; 0x2c0000
    276c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2770:	bl	16c0770 <__assert_fail@plt+0x16bf6f4>
    2774:	strtmi	r4, [r9], -fp, asr #12
    2778:	strtmi	r4, [r8], -r2, lsl #12
    277c:	bl	fe44077c <__assert_fail@plt+0xfe43f700>
    2780:	svclt	0x0033f7fe
    2784:	beq	43dffc <__assert_fail@plt+0x43cf80>
    2788:	stc	7, cr15, [r6], {254}	; 0xfe
    278c:			; <UNDEFINED> instruction: 0xf7fe9827
    2790:	blmi	fe9fd448 <__assert_fail@plt+0xfe9fc3cc>
    2794:			; <UNDEFINED> instruction: 0xf8d3447b
    2798:			; <UNDEFINED> instruction: 0x461c2674
    279c:	ldrbtcs	pc, [r0], -r3, asr #17	; <UNPREDICTABLE>
    27a0:	mrrcvs	0, 0, lr, sp, cr8
    27a4:			; <UNDEFINED> instruction: 0x0674f8d4
    27a8:	ldrbtpl	pc, [r0], -r4, asr #17	; <UNPREDICTABLE>
    27ac:	bl	7407ac <__assert_fail@plt+0x73f730>
    27b0:	ldrbtpl	pc, [r4], -r4, asr #17	; <UNPREDICTABLE>
    27b4:			; <UNDEFINED> instruction: 0x3670f8d4
    27b8:	mvnsle	r2, r0, lsl #22
    27bc:	ldcmi	8, cr6, [sp, #652]	; 0x28c
    27c0:	ldrbtmi	r6, [sp], #-227	; 0xffffff1d
    27c4:	bvs	73a7e0 <__assert_fail@plt+0x739764>
    27c8:	rscvs	r6, ip, r8, lsr #17
    27cc:	bl	3407cc <__assert_fail@plt+0x33f750>
    27d0:	stmiavs	fp!, {r2, r3, r5, r7, sp, lr}^
    27d4:	mvnsle	r2, r0, lsl #22
    27d8:	blcs	29478 <__assert_fail@plt+0x283fc>
    27dc:	cfldrsge	mvf15, [lr, #248]!	; 0xf8
    27e0:			; <UNDEFINED> instruction: 0xf0439b16
    27e4:	tstls	r6, #-1476395008	; 0xa8000000
    27e8:	ldclt	7, cr15, [r8, #1016]!	; 0x3f8
    27ec:	ldrdge	pc, [r8], #-141	; 0xffffff73
    27f0:	ldmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27f4:			; <UNDEFINED> instruction: 0xf7fe200a
    27f8:	str	lr, [sp], #-3012	; 0xfffff43c
    27fc:	andcs	r9, r5, #294912	; 0x48000
    2800:			; <UNDEFINED> instruction: 0xf60d2000
    2804:			; <UNDEFINED> instruction: 0xf7fe1568
    2808:	tstcs	r0, r0, lsl fp
    280c:	strmi	r4, [r2], -fp, asr #12
    2810:			; <UNDEFINED> instruction: 0xf7fe4608
    2814:	and	lr, fp, r6, asr #22
    2818:			; <UNDEFINED> instruction: 0xf7fe4628
    281c:	stmdacs	r0, {r2, r7, r8, r9, fp, sp, lr, pc}
    2820:	mrcge	4, 6, APSR_nzcv, cr0, cr14, {1}
    2824:			; <UNDEFINED> instruction: 0xf8104428
    2828:	blcs	291834 <__assert_fail@plt+0x2907b8>
    282c:	mcrge	4, 6, pc, cr10, cr14, {1}	; <UNPREDICTABLE>
    2830:	vmax.s8	q10, q0, q1
    2834:	strtmi	r4, [r8], -r1, lsl #2
    2838:	b	ff740838 <__assert_fail@plt+0xff73f7bc>
    283c:	mvnle	r2, r0, lsl #16
    2840:	mcrlt	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2844:	ldrbtmi	r4, [sp], #-3452	; 0xfffff284
    2848:			; <UNDEFINED> instruction: 0xf0004628
    284c:	stmdacs	r0, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    2850:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {1}
    2854:	strtmi	r9, [r8], -r4, lsr #18
    2858:			; <UNDEFINED> instruction: 0xf0002201
    285c:	eorls	pc, r4, r7, lsl #24
    2860:	blls	67c1ac <__assert_fail@plt+0x67b130>
    2864:	ldmdbls	r2, {r0, r9, sp}
    2868:			; <UNDEFINED> instruction: 0xf0006818
    286c:			; <UNDEFINED> instruction: 0x9012fbff
    2870:	blls	63c118 <__assert_fail@plt+0x63b09c>
    2874:	ldmdbls	r5, {r0, r9, sp}
    2878:			; <UNDEFINED> instruction: 0xf0006818
    287c:			; <UNDEFINED> instruction: 0x9015fbf7
    2880:	blls	6fc0ec <__assert_fail@plt+0x6fb070>
    2884:	ldmdbls	r4, {r0, r9, sp}
    2888:			; <UNDEFINED> instruction: 0xf0006818
    288c:	andsls	pc, r4, pc, ror #23
    2890:	blls	73c0c0 <__assert_fail@plt+0x73b044>
    2894:	ldmdbls	r3, {r0, r9, sp}
    2898:			; <UNDEFINED> instruction: 0xf0006818
    289c:	andsls	pc, r3, r7, ror #23
    28a0:	blls	7bc104 <__assert_fail@plt+0x7bb088>
    28a4:	tstcs	r8, r2, lsr #12
    28a8:			; <UNDEFINED> instruction: 0xf0006818
    28ac:	andcs	pc, r1, #228352	; 0x37c00
    28b0:	strmi	r2, [r3], -r7, lsl #2
    28b4:	tstls	r7, #2031616	; 0x1f0000
    28b8:			; <UNDEFINED> instruction: 0xf0006800
    28bc:	andcs	pc, r1, #220160	; 0x35c00
    28c0:	strmi	r2, [r3], -r7, lsl #2
    28c4:			; <UNDEFINED> instruction: 0x932d9823
    28c8:			; <UNDEFINED> instruction: 0xf0006800
    28cc:	andcs	pc, r1, #211968	; 0x33c00
    28d0:	strmi	r2, [r3], -r7, lsl #2
    28d4:			; <UNDEFINED> instruction: 0x932e9822
    28d8:			; <UNDEFINED> instruction: 0xf0006800
    28dc:	strtmi	pc, [r2], -r7, asr #23
    28e0:	strmi	r2, [r3], -r5, lsl #2
    28e4:			; <UNDEFINED> instruction: 0x932f9820
    28e8:			; <UNDEFINED> instruction: 0xf0006800
    28ec:	bls	6c17f0 <__assert_fail@plt+0x6c0774>
    28f0:	ldmdavs	r0, {r0, r1, r9, sl, lr}
    28f4:			; <UNDEFINED> instruction: 0xf7fe9333
    28f8:			; <UNDEFINED> instruction: 0xf7ffeae0
    28fc:	blls	7b09f0 <__assert_fail@plt+0x7af974>
    2900:	tstcs	r8, r2, lsr #12
    2904:			; <UNDEFINED> instruction: 0xf0006818
    2908:	andcs	pc, r1, #181248	; 0x2c400
    290c:	strmi	r2, [r3], -r7, lsl #2
    2910:	tstls	r7, #2031616	; 0x1f0000
    2914:			; <UNDEFINED> instruction: 0xf0006800
    2918:	strtmi	pc, [r2], -r9, lsr #23
    291c:	strmi	r2, [r3], -r5, lsl #2
    2920:			; <UNDEFINED> instruction: 0x932d9820
    2924:			; <UNDEFINED> instruction: 0xf0006800
    2928:	strtmi	pc, [r2], -r1, lsr #23
    292c:			; <UNDEFINED> instruction: 0x46032110
    2930:			; <UNDEFINED> instruction: 0x932e9818
    2934:			; <UNDEFINED> instruction: 0xf0006800
    2938:			; <UNDEFINED> instruction: 0x4622fb99
    293c:	strmi	r2, [r3], -r9, lsl #2
    2940:			; <UNDEFINED> instruction: 0x932f9819
    2944:			; <UNDEFINED> instruction: 0xf0006800
    2948:	bls	6c1794 <__assert_fail@plt+0x6c0718>
    294c:	ldmdavs	r0, {r0, r1, r9, sl, lr}
    2950:			; <UNDEFINED> instruction: 0xf7fe9333
    2954:			; <UNDEFINED> instruction: 0xf7ffeab2
    2958:	svclt	0x0000b822
    295c:	andeq	r2, r0, r8, asr #6
    2960:	andeq	r2, r0, sl, lsl #7
    2964:	andeq	r3, r1, lr, ror #3
    2968:			; <UNDEFINED> instruction: 0x000131be
    296c:	muleq	r1, r0, r1
    2970:	andeq	r0, r0, r4, lsr r1
    2974:	andeq	r3, r1, r0, lsl r1
    2978:	andeq	r3, r1, lr, lsl #2
    297c:	muleq	r1, lr, r0
    2980:	strdeq	r2, [r0], -r4
    2984:	andeq	r3, r1, r4, lsr #32
    2988:	andeq	r2, r0, ip, lsr #3
    298c:	andeq	r3, r1, r4
    2990:	andeq	r2, r0, ip, lsl #3
    2994:			; <UNDEFINED> instruction: 0x00012fb0
    2998:	andeq	r2, r0, r4, asr #2
    299c:	andeq	r2, r1, lr, ror #30
    29a0:	strdeq	r2, [r0], -ip
    29a4:	andeq	r2, r1, r4, lsl pc
    29a8:	andeq	r2, r0, r4, lsl #1
    29ac:	andeq	r2, r0, r0, ror r0
    29b0:	andeq	r2, r0, ip, asr r0
    29b4:	andeq	r1, r0, r4, lsr #22
    29b8:	andeq	r2, r0, sl, lsr r0
    29bc:	andeq	r2, r0, r6, lsr #32
    29c0:	andeq	r2, r0, lr, lsl r0
    29c4:	andeq	r1, r0, r4, lsr lr
    29c8:	ldrdeq	r2, [r1], -r6
    29cc:	andeq	r2, r1, r0, asr #27
    29d0:	andeq	r2, r1, sl, asr #26
    29d4:	andeq	r2, r1, ip, lsl sp
    29d8:	andeq	r1, r0, r0, lsr #30
    29dc:	andeq	r2, r1, r0, asr #25
    29e0:	andeq	r1, r0, r8, lsl #30
    29e4:	andeq	r2, r1, r0, ror ip
    29e8:	andeq	r1, r0, r2, ror #28
    29ec:	ldrdeq	r1, [r0], -r0
    29f0:	andeq	r2, r1, sl, lsr fp
    29f4:	muleq	r1, r6, sl
    29f8:	andeq	r1, r0, ip, lsr #20
    29fc:	ldrdeq	r1, [r0], -r8
    2a00:	strdeq	r1, [r0], -r4
    2a04:	andeq	r2, r1, r8, lsr sl
    2a08:	andeq	r1, r0, r2, ror r9
    2a0c:	andeq	r1, r0, r0, lsl #19
    2a10:	andeq	r1, r0, lr, lsr sl
    2a14:	andeq	r1, r0, r2, lsr #7
    2a18:	andeq	r2, r1, r4, ror #18
    2a1c:	andeq	r1, r0, r2, lsl fp
    2a20:	andeq	r1, r0, r6, ror #21
    2a24:	strdeq	r1, [r0], -sl
    2a28:	andeq	r1, r0, r0, lsl #16
    2a2c:	andeq	r1, r0, sl, lsl r8
    2a30:	andeq	r2, r1, ip, ror r8
    2a34:	andeq	r2, r1, lr, asr #16
    2a38:	andeq	r1, r0, r2, asr #8
    2a3c:	strtmi	r4, [sl], -r5, lsl #17
    2a40:			; <UNDEFINED> instruction: 0x4e859917
    2a44:			; <UNDEFINED> instruction: 0xf0004478
    2a48:			; <UNDEFINED> instruction: 0xf8ddfb11
    2a4c:	ldrbtmi	fp, [lr], #-180	; 0xffffff4c
    2a50:	ldrtmi	r2, [r0], -r1, lsl #4
    2a54:			; <UNDEFINED> instruction: 0xf0004659
    2a58:			; <UNDEFINED> instruction: 0xf8ddfb09
    2a5c:			; <UNDEFINED> instruction: 0x463090b8
    2a60:	strbmi	r2, [r9], -r1, lsl #4
    2a64:	blx	bea6e <__assert_fail@plt+0xbd9f2>
    2a68:	ldrsbthi	pc, [ip], sp	; <UNPREDICTABLE>
    2a6c:	ldrtmi	r2, [r0], -r1, lsl #4
    2a70:			; <UNDEFINED> instruction: 0xf0004641
    2a74:	strdcs	pc, [sl], -fp
    2a78:	b	fe0c0a78 <__assert_fail@plt+0xfe0bf9fc>
    2a7c:			; <UNDEFINED> instruction: 0x3736e9dd
    2a80:	andcs	r4, r5, #1933312	; 0x1d8000
    2a84:			; <UNDEFINED> instruction: 0x4628443b
    2a88:			; <UNDEFINED> instruction: 0x461e4479
    2a8c:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a90:	bls	5d5064 <__assert_fail@plt+0x5d3fe8>
    2a94:			; <UNDEFINED> instruction: 0x46034479
    2a98:			; <UNDEFINED> instruction: 0xf7fe2001
    2a9c:	stmdals	r4!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2aa0:	blls	c2a778 <__assert_fail@plt+0xc296fc>
    2aa4:	ldmdals	r5!, {r1, r6, r7, r8, fp, ip}
    2aa8:	ldrtmi	r9, [r3], #-3880	; 0xfffff0d8
    2aac:	bl	11d5068 <__assert_fail@plt+0x11d3fec>
    2ab0:	stmib	sp, {}^	; <UNPREDICTABLE>
    2ab4:	ldmdals	r4, {r1, r2, sp}
    2ab8:	ldrbtmi	r0, [r9], #-2715	; 0xfffff565
    2abc:			; <UNDEFINED> instruction: 0xf8cd465a
    2ac0:	andls	r8, r2, r0, lsl r0
    2ac4:			; <UNDEFINED> instruction: 0xf8cd9815
    2ac8:	andls	r9, r3, r0
    2acc:			; <UNDEFINED> instruction: 0xf7fe2001
    2ad0:			; <UNDEFINED> instruction: 0xf8d4ea5e
    2ad4:	blcs	fc2c <__assert_fail@plt+0xebb0>
    2ad8:	cfstrdge	mvd15, [lr], {127}	; 0x7f
    2adc:	ldrbcc	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
    2ae0:			; <UNDEFINED> instruction: 0xf47f2b00
    2ae4:	stmdbmi	r0!, {r0, r2, r5, r6, sl, fp, sp, pc}^
    2ae8:	andcs	r2, r0, r5, lsl #4
    2aec:			; <UNDEFINED> instruction: 0xf7fe4479
    2af0:	blls	c3d168 <__assert_fail@plt+0xc3c0ec>
    2af4:	beq	fe693bc8 <__assert_fail@plt+0xfe692b4c>
    2af8:	andcs	r4, r1, r1, lsl #12
    2afc:	b	11c0afc <__assert_fail@plt+0x11bfa80>
    2b00:	ldmdbmi	sl, {r0, r1, r2, r4, r6, sl, sp, lr, pc}^
    2b04:	ldrtmi	r2, [r0], -r9, lsl #4
    2b08:			; <UNDEFINED> instruction: 0xf7fe4479
    2b0c:	bllt	183d5ac <__assert_fail@plt+0x183c530>
    2b10:	strcc	r2, [r9], -r3, lsl #6
    2b14:	ldr	r9, [r6], -pc, lsl #6
    2b18:	andcs	r4, r5, #1392640	; 0x154000
    2b1c:	ldrbtmi	r2, [r9], #-0
    2b20:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b24:	tstcs	r0, r3, asr sl
    2b28:			; <UNDEFINED> instruction: 0x4603447a
    2b2c:	subseq	pc, r0, r8, lsl #2
    2b30:	andcs	r9, r1, r0
    2b34:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b38:	andcs	r4, r5, #1294336	; 0x13c000
    2b3c:	ldrbtmi	r2, [r9], #-0
    2b40:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b44:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b48:	mcrlt	7, 3, pc, cr15, cr14, {7}	; <UNPREDICTABLE>
    2b4c:	teqcs	r6, #3620864	; 0x374000
    2b50:			; <UNDEFINED> instruction: 0x461e4413
    2b54:	blmi	127ca78 <__assert_fail@plt+0x127b9fc>
    2b58:	subsne	pc, fp, #64, 4
    2b5c:	stmdami	r9, {r3, r6, r8, fp, lr}^
    2b60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2b64:			; <UNDEFINED> instruction: 0xf7fe4478
    2b68:	ldrtmi	lr, [r2], -sl, lsl #21
    2b6c:			; <UNDEFINED> instruction: 0xb1a3e000
    2b70:			; <UNDEFINED> instruction: 0xf8124616
    2b74:	blcs	1751780 <__assert_fail@plt+0x1750704>
    2b78:	stmdbmi	r3, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    2b7c:	andcs	r2, r0, r5, lsl #4
    2b80:	ldrbtmi	r3, [r9], #-1537	; 0xfffff9ff
    2b84:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b88:	strbmi	r2, [fp], -r0, lsl #2
    2b8c:	andcs	r4, r1, r2, lsl #12
    2b90:	strmi	r9, [r8], -pc
    2b94:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b98:	blcs	177c2f4 <__assert_fail@plt+0x177b278>
    2b9c:	ldmdbmi	fp!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
    2ba0:	andcs	r2, r0, r5, lsl #4
    2ba4:			; <UNDEFINED> instruction: 0xf7fe4479
    2ba8:	tstcs	r0, r0, asr #18
    2bac:	strmi	r4, [r2], -fp, asr #12
    2bb0:			; <UNDEFINED> instruction: 0xf7fe4608
    2bb4:	strb	lr, [r6, #2422]	; 0x976
    2bb8:			; <UNDEFINED> instruction: 0xf7fe9726
    2bbc:	stmib	sp, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, pc}^
    2bc0:	stmib	sp, {r1, r4}^
    2bc4:	andsls	r0, r1, r4, lsl r0
    2bc8:	ldmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bcc:	andcs	r4, r5, #48, 18	; 0xc0000
    2bd0:	ldr	r4, [r1, #1145]	; 0x479
    2bd4:			; <UNDEFINED> instruction: 0xf44f4b2f
    2bd8:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    2bdc:	ldrbtmi	r4, [fp], #-2095	; 0xfffff7d1
    2be0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2be4:	b	12c0be4 <__assert_fail@plt+0x12bfb68>
    2be8:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    2bec:	pushmi	{r0, r2, r7, r8, sl, sp, lr, pc}
    2bf0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bf4:	stmdbmi	ip!, {r7, r8, sl, sp, lr, pc}
    2bf8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2bfc:	stmdbmi	fp!, {r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    2c00:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2c04:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c08:	strtmi	r9, [r9], -pc, lsl #22
    2c0c:			; <UNDEFINED> instruction: 0x4602681b
    2c10:			; <UNDEFINED> instruction: 0xf7fe2001
    2c14:	stmdbmi	r6!, {r1, r2, r6, r8, fp, sp, lr, pc}
    2c18:	strb	r4, [lr, #-1145]!	; 0xfffffb87
    2c1c:	andcs	r4, r5, #606208	; 0x94000
    2c20:	strb	r4, [r9, #-1145]!	; 0xfffffb87
    2c24:	strmi	r4, [r1], -r4, lsr #20
    2c28:	ldrbtmi	r2, [sl], #-1
    2c2c:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c30:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c34:	andcs	r4, r5, #540672	; 0x84000
    2c38:	ldrb	r4, [sp, #-1145]	; 0xfffffb87
    2c3c:	strtmi	r4, [fp], -r0, lsr #20
    2c40:	andcs	r9, r1, r7, lsr #18
    2c44:			; <UNDEFINED> instruction: 0xf7fe447a
    2c48:	ldmdbmi	lr, {r2, r3, r5, r8, fp, sp, lr, pc}
    2c4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c50:	svclt	0x0000e552
    2c54:	andeq	r1, r0, r8, lsl #16
    2c58:	andeq	r1, r0, sl, lsl #16
    2c5c:	ldrdeq	r1, [r0], -r8
    2c60:	ldrdeq	r1, [r0], -r8
    2c64:			; <UNDEFINED> instruction: 0x000017ba
    2c68:	ldrdeq	r1, [r0], -r8
    2c6c:	andeq	r1, r0, r0, asr #8
    2c70:	andeq	r1, r0, sl, lsr r6
    2c74:	andeq	r1, r0, r0, ror #12
    2c78:	andeq	r1, r0, r2, lsl r5
    2c7c:	andeq	r1, r0, r8, ror #15
    2c80:	andeq	r1, r0, r6, asr #11
    2c84:	andeq	r1, r0, ip, asr #11
    2c88:	ldrdeq	r1, [r0], -r2
    2c8c:	andeq	r1, r0, r4, ror #7
    2c90:	andeq	r1, r0, r0, lsr #10
    2c94:	andeq	r1, r0, sl, ror #14
    2c98:	andeq	r1, r0, r8, asr #10
    2c9c:	andeq	r1, r0, r2, ror #10
    2ca0:	ldrdeq	r1, [r0], -lr
    2ca4:	andeq	r1, r0, r6, asr #4
    2ca8:	andeq	r1, r0, r6, lsl #6
    2cac:	andeq	r1, r0, r6, ror #5
    2cb0:	andeq	r1, r0, r0, ror r2
    2cb4:	andeq	r1, r0, r8, lsr #3
    2cb8:	andeq	r1, r0, sl, lsr #2
    2cbc:	andeq	r1, r0, ip, asr #3
    2cc0:			; <UNDEFINED> instruction: 0x000013b8
    2cc4:	andeq	r1, r0, sl, ror #3
    2cc8:	bleq	3ee0c <__assert_fail@plt+0x3dd90>
    2ccc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2cd0:	strbtmi	fp, [sl], -r2, lsl #24
    2cd4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2cd8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2cdc:	ldrmi	sl, [sl], #776	; 0x308
    2ce0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2ce4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2ce8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2cec:			; <UNDEFINED> instruction: 0xf85a4b06
    2cf0:	stmdami	r6, {r0, r1, ip, sp}
    2cf4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2cf8:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cfc:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d00:	andeq	r2, r1, r0, lsr #3
    2d04:	strdeq	r0, [r0], -r8
    2d08:	andeq	r0, r0, ip, lsr #2
    2d0c:	andeq	r0, r0, r8, lsr r1
    2d10:	ldr	r3, [pc, #20]	; 2d2c <__assert_fail@plt+0x1cb0>
    2d14:	ldr	r2, [pc, #20]	; 2d30 <__assert_fail@plt+0x1cb4>
    2d18:	add	r3, pc, r3
    2d1c:	ldr	r2, [r3, r2]
    2d20:	cmp	r2, #0
    2d24:	bxeq	lr
    2d28:	b	edc <__gmon_start__@plt>
    2d2c:	andeq	r2, r1, r0, lsl #3
    2d30:	andeq	r0, r0, r0, lsr #2
    2d34:	blmi	1d4d54 <__assert_fail@plt+0x1d3cd8>
    2d38:	bmi	1d3f20 <__assert_fail@plt+0x1d2ea4>
    2d3c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2d40:	andle	r4, r3, sl, ror r4
    2d44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2d48:	ldrmi	fp, [r8, -r3, lsl #2]
    2d4c:	svclt	0x00004770
    2d50:	ldrdeq	r2, [r1], -r4
    2d54:	ldrdeq	r2, [r1], -r0
    2d58:	andeq	r2, r1, ip, asr r1
    2d5c:	andeq	r0, r0, r0, lsl #2
    2d60:	stmdbmi	r9, {r3, fp, lr}
    2d64:	bmi	253f4c <__assert_fail@plt+0x252ed0>
    2d68:	bne	253f54 <__assert_fail@plt+0x252ed8>
    2d6c:	svceq	0x00cb447a
    2d70:			; <UNDEFINED> instruction: 0x01a1eb03
    2d74:	andle	r1, r3, r9, asr #32
    2d78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2d7c:	ldrmi	fp, [r8, -r3, lsl #2]
    2d80:	svclt	0x00004770
    2d84:	andeq	r2, r1, r8, lsr #5
    2d88:	andeq	r2, r1, r4, lsr #5
    2d8c:	andeq	r2, r1, r0, lsr r1
    2d90:	andeq	r0, r0, r8, asr r1
    2d94:	blmi	2b01bc <__assert_fail@plt+0x2af140>
    2d98:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2d9c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2da0:	blmi	271354 <__assert_fail@plt+0x2702d8>
    2da4:	ldrdlt	r5, [r3, -r3]!
    2da8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2dac:			; <UNDEFINED> instruction: 0xf7fe6818
    2db0:			; <UNDEFINED> instruction: 0xf7ffe816
    2db4:	blmi	1c2cb8 <__assert_fail@plt+0x1c1c3c>
    2db8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2dbc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2dc0:	andeq	r2, r1, r2, ror r2
    2dc4:	andeq	r2, r1, r0, lsl #2
    2dc8:	strdeq	r0, [r0], -ip
    2dcc:	andeq	r2, r1, r6, asr r2
    2dd0:	andeq	r2, r1, r2, asr r2
    2dd4:	svclt	0x0000e7c4
    2dd8:	ldrblt	r4, [r0, #2081]!	; 0x821
    2ddc:	addlt	r4, r7, r8, ror r4
    2de0:			; <UNDEFINED> instruction: 0xf7fe4e20
    2de4:	ldrbtmi	lr, [lr], #-2148	; 0xfffff79c
    2de8:	tstlt	r0, #4, 12	; 0x400000
    2dec:	tstcs	r0, lr, lsl sp
    2df0:			; <UNDEFINED> instruction: 0x46084f1e
    2df4:	mvnscc	pc, #79	; 0x4f
    2df8:	ldmdbpl	r6!, {r0, r9, sp}^
    2dfc:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    2e00:	ldmdavs	r5!, {sl, ip, sp, lr}
    2e04:			; <UNDEFINED> instruction: 0xf7fe9502
    2e08:	mcrrne	9, 3, lr, r1, cr4	; <UNPREDICTABLE>
    2e0c:	tstls	r5, r1
    2e10:	svc	0x00d2f7fd
    2e14:	strmi	r9, [r5], -r5, lsl #18
    2e18:	ldmdavs	r6!, {r3, r4, r5, r7, r8, ip, sp, pc}
    2e1c:	mvnscc	pc, #79	; 0x4f
    2e20:	strls	r2, [r1], #-513	; 0xfffffdff
    2e24:	strls	r9, [r2], -r0, lsl #14
    2e28:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e2c:	andlt	r4, r7, r8, lsr #12
    2e30:	stmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    2e34:	strtmi	r2, [r5], -r5, lsl #4
    2e38:			; <UNDEFINED> instruction: 0xf7fd4479
    2e3c:	qsub8mi	lr, r1, r6
    2e40:	strtmi	r4, [r0], -r2, lsl #12
    2e44:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e48:	stmdbmi	sl, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2e4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2e50:	svc	0x00eaf7fd
    2e54:	strmi	r4, [r2], -r9, lsr #12
    2e58:			; <UNDEFINED> instruction: 0xf7fe4628
    2e5c:	strb	lr, [r5, r2, lsr #16]!
    2e60:	andeq	r0, r0, r0, lsr r8
    2e64:	strheq	r2, [r1], -r6
    2e68:	andeq	r0, r0, r4, asr r1
    2e6c:	andeq	r0, r0, r0, lsr r8
    2e70:	ldrdeq	r0, [r0], -ip
    2e74:	andeq	r0, r0, sl, ror #15
    2e78:	strmi	r4, [r4], -r4, ror #18
    2e7c:	andcs	fp, r5, #8, 10	; 0x2000000
    2e80:	andcs	r4, r0, r9, ror r4
    2e84:	svc	0x00d0f7fd
    2e88:			; <UNDEFINED> instruction: 0xf7fe4621
    2e8c:	stmdbmi	r0!, {r5, r6, r7, fp, sp, lr, pc}^
    2e90:	andcs	r2, r0, r5, lsl #4
    2e94:	cfldrdmi	mvd4, [pc, #-484]	; 2cb8 <__assert_fail@plt+0x1c3c>
    2e98:	svc	0x00c6f7fd
    2e9c:	ldrbtmi	r4, [sp], #-2910	; 0xfffff4a2
    2ea0:	stmiapl	fp!, {r0, r8, sp}^
    2ea4:			; <UNDEFINED> instruction: 0x4602681b
    2ea8:			; <UNDEFINED> instruction: 0xf7fe4620
    2eac:	ldmdbmi	fp, {r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    2eb0:	andcs	r2, r0, r5, lsl #4
    2eb4:			; <UNDEFINED> instruction: 0xf7fd4479
    2eb8:			; <UNDEFINED> instruction: 0x4621efb8
    2ebc:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ec0:	andcs	r4, r5, #1425408	; 0x15c000
    2ec4:	ldrbtmi	r2, [r9], #-0
    2ec8:	svc	0x00aef7fd
    2ecc:			; <UNDEFINED> instruction: 0xf7fe4621
    2ed0:	ldmdbmi	r4, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    2ed4:	andcs	r2, r0, r5, lsl #4
    2ed8:			; <UNDEFINED> instruction: 0xf7fd4479
    2edc:	strtmi	lr, [r1], -r6, lsr #31
    2ee0:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ee4:	andcs	r4, r5, #80, 18	; 0x140000
    2ee8:	ldrbtmi	r2, [r9], #-0
    2eec:	svc	0x009cf7fd
    2ef0:			; <UNDEFINED> instruction: 0xf7fe4621
    2ef4:	stmdbmi	sp, {r2, r3, r5, r7, fp, sp, lr, pc}^
    2ef8:	andcs	r2, r0, r5, lsl #4
    2efc:			; <UNDEFINED> instruction: 0xf7fd4479
    2f00:	qadd8mi	lr, r1, r4
    2f04:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f08:	andcs	r4, r5, #1196032	; 0x124000
    2f0c:	ldrbtmi	r2, [r9], #-0
    2f10:	svc	0x008af7fd
    2f14:			; <UNDEFINED> instruction: 0xf7fe4621
    2f18:	stmdbmi	r6, {r1, r3, r4, r7, fp, sp, lr, pc}^
    2f1c:	andcs	r2, r0, r5, lsl #4
    2f20:			; <UNDEFINED> instruction: 0xf7fd4479
    2f24:	strtmi	lr, [r1], -r2, lsl #31
    2f28:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f2c:	andcs	r4, r5, #1081344	; 0x108000
    2f30:	ldrbtmi	r2, [r9], #-0
    2f34:	svc	0x0078f7fd
    2f38:			; <UNDEFINED> instruction: 0xf7fe4621
    2f3c:	ldmdbmi	pc!, {r3, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2f40:	andcs	r2, r0, r5, lsl #4
    2f44:			; <UNDEFINED> instruction: 0xf7fd4479
    2f48:	qsub16mi	lr, r1, r0
    2f4c:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f50:	andcs	r4, r5, #966656	; 0xec000
    2f54:	ldrbtmi	r2, [r9], #-0
    2f58:	svc	0x0066f7fd
    2f5c:			; <UNDEFINED> instruction: 0xf7fe4621
    2f60:	ldmdbmi	r8!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    2f64:	andcs	r2, r0, r5, lsl #4
    2f68:			; <UNDEFINED> instruction: 0xf7fd4479
    2f6c:	qsaxmi	lr, r1, lr
    2f70:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f74:	andcs	r4, r5, #52, 18	; 0xd0000
    2f78:	ldrbtmi	r2, [r9], #-0
    2f7c:	svc	0x0054f7fd
    2f80:			; <UNDEFINED> instruction: 0xf7fe4621
    2f84:	ldmdbmi	r1!, {r2, r5, r6, fp, sp, lr, pc}
    2f88:	andcs	r2, r0, r5, lsl #4
    2f8c:			; <UNDEFINED> instruction: 0xf7fd4479
    2f90:	strtmi	lr, [r1], -ip, asr #30
    2f94:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f98:	andcs	r4, r5, #737280	; 0xb4000
    2f9c:	ldrbtmi	r2, [r9], #-0
    2fa0:	svc	0x0042f7fd
    2fa4:			; <UNDEFINED> instruction: 0xf7fe4621
    2fa8:	stmdbmi	sl!, {r1, r4, r6, fp, sp, lr, pc}
    2fac:	andcs	r2, r0, r5, lsl #4
    2fb0:			; <UNDEFINED> instruction: 0xf7fd4479
    2fb4:	qasxmi	lr, r1, sl
    2fb8:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fbc:	andcs	r4, r5, #622592	; 0x98000
    2fc0:	ldrbtmi	r2, [r9], #-0
    2fc4:	svc	0x0030f7fd
    2fc8:			; <UNDEFINED> instruction: 0xf7fe4621
    2fcc:	stmdbmi	r3!, {r6, fp, sp, lr, pc}
    2fd0:	andcs	r2, r0, r5, lsl #4
    2fd4:			; <UNDEFINED> instruction: 0xf7fd4479
    2fd8:	strtmi	lr, [r1], -r8, lsr #30
    2fdc:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fe0:	andcs	r4, r5, #507904	; 0x7c000
    2fe4:	ldrbtmi	r2, [r9], #-0
    2fe8:	svc	0x001ef7fd
    2fec:	tstcs	r1, sp, lsl fp
    2ff0:			; <UNDEFINED> instruction: 0x4602447b
    2ff4:			; <UNDEFINED> instruction: 0xf7fd4620
    2ff8:	blmi	6fef58 <__assert_fail@plt+0x6fdedc>
    2ffc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3000:	blx	fec09c08 <__assert_fail@plt+0xfec08b8c>
    3004:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3008:	svc	0x0080f7fd
    300c:	ldrdeq	r0, [r0], -r4
    3010:	andeq	r0, r0, ip, asr #15
    3014:	strdeq	r1, [r1], -lr
    3018:	andeq	r0, r0, r4, asr r1
    301c:	andeq	r0, r0, ip, asr #15
    3020:	andeq	r0, r0, r6, asr #15
    3024:	andeq	r0, r0, r0, ror #15
    3028:	andeq	r0, r0, r6, lsl #16
    302c:	andeq	r0, r0, r8, lsr r8
    3030:	andeq	r0, r0, sl, ror #16
    3034:	andeq	r0, r0, ip, lsl #17
    3038:	andeq	r0, r0, lr, lsr #17
    303c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3040:	strdeq	r0, [r0], -r2
    3044:	andeq	r0, r0, r0, lsr #18
    3048:	andeq	r0, r0, r6, asr #18
    304c:	andeq	r0, r0, r4, ror r9
    3050:	muleq	r0, sl, r9
    3054:	andeq	r1, r0, r0, lsr #6
    3058:			; <UNDEFINED> instruction: 0x000009b6
    305c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3060:	strdeq	r0, [r0], -r6
    3064:	andeq	r0, r0, r8, lsl #20
    3068:	andeq	r0, r0, r4, lsl r1
    306c:	cfrshl64ne	mvdx12, mvdx0, fp
    3070:	ldcle	0, cr11, [r5, #-520]	; 0xfffffdf8
    3074:			; <UNDEFINED> instruction: 0x46054616
    3078:	svc	0x0054f7fd
    307c:	svclt	0x00b84284
    3080:	ldmdblt	r6, {r2, r9, sl, lr}^
    3084:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
    3088:	strtmi	r4, [r2], -r3, lsr #12
    308c:	andcs	r9, r1, r0, lsl #10
    3090:	svc	0x007cf7fd
    3094:	andlt	r4, r2, r0, lsr #12
    3098:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    309c:			; <UNDEFINED> instruction: 0xe7f34479
    30a0:	svc	0x000af7fd
    30a4:	andlt	r4, r2, r0, lsr #12
    30a8:	svclt	0x0000bd70
    30ac:	andeq	r0, r0, r2, lsl #19
    30b0:	andeq	r0, r0, r4, ror #18
    30b4:	ldrblt	r4, [r0, #-2439]!	; 0xfffff679
    30b8:			; <UNDEFINED> instruction: 0x46044479
    30bc:	svc	0x00b4f7fd
    30c0:	ldrbtmi	r4, [sp], #-3461	; 0xfffff27b
    30c4:			; <UNDEFINED> instruction: 0xf7fdb170
    30c8:	stmibmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    30cc:	andcs	r2, r0, r5, lsl #4
    30d0:			; <UNDEFINED> instruction: 0xf7fd4479
    30d4:	smlatbcs	r0, sl, lr, lr
    30d8:	strmi	r4, [r8], -r2, lsl #12
    30dc:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    30e0:	ldcllt	0, cr2, [r0, #-0]
    30e4:			; <UNDEFINED> instruction: 0x4620497e
    30e8:			; <UNDEFINED> instruction: 0xf7fd4479
    30ec:			; <UNDEFINED> instruction: 0x4604ef9e
    30f0:	rscsle	r2, r6, r0, lsl #16
    30f4:	ldmdami	fp!, {r0, r1, r9, sl, lr}^
    30f8:	tstcs	r1, r5, lsl r2
    30fc:	mrcmi	4, 3, r4, cr10, cr8, {3}
    3100:	mrc	7, 5, APSR_nzcv, cr6, cr13, {7}
    3104:	andcs	r4, sl, r1, lsr #12
    3108:			; <UNDEFINED> instruction: 0xf7fd447e
    310c:	ldmdami	r7!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}^
    3110:	eorcs	r4, r6, #36700160	; 0x2300000
    3114:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3118:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    311c:			; <UNDEFINED> instruction: 0x46234874
    3120:	tstcs	r1, r3, lsr #4
    3124:			; <UNDEFINED> instruction: 0xf7fd4478
    3128:	strtmi	lr, [r1], -r4, lsr #29
    312c:			; <UNDEFINED> instruction: 0xf7fd200a
    3130:	ldmdami	r0!, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    3134:	andscs	r4, r1, #36700160	; 0x2300000
    3138:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    313c:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    3140:	andcs	r4, sl, r1, lsr #12
    3144:	svc	0x0064f7fd
    3148:	strtmi	r4, [r3], -fp, ror #16
    314c:	tstcs	r1, r8, lsr #4
    3150:			; <UNDEFINED> instruction: 0xf7fd4478
    3154:	strtmi	lr, [r1], -lr, lsl #29
    3158:			; <UNDEFINED> instruction: 0xf7fd200a
    315c:	blmi	19feecc <__assert_fail@plt+0x19fde50>
    3160:	tstcs	r1, r2, lsr r6
    3164:	stmiapl	fp!, {r5, r9, sl, lr}^
    3168:			; <UNDEFINED> instruction: 0xf7fd681b
    316c:	blmi	193ede4 <__assert_fail@plt+0x193dd68>
    3170:	tstcs	r1, r2, lsr r6
    3174:	stmiapl	fp!, {r5, r9, sl, lr}^
    3178:			; <UNDEFINED> instruction: 0xf7fd681b
    317c:	blmi	187edd4 <__assert_fail@plt+0x187dd58>
    3180:	tstcs	r1, r2, lsr r6
    3184:	stmiapl	fp!, {r5, r9, sl, lr}^
    3188:			; <UNDEFINED> instruction: 0xf7fd681b
    318c:	blmi	17bedc4 <__assert_fail@plt+0x17bdd48>
    3190:	tstcs	r1, r2, lsr r6
    3194:	stmiapl	fp!, {r5, r9, sl, lr}^
    3198:			; <UNDEFINED> instruction: 0xf7fd681b
    319c:	ldmdami	fp, {r2, r8, r9, sl, fp, sp, lr, pc}^
    31a0:	andcs	r4, r6, #36700160	; 0x2300000
    31a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    31a8:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    31ac:			; <UNDEFINED> instruction: 0x46234858
    31b0:	tstcs	r1, r5, lsl #4
    31b4:			; <UNDEFINED> instruction: 0xf7fd4478
    31b8:	ldmdami	r6, {r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    31bc:	andcs	r4, r5, #36700160	; 0x2300000
    31c0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    31c4:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    31c8:			; <UNDEFINED> instruction: 0x46234853
    31cc:	tstcs	r1, lr, lsl #4
    31d0:			; <UNDEFINED> instruction: 0xf7fd4478
    31d4:	ldmdami	r1, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^
    31d8:	andcs	r4, lr, #36700160	; 0x2300000
    31dc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    31e0:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    31e4:	strtmi	r4, [r3], -lr, asr #16
    31e8:	tstcs	r1, pc, lsl #4
    31ec:			; <UNDEFINED> instruction: 0xf7fd4478
    31f0:	stmdami	ip, {r6, r9, sl, fp, sp, lr, pc}^
    31f4:	andcs	r4, pc, #36700160	; 0x2300000
    31f8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    31fc:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    3200:	strtmi	r4, [r3], -r9, asr #16
    3204:	tstcs	r1, ip, lsl #4
    3208:			; <UNDEFINED> instruction: 0xf7fd4478
    320c:	stmdami	r7, {r1, r4, r5, r9, sl, fp, sp, lr, pc}^
    3210:	andcs	r4, fp, #36700160	; 0x2300000
    3214:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3218:	mcr	7, 1, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    321c:	strtmi	r4, [r3], -r4, asr #16
    3220:	tstcs	r1, pc, lsl #4
    3224:			; <UNDEFINED> instruction: 0xf7fd4478
    3228:	stmdami	r2, {r2, r5, r9, sl, fp, sp, lr, pc}^
    322c:	andcs	r4, r6, #36700160	; 0x2300000
    3230:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3234:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    3238:			; <UNDEFINED> instruction: 0x4623483f
    323c:	tstcs	r1, r0, lsl r2
    3240:			; <UNDEFINED> instruction: 0xf7fd4478
    3244:	ldmdami	sp!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    3248:	andcs	r4, sp, #36700160	; 0x2300000
    324c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3250:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3254:			; <UNDEFINED> instruction: 0x4623483a
    3258:	tstcs	r1, r8, lsl #4
    325c:			; <UNDEFINED> instruction: 0xf7fd4478
    3260:	ldmdami	r8!, {r3, r9, sl, fp, sp, lr, pc}
    3264:	andcs	r4, r9, #36700160	; 0x2300000
    3268:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    326c:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3270:			; <UNDEFINED> instruction: 0x46324b35
    3274:	strtmi	r2, [r0], -r1, lsl #2
    3278:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    327c:	mrc	7, 4, APSR_nzcv, cr2, cr13, {7}
    3280:	andcs	r4, sl, r1, lsr #12
    3284:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3288:	andcs	r4, sl, r1, lsr #12
    328c:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3290:	strtmi	r4, [r3], -lr, lsr #16
    3294:	tstcs	r1, sl, lsl #4
    3298:			; <UNDEFINED> instruction: 0xf7fd4478
    329c:	strtmi	lr, [r1], -sl, ror #27
    32a0:			; <UNDEFINED> instruction: 0xf7fd200a
    32a4:	stmdami	sl!, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    32a8:	subcs	r4, r3, #36700160	; 0x2300000
    32ac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    32b0:	ldcl	7, cr15, [lr, #1012]	; 0x3f4
    32b4:	strtmi	r4, [r3], -r7, lsr #16
    32b8:	tstcs	r1, sl, lsl #4
    32bc:			; <UNDEFINED> instruction: 0xf7fd4478
    32c0:			; <UNDEFINED> instruction: 0x4621edd8
    32c4:			; <UNDEFINED> instruction: 0xf7fd200a
    32c8:	strtmi	lr, [r0], -r4, lsr #29
    32cc:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    32d0:	ldcllt	0, cr2, [r0, #-4]!
    32d4:	andeq	r0, r0, r8, asr r9
    32d8:	ldrdeq	r1, [r1], -sl
    32dc:	andeq	r0, r0, r4, asr #18
    32e0:	andeq	r0, r0, r0, ror #18
    32e4:	andeq	r0, r0, r0, asr r9
    32e8:	andeq	r0, r0, r8, ror #19
    32ec:	andeq	r0, r0, lr, asr #18
    32f0:	andeq	r0, r0, r8, ror #18
    32f4:	andeq	r0, r0, r6, ror r9
    32f8:	andeq	r0, r0, r4, ror r9
    32fc:	andeq	r0, r0, r8, asr #2
    3300:	andeq	r0, r0, ip, lsl #2
    3304:	andeq	r0, r0, r4, asr #2
    3308:	andeq	r0, r0, r4, lsr #2
    330c:	andeq	r0, r0, r2, asr r9
    3310:	andeq	r0, r0, ip, asr #18
    3314:	andeq	r0, r0, r6, asr #18
    3318:	andeq	r0, r0, r0, asr #18
    331c:	andeq	r0, r0, r2, asr #18
    3320:	andeq	r0, r0, r4, asr #18
    3324:	andeq	r0, r0, r6, asr #18
    3328:	andeq	r0, r0, r8, asr #18
    332c:	andeq	r0, r0, sl, asr #18
    3330:	andeq	r0, r0, r8, asr #18
    3334:	andeq	r0, r0, sl, asr #18
    3338:	andeq	r0, r0, r4, asr #18
    333c:	andeq	r0, r0, sl, asr #18
    3340:	andeq	r0, r0, ip, asr #18
    3344:	andeq	r0, r0, sl, asr #18
    3348:	andeq	r0, r0, ip, lsl r1
    334c:	andeq	r0, r0, r8, lsr #18
    3350:	andeq	r0, r0, lr, lsl r9
    3354:	andeq	r0, r0, r4, asr r9
    3358:	ldrblt	r4, [r0, #-2859]!	; 0xfffff4d5
    335c:			; <UNDEFINED> instruction: 0x4605447b
    3360:	bcs	5d3d0 <__assert_fail@plt+0x5c354>
    3364:	ldmdavs	sl, {r2, r4, ip, lr, pc}^
    3368:	ldmvs	ip, {r1, r7, r8, ip, sp, pc}
    336c:	stccs	0, cr6, [r0], {220}	; 0xdc
    3370:	cdpmi	0, 2, cr13, cr6, cr7, {2}
    3374:	and	r4, r3, lr, ror r4
    3378:	rscsvs	r6, r4, r4, lsr #20
    337c:	suble	r2, r0, r0, lsl #24
    3380:	strtmi	r4, [r8], -r1, lsr #12
    3384:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3388:	mvnsle	r2, r0, lsl #16
    338c:	ldcllt	0, cr2, [r0, #-4]!
    3390:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    3394:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3398:	rscsle	r2, r8, r0, lsl #16
    339c:			; <UNDEFINED> instruction: 0x4628491d
    33a0:			; <UNDEFINED> instruction: 0xf7fd4479
    33a4:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    33a8:	ldmdbmi	fp, {r0, r4, r5, r6, r7, ip, lr, pc}
    33ac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    33b0:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    33b4:	rscle	r2, sl, r0, lsl #16
    33b8:			; <UNDEFINED> instruction: 0x46284918
    33bc:			; <UNDEFINED> instruction: 0xf7fd4479
    33c0:	stmdacs	r0, {r3, r8, sl, fp, sp, lr, pc}
    33c4:	ldmdbmi	r6, {r0, r1, r5, r6, r7, ip, lr, pc}
    33c8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    33cc:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    33d0:	sbcsle	r2, ip, r0, lsl #16
    33d4:			; <UNDEFINED> instruction: 0x46284913
    33d8:			; <UNDEFINED> instruction: 0xf7fd4479
    33dc:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    33e0:	ldmdbmi	r1, {r0, r2, r4, r6, r7, ip, lr, pc}
    33e4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    33e8:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    33ec:	sbcle	r2, lr, r0, lsl #16
    33f0:	strtmi	r4, [r8], -lr, lsl #18
    33f4:			; <UNDEFINED> instruction: 0xf7fd4479
    33f8:	stmdacc	r0, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    33fc:	andcs	fp, r1, r8, lsl pc
    3400:	andcs	fp, r0, r0, ror sp
    3404:	svclt	0x0000bd70
    3408:			; <UNDEFINED> instruction: 0x00011cb4
    340c:	muleq	r1, ip, ip
    3410:	andeq	r0, r0, sl, lsl #17
    3414:	andeq	r0, r0, ip, lsl #17
    3418:	andeq	r0, r0, lr, lsl #17
    341c:	andeq	r0, r0, ip, lsl #17
    3420:	andeq	r0, r0, lr, lsl #17
    3424:	muleq	r0, r0, r8
    3428:	muleq	r0, r2, r8
    342c:	muleq	r0, r4, r8
    3430:	ldrbmi	lr, [r0, sp, lsr #18]!
    3434:	ldrmi	fp, [sp], -r4, lsl #1
    3438:	stcls	6, cr4, [ip], {7}
    343c:	blls	354c7c <__assert_fail@plt+0x353c00>
    3440:	ldmib	sp, {r1, r4, r7, r9, sl, lr}^
    3444:	stmdblt	r4!, {r1, r2, r3, r8, fp, pc}
    3448:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
    344c:	addsmi	r6, sl, #1179648	; 0x120000
    3450:			; <UNDEFINED> instruction: 0xf8dfd019
    3454:			; <UNDEFINED> instruction: 0x212f8090
    3458:			; <UNDEFINED> instruction: 0xf10844f8
    345c:			; <UNDEFINED> instruction: 0x46400850
    3460:	stcl	7, cr15, [r4, #1012]	; 0x3f4
    3464:			; <UNDEFINED> instruction: 0xb3284604
    3468:			; <UNDEFINED> instruction: 0x4640b135
    346c:	andlt	r2, r4, pc, lsr #2
    3470:			; <UNDEFINED> instruction: 0x47f0e8bd
    3474:	ldcllt	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3478:	tstlt	r3, r3, asr #16
    347c:	strtmi	r3, [r0], -r1, lsl #8
    3480:	pop	{r2, ip, sp, pc}
    3484:	ldcmi	7, cr8, [r8], {240}	; 0xf0
    3488:	ldrbtmi	r4, [ip], #-2328	; 0xfffff6e8
    348c:			; <UNDEFINED> instruction: 0xf1044479
    3490:			; <UNDEFINED> instruction: 0xf7fd0050
    3494:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
    3498:	ldrcc	sp, [r0], #-219	; 0xffffff25
    349c:	movtcs	r4, #2580	; 0xa14
    34a0:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    34a4:			; <UNDEFINED> instruction: 0x4620447a
    34a8:	ldrmi	r9, [r9], -r0, lsl #4
    34ac:			; <UNDEFINED> instruction: 0xf7fd2201
    34b0:	strb	lr, [r4, r0, ror #27]!
    34b4:	andcs	r4, r5, #245760	; 0x3c000
    34b8:			; <UNDEFINED> instruction: 0xf7fd4479
    34bc:	ldmdavs	fp!, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    34c0:			; <UNDEFINED> instruction: 0x460442b3
    34c4:	ldrbmi	sp, [r6], #-987	; 0xfffffc25
    34c8:	ldmle	r8, {r0, r1, r4, r5, r7, r9, lr}^
    34cc:	andcs	r4, r5, #163840	; 0x28000
    34d0:	ldrbtmi	r2, [r9], #-0
    34d4:	pop	{r2, ip, sp, pc}
    34d8:			; <UNDEFINED> instruction: 0xf7fd47f0
    34dc:	svclt	0x0000bca3
    34e0:			; <UNDEFINED> instruction: 0x00011bba
    34e4:			; <UNDEFINED> instruction: 0x00011bb8
    34e8:	andeq	r1, r1, r6, lsl #23
    34ec:	andeq	r0, r0, r4, lsl #16
    34f0:	strdeq	r0, [r0], -r4
    34f4:	strdeq	r0, [r0], -r4
    34f8:	andeq	r0, r0, r6, ror #15
    34fc:			; <UNDEFINED> instruction: 0x4604b570
    3500:	stcl	7, cr15, [r2], {253}	; 0xfd
    3504:	strtmi	r4, [r0], -r6, lsl #12
    3508:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    350c:	strtmi	r4, [r0], -r5, lsl #12
    3510:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3514:	ldmdblt	r5, {r2, r9, sl, lr}^
    3518:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    351c:	ldc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3520:	stccc	8, cr6, [r9], {4}
    3524:			; <UNDEFINED> instruction: 0xf04fbf18
    3528:			; <UNDEFINED> instruction: 0x462034ff
    352c:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3530:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3534:	blcs	81d548 <__assert_fail@plt+0x81c4cc>
    3538:	andvs	sp, r4, r3
    353c:	ldrbtcc	pc, [pc], #79	; 3544 <__assert_fail@plt+0x24c8>	; <UNPREDICTABLE>
    3540:			; <UNDEFINED> instruction: 0xf04fe7f3
    3544:	udf	#847	; 0x34f
    3548:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    354c:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    3550:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3554:			; <UNDEFINED> instruction: 0xffd2f7ff
    3558:			; <UNDEFINED> instruction: 0xf7fdb128
    355c:	stmdavs	r3, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    3560:	blcs	814d7c <__assert_fail@plt+0x813d00>
    3564:	blmi	3f7990 <__assert_fail@plt+0x3f6914>
    3568:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    356c:			; <UNDEFINED> instruction: 0xffc6f7ff
    3570:			; <UNDEFINED> instruction: 0xbd38b900
    3574:			; <UNDEFINED> instruction: 0xf7fd2001
    3578:	stmdbmi	fp, {r1, r3, r6, sl, fp, sp, lr, pc}
    357c:	andcs	r2, r0, r5, lsl #4
    3580:			; <UNDEFINED> instruction: 0xf7fd4479
    3584:	bmi	27e6d4 <__assert_fail@plt+0x27d658>
    3588:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    358c:	andcs	r4, r0, r3, lsl #12
    3590:	stc	7, cr15, [r6], {253}	; 0xfd
    3594:			; <UNDEFINED> instruction: 0xf7fd2001
    3598:	svclt	0x0000ec3a
    359c:	andeq	r1, r1, lr, asr #18
    35a0:	andeq	r0, r0, r4, lsr r1
    35a4:	andeq	r0, r0, r4, lsl r1
    35a8:	ldrdeq	r0, [r0], -ip
    35ac:	andeq	r0, r0, lr, lsr #20
    35b0:	mvnsmi	lr, #737280	; 0xb4000
    35b4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    35b8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    35bc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    35c0:	bl	ffac15bc <__assert_fail@plt+0xffac0540>
    35c4:	blne	1d947c0 <__assert_fail@plt+0x1d93744>
    35c8:	strhle	r1, [sl], -r6
    35cc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    35d0:	svccc	0x0004f855
    35d4:	strbmi	r3, [sl], -r1, lsl #8
    35d8:	ldrtmi	r4, [r8], -r1, asr #12
    35dc:	adcmi	r4, r6, #152, 14	; 0x2600000
    35e0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    35e4:	svclt	0x000083f8
    35e8:	andeq	r1, r1, r2, lsl r7
    35ec:	andeq	r1, r1, r8, lsl #14
    35f0:	svclt	0x00004770
    35f4:	tstcs	r0, r2, lsl #22
    35f8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    35fc:	stclt	7, cr15, [ip], #1012	; 0x3f4
    3600:	andeq	r1, r1, r8, lsl #20

Disassembly of section .fini:

00003604 <.fini>:
    3604:	push	{r3, lr}
    3608:	pop	{r3, pc}
