{"text": "AMRM Project Technical Approach 11 23 98 Click here to start Table of Contents AMRM Project Technical Approach Outline Technology Evolution Consider Interconnect Rethinking Circuits When Interconnect Dominates Implications Circuit Blocks Implications Architectures Opportunity Application Adaptive Architectures Architectural Adaptation Adaptation Challenges Why Cache Memory 4 year technological scaling PPT Slide Impact of Memory Stalls PPT Slide Opportunities for Adaptivity in Caches Opportunities Cont d Opportunities Cont d Opportunities Cont d Opportunities Cont d Opportunities Cont d Opportunities Cont d Opportunities Cont d Applying Adaptivity Where to Implement Adaptivity Where to Implement Cont d Where to Implement Cont d Current Investigation Mechanisms Used L1 to L2 Mechanisms Used Cont d Configurations PPT Slide PPT Slide PPT Slide PPT Slide Observed Behavior Possible Adaptive Mechanisms Adaptive Hardware Cont d Adaptive Hardware Cont d Adaptivity via compiler Further opportunities to adapt The AMRM Project Compiler Architecture and VLSI Research for AA Architectures Summary Appendix Assists Being Explored Victim Caching Victim Cache Stream Buffer Stream Cache Stride Prefetch Miss Stride Buffer Advantage over Victim Cache Architecture Implementation PPT Slide PPT Slide Prefetch Scheduler Pointer Stream Buffer Appendix Prefetching Adaptation Results Prefetching for Latency BW Management Adaptation for Latency Tolerance Prefetching Experiments Adaptation for Bandwidth Reduction Simulation Results Latency Simulation Results Bandwidth Author Rajesh Gupta Email rgupta ics uci edu Home Page http www ics uci edu rgupta", "_id": "http://www.ics.uci.edu/~amrm/slides/amrm_structure/pta/index.htm", "title": "amrm:\u000bproject technical approach", "html": "\n<html>\n\n<head>\n\n<meta name=\"GENERATOR\" content=\"Microsoft Internet Assistant for PowerPoint 97\">\n<title>AMRM:\u000bProject Technical Approach</title>\n</head>\n\n<BODY     >\n<CENTER>\n<h1>AMRM:\u000bProject Technical Approach</h1>\n<h4>11/23/98</h4>\n<br><h2> <A HREF=\"sld001.htm\">Click here to start</A>\n </h2><br>  \n</center>\n<center>\n <table width=90%>\n  <tr>\n   <td valign=top align=left width=50%>\n      <h3><u>Table of Contents</u></h3>\n            <P ALIGN=LEFT><A HREF=\"sld001.htm\">AMRM:\u000bProject Technical Approach</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld002.htm\">Outline</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld003.htm\">Technology Evolution</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld004.htm\">Consider Interconnect</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld005.htm\">Rethinking Circuits \u000bWhen Interconnect Dominates</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld006.htm\">Implications: Circuit Blocks</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld007.htm\">Implications: Architectures</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld008.htm\">Opportunity: Application-Adaptive Architectures</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld009.htm\">Architectural Adaptation</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld010.htm\">Adaptation Challenges</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld011.htm\">Why Cache Memory?</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld012.htm\">4-year technological scaling</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld013.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld014.htm\">Impact of Memory Stalls</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld015.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld016.htm\">Opportunities for Adaptivity in Caches</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld017.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld018.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld019.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld020.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld021.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld022.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld023.htm\">Opportunities - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld024.htm\">Applying Adaptivity</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld025.htm\">Where to Implement Adaptivity?</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld026.htm\">Where to Implement?- Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld027.htm\">Where to Implement - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld028.htm\">Current Investigation</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld029.htm\">Mechanisms Used  (L1 to L2)</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld030.htm\">Mechanisms Used - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld031.htm\">Configurations</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld032.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld033.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld034.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld035.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld036.htm\">Observed Behavior </A></P>\n        <P ALIGN=LEFT><A HREF=\"sld037.htm\">Possible Adaptive Mechanisms</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld038.htm\">Adaptive Hardware - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld039.htm\">Adaptive Hardware - Cont\ufffdd</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld040.htm\">Adaptivity via compiler</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld041.htm\">Further opportunities to adapt</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld042.htm\">The AMRM Project\u000b= Compiler, Architecture and VLSI Research \u000bfor AA Architectures</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld043.htm\">Summary</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld044.htm\">Appendix: Assists Being Explored</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld045.htm\">Victim Caching</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld046.htm\">Victim Cache</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld047.htm\">Stream Buffer</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld048.htm\">Stream Cache</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld049.htm\">Stride Prefetch</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld050.htm\">Miss Stride Buffer</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld051.htm\">Advantage over Victim Cache</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld052.htm\">Architecture Implementation</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld053.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld054.htm\">PPT Slide</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld055.htm\">Prefetch Scheduler</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld056.htm\">Pointer Stream Buffer</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld057.htm\">Appendix: Prefetching Adaptation Results</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld058.htm\">Prefetching for Latency & BW Management</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld059.htm\">Adaptation for Latency Tolerance</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld060.htm\">Prefetching Experiments</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld061.htm\">Adaptation for Bandwidth Reduction</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld062.htm\">Simulation Results: Latency</A></P>\n        <P ALIGN=LEFT><A HREF=\"sld063.htm\">Simulation Results: Bandwidth</A></P>\n\n   </td>\n   <td valign=top width=50%>\n\t <strong>Author: </strong>Rajesh Gupta \n     <P> <strong>Email: </strong> <A HREF=\"MAILTO:rgupta@ics.uci.edu\">rgupta@ics.uci.edu</A> </P> \n\t <P> <strong>Home Page: </strong> <A HREF=\"http://www.ics.uci.edu/~rgupta\">http://www.ics.uci.edu/~rgupta</A> </P> \n\t\n\t\n\t\n\t\n   </td>\n  </tr>\n </table>\n</center>\n\n</body>\n\n</html>\n", "id": 16382.0}