INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/board occ agg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BoardOccAggregator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/board sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BoardSync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/dice display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DiceDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/ludo full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LudoFull
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/ludo latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sensor_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/ludoledtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LudoLedTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.srcs/sources_1/new/top ludo sensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLudoWithSensors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/M Abdullah Khan/ludo Proj/ludo Proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
