INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Excecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sources_1/new/Mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.srcs/sim_1/new/Excecute_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Stage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Loagster/Desktop/4300/lab3_MIPs_EX/lab3_MIPs_EX.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
