--L1L68Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50 at LC9_C15
--operation mode is normal

L1L68Q_lut_out = H1_regData[2] & (L1L29 # L1L68Q & L1L39);
L1L68Q = DFFE(L1L68Q_lut_out, GLOBAL(LB_CLK), , , );


--L1L58Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49 at LC7_C17
--operation mode is normal

L1L58Q_lut_out = H1_regData[2] & (L1L59 # !LB_HOLDA & L1L18);
L1L58Q = DFFE(L1L58Q_lut_out, GLOBAL(LB_CLK), , , );


--L1L98Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53 at LC5_C20
--operation mode is normal

L1L98Q_lut_out = H1_regData[2] & (L1L69 # L1L97 # !L1L09);
L1L98Q = DFFE(L1L98Q_lut_out, GLOBAL(LB_CLK), , , );


--L1L09 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1081 at LC4_C20
--operation mode is normal

L1L09 = L1L68Q & !L1L58Q # !L1L98Q;


--L1L88Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52 at LC6_C15
--operation mode is normal

L1L88Q_lut_out = H1_regData[2] & (L1L79 & !L1L68Q # !L1L79 & L1L88Q);
L1L88Q = DFFE(L1L88Q_lut_out, GLOBAL(LB_CLK), , , );


--L1L78Q is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51 at LC5_C13
--operation mode is normal

L1L78Q_lut_out = L1L89 & H1_regData[2];
L1L78Q = DFFE(L1L78Q_lut_out, GLOBAL(LB_CLK), , , );


--L1L08 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_read_ch56_r~31 at LC8_A15
--operation mode is normal

L1L08 = L1L58Q & L1L68Q & L1L78Q;


--A1L192 is nBank_OE_s~64 at LC4_A15
--operation mode is normal

A1L192 = A1L292 & L1L09 & (!L1L88Q # !L1L08);

--A1L392 is nBank_OE_s~69 at LC4_A15
--operation mode is normal

A1L392 = A1L292 & L1L09 & (!L1L88Q # !L1L08);


--L1L38 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~26 at LC1_C13
--operation mode is normal

L1L38 = !L1L88Q & !L1L78Q;


--L1L28 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~6 at LC5_C21
--operation mode is normal

L1L28 = !L1L58Q & L1L38 & !L1L98Q & !L1L68Q;


--H1_regData[1] is reg_SC_ENGINE:SC_ENGINE|regData[1] at LC9_D16
--operation mode is normal

H1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & H1_regData[1] # !D1_nOutputEnable_write[1] & A1L87);
H1_regData[1] = DFFE(H1_regData[1]_lut_out, GLOBAL(LB_CLK), , , );


--H1_regData[0] is reg_SC_ENGINE:SC_ENGINE|regData[0] at LC7_D16
--operation mode is normal

H1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & H1_regData[0] # !D1_nOutputEnable_write[1] & A1L76);
H1_regData[0] = DFFE(H1_regData[0]_lut_out, GLOBAL(LB_CLK), , , );


--C1L03 is clocks_engine:CLKE|SRE_selectedClock~0 at LC6_D16
--operation mode is normal

C1L03 = H1_regData[0] & (CLOCK_18MHz # H1_regData[1]) # !H1_regData[0] & CLOCK_16MHz & !H1_regData[1];


--C1L13 is clocks_engine:CLKE|SRE_selectedClock~1 at LC8_D16
--operation mode is normal

C1L13 = C1L03 & !CLOCK_SYNC_IN & H1_regData[1] # !C1L03 & (!H1_regData[1] # !CLOCK_DAUGHTER_CARD);


--C1_SRE_masterClockGate is clocks_engine:CLKE|SRE_masterClockGate at LC5_D16
--operation mode is normal

C1_SRE_masterClockGate_lut_out = C1_SRE_masterClockGate_protector;
C1_SRE_masterClockGate = DFFE(C1_SRE_masterClockGate_lut_out, C1L13, , , );


--C1_SRE_masterClock is clocks_engine:CLKE|SRE_masterClock at LC2_D16
--operation mode is normal

C1_SRE_masterClock = C1L13 # !C1_SRE_masterClockGate;


--G1_regData[2] is reg_SC_DEVICES:SC_DEVICES|regData[2] at LC4_F17
--operation mode is normal

G1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & G1_regData[2] # !D1_nOutputEnable_write[0] & A1L991);
G1_regData[2] = DFFE(G1_regData[2]_lut_out, GLOBAL(LB_CLK), , , );


--G1_regData[1] is reg_SC_DEVICES:SC_DEVICES|regData[1] at LC5_F17
--operation mode is normal

G1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & G1_regData[1] # !D1_nOutputEnable_write[0] & A1L091);
G1_regData[1] = DFFE(G1_regData[1]_lut_out, GLOBAL(LB_CLK), , , );


--G1_regData[0] is reg_SC_DEVICES:SC_DEVICES|regData[0] at LC5_F21
--operation mode is normal

G1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[0] & G1_regData[0] # !D1_nOutputEnable_write[0] & !A1L361);
G1_regData[0] = DFFE(G1_regData[0]_lut_out, GLOBAL(LB_CLK), , , );


--L1L87 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_daughtercard_transferrequest~6 at LC3_E18
--operation mode is normal

L1L87 = L1L98Q & L1L68Q;


--C1_CG_generator_bick[1] is clocks_engine:CLKE|CG_generator_bick[1] at LC1_C22
--operation mode is normal

C1_CG_generator_bick[1]_lut_out = C1_CG_generator_bick[1] $ C1_CG_generator_bick[0];
C1_CG_generator_bick[1] = DFFE(C1_CG_generator_bick[1]_lut_out, C1_SRE_masterClock, C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[6] is clocks_engine:CLKE|CG_generator_sampleRate[6] at LC1_D22
--operation mode is normal

C1_CG_generator_sampleRate[6]_lut_out = C1L31 & !C1L62 # !C1L31 & !C1_CG_generator_sampleRate[6] & C1L62;
C1_CG_generator_sampleRate[6] = DFFE(C1_CG_generator_sampleRate[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--B1_master_ch12_out[23] is CONVERTERs_engine:CE|master_ch12_out[23] at LC8_D11
--operation mode is normal

B1_master_ch12_out[23]_lut_out = B1_nBick24_3halfs & B1L15 # !B1_nBick24_3halfs & B1_master_ch12_out[22];
B1_master_ch12_out[23] = DFFE(B1_master_ch12_out[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_out[23] is CONVERTERs_engine:CE|master_ch34_out[23] at LC1_A19
--operation mode is normal

B1_master_ch34_out[23]_lut_out = B1_nBick24_3halfs & B1L421 # !B1_nBick24_3halfs & B1_master_ch34_out[22];
B1_master_ch34_out[23] = DFFE(B1_master_ch34_out[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_out[23] is CONVERTERs_engine:CE|master_ch56_out[23] at LC6_A13
--operation mode is normal

B1_master_ch56_out[23]_lut_out = B1_nBick24_3halfs & B1L791 # !B1_nBick24_3halfs & B1_master_ch56_out[22];
B1_master_ch56_out[23] = DFFE(B1_master_ch56_out[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_out[23] is CONVERTERs_engine:CE|master_ch78_out[23] at LC6_E18
--operation mode is normal

B1_master_ch78_out[23]_lut_out = B1_master_ch78_out[22] & (B1L072 # !B1_nBick24_3halfs) # !B1_master_ch78_out[22] & B1_nBick24_3halfs & B1L072;
B1_master_ch78_out[23] = DFFE(B1_master_ch78_out[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--E1_regData[7] is reg_SC8_GAIN:SC8_GAIN|regData[7] at LC6_F12
--operation mode is normal

E1_regData[7]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[7] # !D1_nOutputEnable_write[4] & A1L341);
E1_regData[7] = DFFE(E1_regData[7]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[6] is reg_SC8_GAIN:SC8_GAIN|regData[6] at LC8_F21
--operation mode is normal

E1_regData[6]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[6] # !D1_nOutputEnable_write[4] & A1L231);
E1_regData[6] = DFFE(E1_regData[6]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[5] is reg_SC8_GAIN:SC8_GAIN|regData[5] at LC4_F21
--operation mode is normal

E1_regData[5]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[5] # !D1_nOutputEnable_write[4] & A1L121);
E1_regData[5] = DFFE(E1_regData[5]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[4] is reg_SC8_GAIN:SC8_GAIN|regData[4] at LC8_B22
--operation mode is normal

E1_regData[4]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[4] # !D1_nOutputEnable_write[4] & A1L011);
E1_regData[4] = DFFE(E1_regData[4]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[3] is reg_SC8_GAIN:SC8_GAIN|regData[3] at LC10_F3
--operation mode is normal

E1_regData[3]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[3] # !D1_nOutputEnable_write[4] & A1L99);
E1_regData[3] = DFFE(E1_regData[3]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[2] is reg_SC8_GAIN:SC8_GAIN|regData[2] at LC10_F12
--operation mode is normal

E1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[2] # !D1_nOutputEnable_write[4] & A1L98);
E1_regData[2] = DFFE(E1_regData[2]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[1] is reg_SC8_GAIN:SC8_GAIN|regData[1] at LC8_D18
--operation mode is normal

E1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[1] # !D1_nOutputEnable_write[4] & A1L87);
E1_regData[1] = DFFE(E1_regData[1]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[0] is reg_SC8_GAIN:SC8_GAIN|regData[0] at LC1_D18
--operation mode is normal

E1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[0] # !D1_nOutputEnable_write[4] & A1L76);
E1_regData[0] = DFFE(E1_regData[0]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[15] is reg_SC8_GAIN:SC8_GAIN|regData[15] at LC7_F12
--operation mode is normal

E1_regData[15]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[15] # !D1_nOutputEnable_write[4] & A1L712);
E1_regData[15] = DFFE(E1_regData[15]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[14] is reg_SC8_GAIN:SC8_GAIN|regData[14] at LC8_B9
--operation mode is normal

E1_regData[14]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[14] # !D1_nOutputEnable_write[4] & A1L802);
E1_regData[14] = DFFE(E1_regData[14]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[13] is reg_SC8_GAIN:SC8_GAIN|regData[13] at LC9_F17
--operation mode is normal

E1_regData[13]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[13] # !D1_nOutputEnable_write[4] & A1L991);
E1_regData[13] = DFFE(E1_regData[13]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[12] is reg_SC8_GAIN:SC8_GAIN|regData[12] at LC8_F17
--operation mode is normal

E1_regData[12]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[12] # !D1_nOutputEnable_write[4] & A1L091);
E1_regData[12] = DFFE(E1_regData[12]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[11] is reg_SC8_GAIN:SC8_GAIN|regData[11] at LC9_F16
--operation mode is normal

E1_regData[11]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[11] # !D1_nOutputEnable_write[4] & A1L181);
E1_regData[11] = DFFE(E1_regData[11]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[10] is reg_SC8_GAIN:SC8_GAIN|regData[10] at LC10_F16
--operation mode is normal

E1_regData[10]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[10] # !D1_nOutputEnable_write[4] & A1L271);
E1_regData[10] = DFFE(E1_regData[10]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[9] is reg_SC8_GAIN:SC8_GAIN|regData[9] at LC6_F22
--operation mode is normal

E1_regData[9]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[9] # !D1_nOutputEnable_write[4] & A1L361);
E1_regData[9] = DFFE(E1_regData[9]_lut_out, GLOBAL(LB_CLK), , , );


--E1_regData[8] is reg_SC8_GAIN:SC8_GAIN|regData[8] at LC8_F3
--operation mode is normal

E1_regData[8]_lut_out = nLB_RESET & (D1_nOutputEnable_write[4] & E1_regData[8] # !D1_nOutputEnable_write[4] & A1L251);
E1_regData[8] = DFFE(E1_regData[8]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[15] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15] at LC8_F12
--operation mode is normal

F1_regData[15]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[15] # !D1_nOutputEnable_write[6] & A1L712);
F1_regData[15] = DFFE(F1_regData[15]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[14] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14] at LC5_B9
--operation mode is normal

F1_regData[14]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[14] # !D1_nOutputEnable_write[6] & A1L802);
F1_regData[14] = DFFE(F1_regData[14]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[13] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13] at LC1_F17
--operation mode is normal

F1_regData[13]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[13] # !D1_nOutputEnable_write[6] & A1L991);
F1_regData[13] = DFFE(F1_regData[13]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[12] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12] at LC6_F17
--operation mode is normal

F1_regData[12]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[12] # !D1_nOutputEnable_write[6] & A1L091);
F1_regData[12] = DFFE(F1_regData[12]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[11] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11] at LC7_F16
--operation mode is normal

F1_regData[11]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[11] # !D1_nOutputEnable_write[6] & A1L181);
F1_regData[11] = DFFE(F1_regData[11]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[10] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10] at LC8_F16
--operation mode is normal

F1_regData[10]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[10] # !D1_nOutputEnable_write[6] & A1L271);
F1_regData[10] = DFFE(F1_regData[10]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[9] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9] at LC1_F22
--operation mode is normal

F1_regData[9]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[9] # !D1_nOutputEnable_write[6] & A1L361);
F1_regData[9] = DFFE(F1_regData[9]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[8] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8] at LC9_F12
--operation mode is normal

F1_regData[8]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[8] # !D1_nOutputEnable_write[6] & A1L251);
F1_regData[8] = DFFE(F1_regData[8]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[7] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7] at LC2_B9
--operation mode is normal

F1_regData[7]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[7] # !D1_nOutputEnable_write[6] & A1L341);
F1_regData[7] = DFFE(F1_regData[7]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[6] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6] at LC4_B9
--operation mode is normal

F1_regData[6]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[6] # !D1_nOutputEnable_write[6] & A1L231);
F1_regData[6] = DFFE(F1_regData[6]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[5] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[5] at LC6_B9
--operation mode is normal

F1_regData[5]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[5] # !D1_nOutputEnable_write[6] & A1L121);
F1_regData[5] = DFFE(F1_regData[5]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[4] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4] at LC4_B22
--operation mode is normal

F1_regData[4]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[4] # !D1_nOutputEnable_write[6] & A1L011);
F1_regData[4] = DFFE(F1_regData[4]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[3] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3] at LC10_B9
--operation mode is normal

F1_regData[3]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[3] # !D1_nOutputEnable_write[6] & A1L99);
F1_regData[3] = DFFE(F1_regData[3]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[2] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2] at LC5_B22
--operation mode is normal

F1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[2] # !D1_nOutputEnable_write[6] & A1L98);
F1_regData[2] = DFFE(F1_regData[2]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[1] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1] at LC7_D15
--operation mode is normal

F1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[1] # !D1_nOutputEnable_write[6] & A1L87);
F1_regData[1] = DFFE(F1_regData[1]_lut_out, GLOBAL(LB_CLK), , , );


--F1_regData[0] is reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0] at LC3_D15
--operation mode is normal

F1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[6] & F1_regData[0] # !D1_nOutputEnable_write[6] & A1L76);
F1_regData[0] = DFFE(F1_regData[0]_lut_out, GLOBAL(LB_CLK), , , );


--L1L48 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_waitfortransferrequest~27 at LC6_C20
--operation mode is normal

L1L48 = !L1L88Q & !L1L68Q & !L1L78Q & !L1L98Q;


--H1_regData[2] is reg_SC_ENGINE:SC_ENGINE|regData[2] at LC2_B22
--operation mode is normal

H1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & H1_regData[2] # !D1_nOutputEnable_write[1] & A1L011);
H1_regData[2] = DFFE(H1_regData[2]_lut_out, GLOBAL(LB_CLK), , , );


--L1L19 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1082 at LC2_C15
--operation mode is normal

L1L19 = !L1L88Q & LB_HOLDA & !L1L78Q;


--L1L47 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_CHANNEL_SELECT[0]~245 at LC8_C15
--operation mode is normal

L1L47 = !L1L98Q & (L1L68Q # !L1L88Q);


--N1L1 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[0]~819 at LC3_C15
--operation mode is normal

N1L1 = L1L78Q # L1L88Q # L1L98Q # !L1L68Q;


--L1L29 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1083 at LC7_C15
--operation mode is normal

L1L29 = L1L58Q & (L1L19 # !L1L47) # !N1L1;


--L1L39 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1084 at LC1_C15
--operation mode is normal

L1L39 = !L1L58Q & (L1L78Q # L1L88Q # DC_nFINISHED_TRANSFER);


--U1_DFF_3 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|neg_event_pulse_generator:EPG_LEFT|DFF_3 at LC4_C17
--operation mode is normal

U1_DFF_3_lut_out = U1_DFF_2;
U1_DFF_3 = DFFE(U1_DFF_3_lut_out, GLOBAL(LB_CLK), , , );


--U1_DFF_1 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|neg_event_pulse_generator:EPG_LEFT|DFF_1 at LC8_C17
--operation mode is normal

U1_DFF_1_lut_out = L1_TE_transferRequest_protector;
U1_DFF_1 = DFFE(U1_DFF_1_lut_out, GLOBAL(LB_CLK), , , );


--L1L49 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1086 at LC6_C17
--operation mode is normal

L1L49 = L1L98Q & !L1L68Q # !L1L98Q & (L1L68Q # !U1_DFF_1 & U1_DFF_3);


--L1L59 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1087 at LC3_C17
--operation mode is normal

L1L59 = !L1L58Q & (L1L88Q # L1L49 # L1L78Q);


--L1L18 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_requestlocalbus~19 at LC2_C17
--operation mode is normal

L1L18 = !L1L98Q & L1L38 & L1L58Q & !L1L68Q;


--L1L97 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState.te_read_ch56_r~6 at LC1_C20
--operation mode is normal

L1L97 = L1L88Q & L1L58Q & L1L78Q & L1L68Q;


--L1L69 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1089 at LC7_C20
--operation mode is normal

L1L69 = L1L68Q & DC_nFINISHED_TRANSFER & L1L98Q;


--L1L79 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1091 at LC8_C13
--operation mode is normal

L1L79 = L1L58Q & L1L78Q;


--L1L89 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~1093 at LC2_C13
--operation mode is normal

L1L89 = L1L58Q & (L1L68Q $ (L1L88Q & L1L78Q)) # !L1L58Q & L1L78Q;


--A1L592 is nBank_WE_s~78 at LC2_A15
--operation mode is normal

A1L592 = L1L88Q $ (!L1L68Q & !L1L78Q) # !L1L58Q;


--A1L692 is nBank_WE_s~80 at LC3_A15
--operation mode is normal

A1L692 = (nLB_WR # nCS_LM) & CASCADE(A1L592);


--D1L21 is lineDecoder_3to8:LD|nOutputEnable_write[2]~46 at LC8_D2
--operation mode is normal

D1L21 = A1L64 & !nLB_WR;


--D1_nOutputEnable_write[1] is lineDecoder_3to8:LD|nOutputEnable_write[1] at LC9_D2
--operation mode is normal

D1_nOutputEnable_write[1] = A1L05 # nCS_FPGA # A1L84 # !D1L21;


--C1_SRE_masterClockGate_protector is clocks_engine:CLKE|SRE_masterClockGate_protector at LC10_D16
--operation mode is normal

C1_SRE_masterClockGate_protector_lut_out = H1_regData[2];
C1_SRE_masterClockGate_protector = DFFE(C1_SRE_masterClockGate_protector_lut_out, C1L13, , , );


--D1L4 is lineDecoder_3to8:LD|nOutputEnable_read[1]~597 at LC7_C1
--operation mode is normal

D1L4 = !A1L84 & !A1L05 & !nCS_FPGA;


--D1_nOutputEnable_write[0] is lineDecoder_3to8:LD|nOutputEnable_write[0] at LC6_F21
--operation mode is normal

D1_nOutputEnable_write[0] = A1L64 # nLB_WR # !D1L4;


--C1_CG_generator_bick[0] is clocks_engine:CLKE|CG_generator_bick[0] at LC3_C22
--operation mode is normal

C1_CG_generator_bick[0]_lut_out = !C1_CG_generator_bick[0];
C1_CG_generator_bick[0] = DFFE(C1_CG_generator_bick[0]_lut_out, C1_SRE_masterClock, C1_SRE_masterClockGate, , );


--C1L31 is clocks_engine:CLKE|add~18 at LC8_D14
--operation mode is normal

C1L31 = C1L21 $ C1_CG_generator_sampleRate[6];


--B1_slave_ch12_out[23] is CONVERTERs_engine:CE|slave_ch12_out[23] at LC8_C6
--operation mode is normal

B1_slave_ch12_out[23]_lut_out = A1L752 & (B1_slave_ch12_out[23] # !N1L5) # !A1L752 & B1_slave_ch12_out[23] & N1L5;
B1_slave_ch12_out[23] = DFFE(B1_slave_ch12_out[23]_lut_out, GLOBAL(LB_CLK), , , );


--B1_nBick24_4halfs is CONVERTERs_engine:CE|nBick24_4halfs at LC9_E6
--operation mode is normal

B1_nBick24_4halfs_lut_out = B1_nBick24_2halfs;
B1_nBick24_4halfs = DFFE(B1_nBick24_4halfs_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--M1_DFF_2 is CONVERTERs_engine:CE|event_pulse_generator_rising_edge:EPG|DFF_2 at LC7_E4
--operation mode is normal

M1_DFF_2_lut_out = M1_DFF_1;
M1_DFF_2 = DFFE(M1_DFF_2_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1L15 is CONVERTERs_engine:CE|master_ch12_out~3729 at LC2_D11
--operation mode is normal

B1L15 = M1_DFF_2 & B1_master_ch12_out[23] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[23] # !B1_nBick24_4halfs & B1_master_ch12_out[23]);


--B1_master_ch12_out[22] is CONVERTERs_engine:CE|master_ch12_out[22] at LC7_D11
--operation mode is normal

B1_master_ch12_out[22]_lut_out = B1_nBick24_3halfs & B1L25 # !B1_nBick24_3halfs & B1_master_ch12_out[21];
B1_master_ch12_out[22] = DFFE(B1_master_ch12_out[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_nBick24_3halfs is CONVERTERs_engine:CE|nBick24_3halfs at LC8_A20
--operation mode is normal

B1_nBick24_3halfs_lut_out = B1_nBick24_2halfs;
B1_nBick24_3halfs = DFFE(B1_nBick24_3halfs_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[23] is CONVERTERs_engine:CE|slave_ch34_out[23] at LC6_C14
--operation mode is normal

B1_slave_ch34_out[23]_lut_out = N1L6 & B1_slave_ch34_out[23] # !N1L6 & A1L752;
B1_slave_ch34_out[23] = DFFE(B1_slave_ch34_out[23]_lut_out, GLOBAL(LB_CLK), , , );


--B1L421 is CONVERTERs_engine:CE|master_ch34_out~3720 at LC8_A19
--operation mode is normal

B1L421 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[23] # !M1_DFF_2 & B1_slave_ch34_out[23]) # !B1_nBick24_4halfs & B1_master_ch34_out[23];


--B1_master_ch34_out[22] is CONVERTERs_engine:CE|master_ch34_out[22] at LC2_A19
--operation mode is normal

B1_master_ch34_out[22]_lut_out = B1_nBick24_3halfs & B1L521 # !B1_nBick24_3halfs & B1_master_ch34_out[21];
B1_master_ch34_out[22] = DFFE(B1_master_ch34_out[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[23] is CONVERTERs_engine:CE|slave_ch56_out[23] at LC8_C5
--operation mode is normal

B1_slave_ch56_out[23]_lut_out = N1L7 & B1_slave_ch56_out[23] # !N1L7 & A1L752;
B1_slave_ch56_out[23] = DFFE(B1_slave_ch56_out[23]_lut_out, GLOBAL(LB_CLK), , , );


--B1L791 is CONVERTERs_engine:CE|master_ch56_out~3720 at LC2_A13
--operation mode is normal

B1L791 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[23] # !M1_DFF_2 & B1_slave_ch56_out[23]) # !B1_nBick24_4halfs & B1_master_ch56_out[23];


--B1_master_ch56_out[22] is CONVERTERs_engine:CE|master_ch56_out[22] at LC2_A12
--operation mode is normal

B1_master_ch56_out[22]_lut_out = B1_nBick24_3halfs & B1L891 # !B1_nBick24_3halfs & B1_master_ch56_out[21];
B1_master_ch56_out[22] = DFFE(B1_master_ch56_out[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[23] is CONVERTERs_engine:CE|slave_ch78_out[23] at LC7_E18
--operation mode is normal

B1_slave_ch78_out[23]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[23] # !L1L68Q & A1L752) # !L1L98Q & B1_slave_ch78_out[23];
B1_slave_ch78_out[23] = DFFE(B1_slave_ch78_out[23]_lut_out, GLOBAL(LB_CLK), , , );


--B1L072 is CONVERTERs_engine:CE|master_ch78_out~3720 at LC2_E18
--operation mode is normal

B1L072 = M1_DFF_2 & B1_master_ch78_out[23] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[23] # !B1_nBick24_4halfs & B1_master_ch78_out[23]);


--B1_master_ch78_out[22] is CONVERTERs_engine:CE|master_ch78_out[22] at LC1_E18
--operation mode is normal

B1_master_ch78_out[22]_lut_out = B1_master_ch78_out[21] & (B1L172 # !B1_nBick24_3halfs) # !B1_master_ch78_out[21] & B1L172 & B1_nBick24_3halfs;
B1_master_ch78_out[22] = DFFE(B1_master_ch78_out[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--J1_interrupts_status[1] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[1] at LC6_B18
--operation mode is normal

J1_interrupts_status[1]_lut_out = J1_regData[1] & J1_interrupts[1];
J1_interrupts_status[1] = DFFE(J1_interrupts_status[1]_lut_out, GLOBAL(LB_CLK), , , );


--J1_interrupts_status[2] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[2] at LC4_B11
--operation mode is normal

J1_interrupts_status[2]_lut_out = J1_regData[2] & J1_interrupts[2];
J1_interrupts_status[2] = DFFE(J1_interrupts_status[2]_lut_out, GLOBAL(LB_CLK), , , );


--J1_interrupts_status[0] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[0] at LC5_D6
--operation mode is normal

J1_interrupts_status[0]_lut_out = J1_regData[0] & J1_interrupts[0];
J1_interrupts_status[0] = DFFE(J1_interrupts_status[0]_lut_out, GLOBAL(LB_CLK), , , );


--J1L9 is reg_SC_INTERRUPT:SC_INTERRUPT|ORedInterrupts~14 at LC1_B11
--operation mode is normal

J1L9 = J1_interrupts_status[0] # J1_interrupts_status[1] # J1_interrupts_status[2];


--D1_nOutputEnable_write[4] is lineDecoder_3to8:LD|nOutputEnable_write[4] at LC1_D2
--operation mode is normal

D1_nOutputEnable_write[4] = nCS_FPGA # A1L84 # !A1L05 # !D1L21;


--D1_nOutputEnable_write[6] is lineDecoder_3to8:LD|nOutputEnable_write[6] at LC10_D2
--operation mode is normal

D1_nOutputEnable_write[6] = nCS_FPGA # !A1L84 # !A1L05 # !D1L21;


--U1_DFF_2 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|neg_event_pulse_generator:EPG_LEFT|DFF_2 at LC1_C17
--operation mode is normal

U1_DFF_2_lut_out = U1_DFF_1;
U1_DFF_2 = DFFE(U1_DFF_2_lut_out, GLOBAL(LB_CLK), , , );


--L1_TE_transferRequest_protector is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_transferRequest_protector at LC2_C16
--operation mode is normal

L1_TE_transferRequest_protector_lut_out = !M1_DFF_2 & B1_nBick24_4halfs;
L1_TE_transferRequest_protector = DFFE(L1_TE_transferRequest_protector_lut_out, GLOBAL(LB_CLK), , , );


--A1L292 is nBank_OE_s~68 at LC7_A15
--operation mode is normal

A1L292 = (L1L78Q & L1L68Q & L1L58Q # !L1L78Q & !L1L68Q # !L1L88Q) & CASCADE(A1L903);


--nMemory_readEnable is nMemory_readEnable at LC6_F1
--operation mode is normal

nMemory_readEnable = !nLB_RD & !nCS_LM;


--C1L11 is clocks_engine:CLKE|add~17 at LC7_D14
--operation mode is arithmetic

C1L11 = C1_CG_generator_sampleRate[5] $ C1L01;

--C1L21 is clocks_engine:CLKE|add~17COUT at LC7_D14
--operation mode is arithmetic

C1L21 = CARRY(C1_CG_generator_sampleRate[5] & C1L01);


--N1L5 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[4]~820 at LC4_C6
--operation mode is normal

N1L5 = L1L78Q # L1L98Q # !L1L68Q # !L1L88Q;


--B1_nBick24_2halfs is CONVERTERs_engine:CE|nBick24_2halfs at LC3_D22
--operation mode is normal

B1_nBick24_2halfs_lut_out = C1_CG_generator_sampleRate[5] # C1_CG_generator_sampleRate[4] & C1_CG_generator_sampleRate[3];
B1_nBick24_2halfs = DFFE(B1_nBick24_2halfs_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--M1_DFF_1 is CONVERTERs_engine:CE|event_pulse_generator_rising_edge:EPG|DFF_1 at LC3_E4
--operation mode is normal

M1_DFF_1_lut_out = B1_nBick24_4halfs;
M1_DFF_1 = DFFE(M1_DFF_1_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[22] is CONVERTERs_engine:CE|slave_ch12_out[22] at LC4_C8
--operation mode is normal

B1_slave_ch12_out[22]_lut_out = A1L352 & (B1_slave_ch12_out[22] # !N1L5) # !A1L352 & N1L5 & B1_slave_ch12_out[22];
B1_slave_ch12_out[22] = DFFE(B1_slave_ch12_out[22]_lut_out, GLOBAL(LB_CLK), , , );


--B1L25 is CONVERTERs_engine:CE|master_ch12_out~3731 at LC6_D11
--operation mode is normal

B1L25 = M1_DFF_2 & B1_master_ch12_out[22] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[22] # !B1_nBick24_4halfs & B1_master_ch12_out[22]);


--B1_master_ch12_out[21] is CONVERTERs_engine:CE|master_ch12_out[21] at LC1_D11
--operation mode is normal

B1_master_ch12_out[21]_lut_out = B1_master_ch12_out[20] & (B1L35 # !B1_nBick24_3halfs) # !B1_master_ch12_out[20] & B1_nBick24_3halfs & B1L35;
B1_master_ch12_out[21] = DFFE(B1_master_ch12_out[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--N1L6 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[5]~821 at LC3_C14
--operation mode is normal

N1L6 = L1L98Q # L1L68Q # !L1L88Q # !L1L78Q;


--B1_slave_ch34_out[22] is CONVERTERs_engine:CE|slave_ch34_out[22] at LC4_C16
--operation mode is normal

B1_slave_ch34_out[22]_lut_out = N1L6 & B1_slave_ch34_out[22] # !N1L6 & A1L352;
B1_slave_ch34_out[22] = DFFE(B1_slave_ch34_out[22]_lut_out, GLOBAL(LB_CLK), , , );


--B1L521 is CONVERTERs_engine:CE|master_ch34_out~3722 at LC7_A19
--operation mode is normal

B1L521 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[22] # !M1_DFF_2 & B1_slave_ch34_out[22]) # !B1_nBick24_4halfs & B1_master_ch34_out[22];


--B1_master_ch34_out[21] is CONVERTERs_engine:CE|master_ch34_out[21] at LC3_A17
--operation mode is normal

B1_master_ch34_out[21]_lut_out = B1_nBick24_3halfs & B1L621 # !B1_nBick24_3halfs & B1_master_ch34_out[20];
B1_master_ch34_out[21] = DFFE(B1_master_ch34_out[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--N1L7 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[6]~822 at LC7_C5
--operation mode is normal

N1L7 = L1L98Q # !L1L68Q # !L1L88Q # !L1L78Q;


--B1_slave_ch56_out[22] is CONVERTERs_engine:CE|slave_ch56_out[22] at LC1_C5
--operation mode is normal

B1_slave_ch56_out[22]_lut_out = N1L7 & B1_slave_ch56_out[22] # !N1L7 & A1L352;
B1_slave_ch56_out[22] = DFFE(B1_slave_ch56_out[22]_lut_out, GLOBAL(LB_CLK), , , );


--B1L891 is CONVERTERs_engine:CE|master_ch56_out~3722 at LC1_A12
--operation mode is normal

B1L891 = M1_DFF_2 & B1_master_ch56_out[22] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[22] # !B1_nBick24_4halfs & B1_master_ch56_out[22]);


--B1_master_ch56_out[21] is CONVERTERs_engine:CE|master_ch56_out[21] at LC6_A12
--operation mode is normal

B1_master_ch56_out[21]_lut_out = B1_nBick24_3halfs & B1L991 # !B1_nBick24_3halfs & B1_master_ch56_out[20];
B1_master_ch56_out[21] = DFFE(B1_master_ch56_out[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[22] is CONVERTERs_engine:CE|slave_ch78_out[22] at LC4_E18
--operation mode is normal

B1_slave_ch78_out[22]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[22] # !L1L68Q & A1L352) # !L1L98Q & B1_slave_ch78_out[22];
B1_slave_ch78_out[22] = DFFE(B1_slave_ch78_out[22]_lut_out, GLOBAL(LB_CLK), , , );


--B1L172 is CONVERTERs_engine:CE|master_ch78_out~3722 at LC8_E18
--operation mode is normal

B1L172 = M1_DFF_2 & B1_master_ch78_out[22] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[22] # !B1_nBick24_4halfs & B1_master_ch78_out[22]);


--B1_master_ch78_out[21] is CONVERTERs_engine:CE|master_ch78_out[21] at LC1_E17
--operation mode is normal

B1_master_ch78_out[21]_lut_out = B1_nBick24_3halfs & B1L272 # !B1_nBick24_3halfs & B1_master_ch78_out[20];
B1_master_ch78_out[21] = DFFE(B1_master_ch78_out[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--J1_interrupts[1] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[1] at LC7_B18
--operation mode is normal

J1_interrupts[1]_lut_out = !nINT_DAUGHTER_CARD;
J1_interrupts[1] = DFFE(J1_interrupts[1]_lut_out, GLOBAL(LB_CLK), , , );


--J1_regData[1] is reg_SC_INTERRUPT:SC_INTERRUPT|regData[1] at LC10_D17
--operation mode is normal

J1_regData[1]_lut_out = nLB_RESET & (D1_nOutputEnable_write[3] & J1_regData[1] # !D1_nOutputEnable_write[3] & A1L87);
J1_regData[1] = DFFE(J1_regData[1]_lut_out, GLOBAL(LB_CLK), , , );


--J1_regData[2] is reg_SC_INTERRUPT:SC_INTERRUPT|regData[2] at LC6_B22
--operation mode is normal

J1_regData[2]_lut_out = nLB_RESET & (D1_nOutputEnable_write[3] & J1_regData[2] # !D1_nOutputEnable_write[3] & A1L98);
J1_regData[2] = DFFE(J1_regData[2]_lut_out, GLOBAL(LB_CLK), , , );


--J1_interrupts[2] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[2] at LC5_B11
--operation mode is normal

J1_interrupts[2]_lut_out = INT_MIDI;
J1_interrupts[2] = DFFE(J1_interrupts[2]_lut_out, GLOBAL(LB_CLK), , , );


--J1_interrupts[0] is reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0] at LC1_D6
--operation mode is normal

J1_interrupts[0]_lut_out = !K1L21 & (D1L41 # !K1L5 & !K1L7);
J1_interrupts[0] = DFFE(J1_interrupts[0]_lut_out, GLOBAL(LB_CLK), , , );


--J1_regData[0] is reg_SC_INTERRUPT:SC_INTERRUPT|regData[0] at LC6_D18
--operation mode is normal

J1_regData[0]_lut_out = nLB_RESET & (D1_nOutputEnable_write[3] & J1_regData[0] # !D1_nOutputEnable_write[3] & A1L76);
J1_regData[0] = DFFE(J1_regData[0]_lut_out, GLOBAL(LB_CLK), , , );


--L1L77 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_CHANNEL_SELECT[2]~246 at LC3_A14
--operation mode is normal

L1L77 = L1L98Q # L1L88Q & (L1L78Q # L1L68Q);


--L1L67 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_CHANNEL_SELECT[1]~247 at LC4_E11
--operation mode is normal

L1L67 = L1L98Q # L1L68Q & L1L88Q & L1L78Q # !L1L68Q & (L1L88Q $ L1L78Q);


--L1L57 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_CHANNEL_SELECT[0]~248 at LC5_E11
--operation mode is normal

L1L57 = L1L98Q # L1L68Q & !L1L88Q & L1L78Q # !L1L68Q & L1L88Q;


--L1_SCR_channel_status is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_channel_status at LC2_C20
--operation mode is normal

L1_SCR_channel_status_lut_out = L1L48 & (L1L58Q & L1_SCR_channel_status # !L1L58Q & L1_SCR_channel_protector) # !L1L48 & L1_SCR_channel_status;
L1_SCR_channel_status = DFFE(L1_SCR_channel_status_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10] at LC7_C12
--operation mode is normal

L1_SCR_counter_status[10]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[10] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[10] # !L1L28 & L1_SCR_counter_status[10]);
L1_SCR_counter_status[10] = DFFE(L1_SCR_counter_status[10]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[9] at LC7_C13
--operation mode is normal

L1_SCR_counter_status[9]_lut_out = L1L28 & (L1_SCR_channel_status & L1_SCR_counter_status[9] # !L1_SCR_channel_status & L1_SCR_counter_protector[9]) # !L1L28 & L1_SCR_counter_status[9];
L1_SCR_counter_status[9] = DFFE(L1_SCR_counter_status[9]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[8] at LC6_C21
--operation mode is normal

L1_SCR_counter_status[8]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[8] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[8] # !L1L28 & L1_SCR_counter_status[8]);
L1_SCR_counter_status[8] = DFFE(L1_SCR_counter_status[8]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[7] at LC1_C21
--operation mode is normal

L1_SCR_counter_status[7]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[7] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[7] # !L1L28 & L1_SCR_counter_status[7]);
L1_SCR_counter_status[7] = DFFE(L1_SCR_counter_status[7]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[6] at LC7_C21
--operation mode is normal

L1_SCR_counter_status[6]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[6] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[6] # !L1L28 & L1_SCR_counter_status[6]);
L1_SCR_counter_status[6] = DFFE(L1_SCR_counter_status[6]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[5] at LC2_C21
--operation mode is normal

L1_SCR_counter_status[5]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[5] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[5] # !L1L28 & L1_SCR_counter_status[5]);
L1_SCR_counter_status[5] = DFFE(L1_SCR_counter_status[5]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[4] at LC8_C21
--operation mode is normal

L1_SCR_counter_status[4]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[4] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[4] # !L1L28 & L1_SCR_counter_status[4]);
L1_SCR_counter_status[4] = DFFE(L1_SCR_counter_status[4]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3] at LC9_C12
--operation mode is normal

L1_SCR_counter_status[3]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[3] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[3] # !L1L28 & L1_SCR_counter_status[3]);
L1_SCR_counter_status[3] = DFFE(L1_SCR_counter_status[3]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[2] at LC6_C13
--operation mode is normal

L1_SCR_counter_status[2]_lut_out = L1L28 & (L1_SCR_channel_status & L1_SCR_counter_status[2] # !L1_SCR_channel_status & L1_SCR_counter_protector[2]) # !L1L28 & L1_SCR_counter_status[2];
L1_SCR_counter_status[2] = DFFE(L1_SCR_counter_status[2]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[1] at LC3_C13
--operation mode is normal

L1_SCR_counter_status[1]_lut_out = L1L28 & (L1_SCR_channel_status & L1_SCR_counter_status[1] # !L1_SCR_channel_status & L1_SCR_counter_protector[1]) # !L1L28 & L1_SCR_counter_status[1];
L1_SCR_counter_status[1] = DFFE(L1_SCR_counter_status[1]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_status[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[0] at LC3_C21
--operation mode is normal

L1_SCR_counter_status[0]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[0] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[0] # !L1L28 & L1_SCR_counter_status[0]);
L1_SCR_counter_status[0] = DFFE(L1_SCR_counter_status[0]_lut_out, GLOBAL(LB_CLK), , , );


--A1L852 is LB_DATA[23]~3712 at LC6_C2
--operation mode is normal

A1L852 = !L1L98Q & (L1L88Q $ (L1L68Q # L1L78Q));


--D1L81 is lineDecoder_3to8:LD|nOutputEnable_write[5]~47 at LC9_C1
--operation mode is normal

D1L81 = !nCS_FPGA & A1L05 & A1L84;


--A1L812 is LB_DATA[15]~3737 at LC1_C1
--operation mode is normal

A1L812 = A1L852 # !nLB_RD & D1L81 & A1L64;


--D1L7 is lineDecoder_3to8:LD|nOutputEnable_read[4]~598 at LC8_C2
--operation mode is normal

D1L7 = !A1L84 & !nCS_FPGA & A1L05;


--D1L31 is lineDecoder_3to8:LD|nOutputEnable_write[2]~48 at LC2_C2
--operation mode is normal

D1L31 = !nCS_FPGA & A1L84 & !A1L05;


--A1L912 is LB_DATA[15]~3738 at LC7_C2
--operation mode is normal

A1L912 = !nLB_RD & (A1L64 & D1L7 # !A1L64 & D1L31);


--D1L3 is lineDecoder_3to8:LD|nOutputEnable_read[0]~599 at LC2_C22
--operation mode is normal

D1L3 = !A1L64 & !nLB_RD;


--D1_nOutputEnable_read[0] is lineDecoder_3to8:LD|nOutputEnable_read[0] at LC2_C1
--operation mode is normal

D1_nOutputEnable_read[0] = A1L84 # A1L05 # nCS_FPGA # !D1L3;


--A1L022 is LB_DATA[15]~3739 at LC6_C1
--operation mode is normal

A1L022 = A1L812 # A1L912 # !A1L622 # !D1_nOutputEnable_read[0];


--A1L902 is LB_DATA[14]~3740 at LC1_B3
--operation mode is normal

A1L902 = A1L412 & A1L512 & A1L622 & A1L312;


--A1L002 is LB_DATA[13]~3741 at LC6_F20
--operation mode is normal

A1L002 = A1L502 & A1L602 & A1L622 & A1L402;


--A1L191 is LB_DATA[12]~3742 at LC1_F19
--operation mode is normal

A1L191 = A1L791 & A1L591 & A1L691 & A1L622;


--A1L281 is LB_DATA[11]~3743 at LC4_F7
--operation mode is normal

A1L281 = A1L781 & A1L881 & A1L622 & A1L681;


--A1L371 is LB_DATA[10]~3744 at LC7_F3
--operation mode is normal

A1L371 = A1L871 & A1L971 & A1L622 & A1L771;


--A1L461 is LB_DATA[9]~3745 at LC1_F1
--operation mode is normal

A1L461 = A1L071 & A1L961 & A1L622 & A1L861;


--A1L351 is LB_DATA[8]~3746 at LC2_F10
--operation mode is normal

A1L351 = nLB_RD # !D1L4 & (A1L64 # !D1L7);

--A1L161 is LB_DATA[8]~4138 at LC2_F10
--operation mode is normal

A1L161 = nLB_RD # !D1L4 & (A1L64 # !D1L7);


--B1_slave_ch12_in[8] is CONVERTERs_engine:CE|slave_ch12_in[8] at LC6_F6
--operation mode is normal

B1_slave_ch12_in[8]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[8] # !M1_DFF_2 & B1_master_ch12_in[8]) # !B1_nBick24_4halfs & B1_slave_ch12_in[8];
B1_slave_ch12_in[8] = DFFE(B1_slave_ch12_in[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[8] is CONVERTERs_engine:CE|slave_ch56_in[8] at LC1_F10
--operation mode is normal

B1_slave_ch56_in[8]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch56_in[8] # !M1_DFF_2 & B1_master_ch56_in[8]) # !B1_nBick24_4halfs & B1_slave_ch56_in[8];
B1_slave_ch56_in[8] = DFFE(B1_slave_ch56_in[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--N1L3 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[2]~823 at LC3_E19
--operation mode is normal

N1L3 = L1L88Q # L1L68Q # L1L98Q # !L1L78Q;


--A1L451 is LB_DATA[8]~3747 at LC4_F10
--operation mode is normal

A1L451 = N1L3 & (B1_slave_ch12_in[8] # N1L1) # !N1L3 & B1_slave_ch56_in[8] & (B1_slave_ch12_in[8] # N1L1);


--A1L551 is LB_DATA[8]~3748 at LC5_F10
--operation mode is normal

A1L551 = A1L951 & A1L451 & A1L851 & A1L351;


--A1L441 is LB_DATA[7]~3749 at LC1_B1
--operation mode is normal

A1L441 = A1L941 & A1L841 & A1L741;


--A1L431 is LB_DATA[6]~3750 at LC6_B2
--operation mode is normal

A1L431 = A1L931 & A1L141 & A1L831 & A1L041;


--A1L221 is LB_DATA[5]~3751 at LC6_B5
--operation mode is normal

A1L221 = A1L821 & A1L031 & A1L721 & A1L921;


--A1L111 is LB_DATA[4]~3752 at LC8_B15
--operation mode is normal

A1L111 = A1L711 & A1L911 & A1L611 & A1L811;


--A1L001 is LB_DATA[3]~3753 at LC1_B6
--operation mode is normal

A1L001 = A1L701 & A1L801 & A1L501 & A1L601;


--A1L09 is LB_DATA[2]~3754 at LC6_B13
--operation mode is normal

A1L09 = A1L59 & A1L69 & A1L49;


--A1L97 is LB_DATA[1]~3755 at LC9_D17
--operation mode is normal

A1L97 = A1L78 & A1L68 & A1L48 & A1L58;


--A1L86 is LB_DATA[0]~3756 at LC1_D21
--operation mode is normal

A1L86 = A1L57 & A1L67 & A1L47 & A1L37;


--M1_OUTPUT_PULSE is CONVERTERs_engine:CE|event_pulse_generator_rising_edge:EPG|OUTPUT_PULSE at LC3_A11
--operation mode is normal

M1_OUTPUT_PULSE = !M1_DFF_2 & B1_nBick24_4halfs;


--C1_CG_generator_sampleRate[2] is clocks_engine:CLKE|CG_generator_sampleRate[2] at LC9_D14
--operation mode is normal

C1_CG_generator_sampleRate[2]_lut_out = !C1L62 & C1L5;
C1_CG_generator_sampleRate[2] = DFFE(C1_CG_generator_sampleRate[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[3] is clocks_engine:CLKE|CG_generator_sampleRate[3] at LC10_D14
--operation mode is normal

C1_CG_generator_sampleRate[3]_lut_out = !C1L62 & C1L7;
C1_CG_generator_sampleRate[3] = DFFE(C1_CG_generator_sampleRate[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[5] is clocks_engine:CLKE|CG_generator_sampleRate[5] at LC2_D22
--operation mode is normal

C1_CG_generator_sampleRate[5]_lut_out = !C1L62 & C1L11;
C1_CG_generator_sampleRate[5] = DFFE(C1_CG_generator_sampleRate[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[4] is clocks_engine:CLKE|CG_generator_sampleRate[4] at LC4_D12
--operation mode is normal

C1_CG_generator_sampleRate[4]_lut_out = !C1L62 & C1L9;
C1_CG_generator_sampleRate[4] = DFFE(C1_CG_generator_sampleRate[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--C1L52 is clocks_engine:CLKE|reduce_nor~35 at LC2_D12
--operation mode is normal

C1L52 = !C1_CG_generator_sampleRate[4] & C1_CG_generator_sampleRate[5] & C1_CG_generator_sampleRate[2] & C1_CG_generator_sampleRate[3];


--C1_CG_generator_sampleRate[0] is clocks_engine:CLKE|CG_generator_sampleRate[0] at LC1_D14
--operation mode is normal

C1_CG_generator_sampleRate[0]_lut_out = !C1L62 & C1L1;
C1_CG_generator_sampleRate[0] = DFFE(C1_CG_generator_sampleRate[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--C1_CG_generator_sampleRate[1] is clocks_engine:CLKE|CG_generator_sampleRate[1] at LC9_D12
--operation mode is normal

C1_CG_generator_sampleRate[1]_lut_out = !C1L62 & C1L3;
C1_CG_generator_sampleRate[1] = DFFE(C1_CG_generator_sampleRate[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), C1_SRE_masterClockGate, , );


--C1L62 is clocks_engine:CLKE|reduce_nor~37 at LC3_D12
--operation mode is normal

C1L62 = (C1_CG_generator_sampleRate[1] & C1_CG_generator_sampleRate[0]) & CASCADE(C1L52);


--C1L9 is clocks_engine:CLKE|add~16 at LC6_D14
--operation mode is arithmetic

C1L9 = C1_CG_generator_sampleRate[4] $ C1L8;

--C1L01 is clocks_engine:CLKE|add~16COUT at LC6_D14
--operation mode is arithmetic

C1L01 = CARRY(C1_CG_generator_sampleRate[4] & C1L8);


--B1_slave_ch12_out[21] is CONVERTERs_engine:CE|slave_ch12_out[21] at LC7_C6
--operation mode is normal

B1_slave_ch12_out[21]_lut_out = N1L5 & B1_slave_ch12_out[21] # !N1L5 & A1L942;
B1_slave_ch12_out[21] = DFFE(B1_slave_ch12_out[21]_lut_out, GLOBAL(LB_CLK), , , );


--B1L35 is CONVERTERs_engine:CE|master_ch12_out~3733 at LC4_D11
--operation mode is normal

B1L35 = M1_DFF_2 & B1_master_ch12_out[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[21] # !B1_nBick24_4halfs & B1_master_ch12_out[21]);


--B1_master_ch12_out[20] is CONVERTERs_engine:CE|master_ch12_out[20] at LC6_D8
--operation mode is normal

B1_master_ch12_out[20]_lut_out = B1_nBick24_3halfs & B1L45 # !B1_nBick24_3halfs & B1_master_ch12_out[19];
B1_master_ch12_out[20] = DFFE(B1_master_ch12_out[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[21] is CONVERTERs_engine:CE|slave_ch34_out[21] at LC8_C14
--operation mode is normal

B1_slave_ch34_out[21]_lut_out = N1L6 & B1_slave_ch34_out[21] # !N1L6 & A1L942;
B1_slave_ch34_out[21] = DFFE(B1_slave_ch34_out[21]_lut_out, GLOBAL(LB_CLK), , , );


--B1L621 is CONVERTERs_engine:CE|master_ch34_out~3724 at LC7_A17
--operation mode is normal

B1L621 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[21] # !M1_DFF_2 & B1_slave_ch34_out[21]) # !B1_nBick24_4halfs & B1_master_ch34_out[21];


--B1_master_ch34_out[20] is CONVERTERs_engine:CE|master_ch34_out[20] at LC4_A17
--operation mode is normal

B1_master_ch34_out[20]_lut_out = B1_nBick24_3halfs & B1L721 # !B1_nBick24_3halfs & B1_master_ch34_out[19];
B1_master_ch34_out[20] = DFFE(B1_master_ch34_out[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[21] is CONVERTERs_engine:CE|slave_ch56_out[21] at LC2_C9
--operation mode is normal

B1_slave_ch56_out[21]_lut_out = A1L942 & (B1_slave_ch56_out[21] # !N1L7) # !A1L942 & N1L7 & B1_slave_ch56_out[21];
B1_slave_ch56_out[21] = DFFE(B1_slave_ch56_out[21]_lut_out, GLOBAL(LB_CLK), , , );


--B1L991 is CONVERTERs_engine:CE|master_ch56_out~3724 at LC10_A12
--operation mode is normal

B1L991 = M1_DFF_2 & B1_master_ch56_out[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[21] # !B1_nBick24_4halfs & B1_master_ch56_out[21]);


--B1_master_ch56_out[20] is CONVERTERs_engine:CE|master_ch56_out[20] at LC10_A20
--operation mode is normal

B1_master_ch56_out[20]_lut_out = B1_master_ch56_out[19] & (B1L002 # !B1_nBick24_3halfs) # !B1_master_ch56_out[19] & B1_nBick24_3halfs & B1L002;
B1_master_ch56_out[20] = DFFE(B1_master_ch56_out[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[21] is CONVERTERs_engine:CE|slave_ch78_out[21] at LC5_E17
--operation mode is normal

B1_slave_ch78_out[21]_lut_out = L1L68Q & B1_slave_ch78_out[21] # !L1L68Q & (L1L98Q & A1L942 # !L1L98Q & B1_slave_ch78_out[21]);
B1_slave_ch78_out[21] = DFFE(B1_slave_ch78_out[21]_lut_out, GLOBAL(LB_CLK), , , );


--B1L272 is CONVERTERs_engine:CE|master_ch78_out~3724 at LC7_E17
--operation mode is normal

B1L272 = M1_DFF_2 & B1_master_ch78_out[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[21] # !B1_nBick24_4halfs & B1_master_ch78_out[21]);


--B1_master_ch78_out[20] is CONVERTERs_engine:CE|master_ch78_out[20] at LC3_E17
--operation mode is normal

B1_master_ch78_out[20]_lut_out = B1_master_ch78_out[19] & (B1L372 # !B1_nBick24_3halfs) # !B1_master_ch78_out[19] & B1L372 & B1_nBick24_3halfs;
B1_master_ch78_out[20] = DFFE(B1_master_ch78_out[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--D1_nOutputEnable_write[3] is lineDecoder_3to8:LD|nOutputEnable_write[3] at LC8_D17
--operation mode is normal

D1_nOutputEnable_write[3] = nLB_WR # A1L64 # !D1L7;


--S1_registered_out[8] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8] at LC10_D5
--operation mode is counter

S1_registered_out[8]_lut_out = S1_registered_out[8] $ S1_my_carries[7];
S1_registered_out[8]_sload_eqn = (K1L8 & S1L92) # (!K1L8 & S1_registered_out[8]_lut_out);
S1_registered_out[8] = DFFE(S1_registered_out[8]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[8] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[8] at LC10_D5
--operation mode is counter

S1_my_carries[8] = CARRY(S1_my_carries[7] & (S1_registered_out[8] $ !S1L92));


--S1_registered_out[6] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6] at LC8_D5
--operation mode is counter

S1_registered_out[6]_lut_out = S1_registered_out[6] $ S1_my_carries[5];
S1_registered_out[6]_sload_eqn = (K1L8 & S1L52) # (!K1L8 & S1_registered_out[6]_lut_out);
S1_registered_out[6] = DFFE(S1_registered_out[6]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[6] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[6] at LC8_D5
--operation mode is counter

S1_my_carries[6] = CARRY(S1_my_carries[5] & (S1_registered_out[6] $ !S1L52));


--K1L1 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~223 at LC6_D6
--operation mode is normal

K1L1 = S1L92 & (S1_registered_out[6] $ S1L52 # !S1_registered_out[8]) # !S1L92 & (S1_registered_out[8] # S1_registered_out[6] $ S1L52);


--S1_registered_out[2] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2] at LC4_D5
--operation mode is counter

S1_registered_out[2]_lut_out = S1_registered_out[2] $ S1_my_carries[1];
S1_registered_out[2]_sload_eqn = (K1L8 & S1L71) # (!K1L8 & S1_registered_out[2]_lut_out);
S1_registered_out[2] = DFFE(S1_registered_out[2]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[2] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[2] at LC4_D5
--operation mode is counter

S1_my_carries[2] = CARRY(S1_my_carries[1] & (S1L71 $ !S1_registered_out[2]));


--S1_registered_out[0] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0] at LC2_D5
--operation mode is qfbk_counter

S1_registered_out[0]_lut_out = !S1_registered_out[0];
S1_registered_out[0]_sload_eqn = (K1L8 & S1L31) # (!K1L8 & S1_registered_out[0]_lut_out);
S1_registered_out[0] = DFFE(S1_registered_out[0]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[0] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[0] at LC2_D5
--operation mode is qfbk_counter

S1_my_carries[0] = CARRY(S1L31 $ !S1_registered_out[0]);


--K1L2 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~224 at LC2_D6
--operation mode is normal

K1L2 = S1_registered_out[0] & (S1L71 $ S1_registered_out[2] # !S1L31) # !S1_registered_out[0] & (S1L31 # S1L71 $ S1_registered_out[2]);


--S1_registered_out[1] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1] at LC3_D5
--operation mode is counter

S1_registered_out[1]_lut_out = S1_registered_out[1] $ S1_my_carries[0];
S1_registered_out[1]_sload_eqn = (K1L8 & S1L51) # (!K1L8 & S1_registered_out[1]_lut_out);
S1_registered_out[1] = DFFE(S1_registered_out[1]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[1] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[1] at LC3_D5
--operation mode is counter

S1_my_carries[1] = CARRY(S1_my_carries[0] & (S1L51 $ !S1_registered_out[1]));


--S1_registered_out[10] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] at LC3_D7
--operation mode is normal

S1_registered_out[10]_lut_out = S1_my_carries[9] $ S1_registered_out[10];
S1_registered_out[10]_sload_eqn = (K1L8 & S1L33) # (!K1L8 & S1_registered_out[10]_lut_out);
S1_registered_out[10] = DFFE(S1_registered_out[10]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );


--K1L3 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~225 at LC6_D7
--operation mode is normal

K1L3 = S1_registered_out[1] & (S1_registered_out[10] $ S1L33 # !S1L51) # !S1_registered_out[1] & (S1L51 # S1_registered_out[10] $ S1L33);


--S1_registered_out[4] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4] at LC6_D5
--operation mode is counter

S1_registered_out[4]_lut_out = S1_registered_out[4] $ S1_my_carries[3];
S1_registered_out[4]_sload_eqn = (K1L8 & S1L12) # (!K1L8 & S1_registered_out[4]_lut_out);
S1_registered_out[4] = DFFE(S1_registered_out[4]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[4] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[4] at LC6_D5
--operation mode is counter

S1_my_carries[4] = CARRY(S1_my_carries[3] & (S1L12 $ !S1_registered_out[4]));


--S1_registered_out[3] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3] at LC5_D5
--operation mode is counter

S1_registered_out[3]_lut_out = S1_registered_out[3] $ S1_my_carries[2];
S1_registered_out[3]_sload_eqn = (K1L8 & S1L91) # (!K1L8 & S1_registered_out[3]_lut_out);
S1_registered_out[3] = DFFE(S1_registered_out[3]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[3] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[3] at LC5_D5
--operation mode is counter

S1_my_carries[3] = CARRY(S1_my_carries[2] & (S1L91 $ !S1_registered_out[3]));


--K1L4 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~226 at LC7_D6
--operation mode is normal

K1L4 = S1_registered_out[3] & (S1L12 $ S1_registered_out[4] # !S1L91) # !S1_registered_out[3] & (S1L91 # S1L12 $ S1_registered_out[4]);


--K1L5 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~227 at LC8_D6
--operation mode is normal

K1L5 = K1L4 # K1L3 # K1L1 # K1L2;


--S1_registered_out[7] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7] at LC9_D5
--operation mode is counter

S1_registered_out[7]_lut_out = S1_registered_out[7] $ S1_my_carries[6];
S1_registered_out[7]_sload_eqn = (K1L8 & S1L72) # (!K1L8 & S1_registered_out[7]_lut_out);
S1_registered_out[7] = DFFE(S1_registered_out[7]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[7] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[7] at LC9_D5
--operation mode is counter

S1_my_carries[7] = CARRY(S1_my_carries[6] & (S1_registered_out[7] $ !S1L72));


--S1_registered_out[9] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9] at LC2_D7
--operation mode is counter

S1_registered_out[9]_lut_out = S1_registered_out[9] $ S1_my_carries[8];
S1_registered_out[9]_sload_eqn = (K1L8 & S1L13) # (!K1L8 & S1_registered_out[9]_lut_out);
S1_registered_out[9] = DFFE(S1_registered_out[9]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[9] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[9] at LC2_D7
--operation mode is counter

S1_my_carries[9] = CARRY(S1_my_carries[8] & (S1_registered_out[9] $ !S1L13));


--K1L6 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~228 at LC7_D7
--operation mode is normal

K1L6 = S1_registered_out[7] & (S1_registered_out[9] $ S1L13 # !S1L72) # !S1_registered_out[7] & (S1L72 # S1_registered_out[9] $ S1L13);


--S1_registered_out[5] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5] at LC7_D5
--operation mode is counter

S1_registered_out[5]_lut_out = S1_registered_out[5] $ S1_my_carries[4];
S1_registered_out[5]_sload_eqn = (K1L8 & S1L32) # (!K1L8 & S1_registered_out[5]_lut_out);
S1_registered_out[5] = DFFE(S1_registered_out[5]_sload_eqn, !GLOBAL(C1_CG_generator_sampleRate[6]), !D1L41, , );

--S1_my_carries[5] is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|my_carries[5] at LC7_D5
--operation mode is counter

S1_my_carries[5] = CARRY(S1_my_carries[4] & (S1L32 $ !S1_registered_out[5]));


--K1L7 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~229 at LC3_D6
--operation mode is normal

K1L7 = K1L6 # S1_registered_out[5] $ S1L32;


--D1L41 is lineDecoder_3to8:LD|nOutputEnable_write[2]~49 at LC2_D2
--operation mode is normal

D1L41 = !nCS_FPGA & !A1L05 & D1L21 & A1L84;

--D1L51 is lineDecoder_3to8:LD|nOutputEnable_write[2]~51 at LC2_D2
--operation mode is normal

D1L51 = !nCS_FPGA & !A1L05 & D1L21 & A1L84;


--K1L8 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~230 at LC10_D6
--operation mode is normal

K1L8 = !K1L21 & (D1L41 # !K1L5 & !K1L7);


--L1_SCR_channel_protector is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_channel_protector at LC8_C20
--operation mode is normal

L1_SCR_channel_protector_lut_out = C1_CG_generator_sampleRate[6];
L1_SCR_channel_protector = DFFE(L1_SCR_channel_protector_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[10] at LC5_E15
--operation mode is normal

L1_SCR_counter_protector[10]_lut_out = R2_pre_out[10];
L1_SCR_counter_protector[10] = DFFE(L1_SCR_counter_protector[10]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[9] at LC3_E13
--operation mode is normal

L1_SCR_counter_protector[9]_lut_out = R2_pre_out[9];
L1_SCR_counter_protector[9] = DFFE(L1_SCR_counter_protector[9]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[8] at LC9_E13
--operation mode is normal

L1_SCR_counter_protector[8]_lut_out = R2_pre_out[8];
L1_SCR_counter_protector[8] = DFFE(L1_SCR_counter_protector[8]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[7] at LC4_E15
--operation mode is normal

L1_SCR_counter_protector[7]_lut_out = R2_pre_out[7];
L1_SCR_counter_protector[7] = DFFE(L1_SCR_counter_protector[7]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[6] at LC10_E13
--operation mode is normal

L1_SCR_counter_protector[6]_lut_out = R2_pre_out[6];
L1_SCR_counter_protector[6] = DFFE(L1_SCR_counter_protector[6]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[5] at LC8_E15
--operation mode is normal

L1_SCR_counter_protector[5]_lut_out = R2_pre_out[5];
L1_SCR_counter_protector[5] = DFFE(L1_SCR_counter_protector[5]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[4] at LC9_E15
--operation mode is normal

L1_SCR_counter_protector[4]_lut_out = R2_pre_out[4];
L1_SCR_counter_protector[4] = DFFE(L1_SCR_counter_protector[4]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[3] at LC4_E13
--operation mode is normal

L1_SCR_counter_protector[3]_lut_out = R2_pre_out[3];
L1_SCR_counter_protector[3] = DFFE(L1_SCR_counter_protector[3]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[2] at LC2_E13
--operation mode is normal

L1_SCR_counter_protector[2]_lut_out = R2_pre_out[2];
L1_SCR_counter_protector[2] = DFFE(L1_SCR_counter_protector[2]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[1] at LC5_E13
--operation mode is normal

L1_SCR_counter_protector[1]_lut_out = R2_pre_out[1];
L1_SCR_counter_protector[1] = DFFE(L1_SCR_counter_protector[1]_lut_out, GLOBAL(LB_CLK), , , );


--L1_SCR_counter_protector[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[0] at LC2_E17
--operation mode is normal

L1_SCR_counter_protector[0]_lut_out = R2_q[0];
L1_SCR_counter_protector[0] = DFFE(L1_SCR_counter_protector[0]_lut_out, GLOBAL(LB_CLK), , , );


--B1_slave_ch34_in[23] is CONVERTERs_engine:CE|slave_ch34_in[23] at LC6_E6
--operation mode is normal

B1_slave_ch34_in[23]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[23] # !M1_DFF_2 & B1_master_ch34_in[23]) # !B1_nBick24_4halfs & B1_slave_ch34_in[23];
B1_slave_ch34_in[23] = DFFE(B1_slave_ch34_in[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--N1L2 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[1]~824 at LC10_E11
--operation mode is normal

N1L2 = L1L98Q # L1L88Q # !L1L78Q # !L1L68Q;


--B1_slave_ch78_in[23] is CONVERTERs_engine:CE|slave_ch78_in[23] at LC1_E6
--operation mode is normal

B1_slave_ch78_in[23]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[23] # !M1_DFF_2 & B1_master_ch78_in[23]) # !B1_nBick24_4halfs & B1_slave_ch78_in[23];
B1_slave_ch78_in[23] = DFFE(B1_slave_ch78_in[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--N1L4 is CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[3]~825 at LC9_E11
--operation mode is normal

N1L4 = L1L68Q # L1L98Q # L1L78Q # !L1L88Q;


--A1L952 is LB_DATA[23]~3757 at LC2_E6
--operation mode is normal

A1L952 = N1L4 & (B1_slave_ch34_in[23] # N1L2) # !N1L4 & B1_slave_ch78_in[23] & (B1_slave_ch34_in[23] # N1L2);


--B1_slave_ch12_in[23] is CONVERTERs_engine:CE|slave_ch12_in[23] at LC7_E6
--operation mode is normal

B1_slave_ch12_in[23]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[23] # !M1_DFF_2 & B1_master_ch12_in[23]) # !B1_nBick24_4halfs & B1_slave_ch12_in[23];
B1_slave_ch12_in[23] = DFFE(B1_slave_ch12_in[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[23] is CONVERTERs_engine:CE|slave_ch56_in[23] at LC2_E2
--operation mode is normal

B1_slave_ch56_in[23]_lut_out = M1_DFF_2 & B1_slave_ch56_in[23] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[23] # !B1_nBick24_4halfs & B1_slave_ch56_in[23]);
B1_slave_ch56_in[23] = DFFE(B1_slave_ch56_in[23]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L062 is LB_DATA[23]~4045 at LC3_E6
--operation mode is normal

A1L062 = (N1L3 & (B1_slave_ch12_in[23] # N1L1) # !N1L3 & B1_slave_ch56_in[23] & (B1_slave_ch12_in[23] # N1L1)) & CASCADE(A1L952);


--B1_slave_ch34_in[22] is CONVERTERs_engine:CE|slave_ch34_in[22] at LC1_E1
--operation mode is normal

B1_slave_ch34_in[22]_lut_out = M1_DFF_2 & B1_slave_ch34_in[22] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[22] # !B1_nBick24_4halfs & B1_slave_ch34_in[22]);
B1_slave_ch34_in[22] = DFFE(B1_slave_ch34_in[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[22] is CONVERTERs_engine:CE|slave_ch78_in[22] at LC7_E1
--operation mode is normal

B1_slave_ch78_in[22]_lut_out = M1_DFF_2 & B1_slave_ch78_in[22] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[22] # !B1_nBick24_4halfs & B1_slave_ch78_in[22]);
B1_slave_ch78_in[22] = DFFE(B1_slave_ch78_in[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L452 is LB_DATA[22]~3759 at LC2_E1
--operation mode is normal

A1L452 = B1_slave_ch78_in[22] & (B1_slave_ch34_in[22] # N1L2) # !B1_slave_ch78_in[22] & N1L4 & (B1_slave_ch34_in[22] # N1L2);


--B1_slave_ch12_in[22] is CONVERTERs_engine:CE|slave_ch12_in[22] at LC3_E8
--operation mode is normal

B1_slave_ch12_in[22]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[22] # !M1_DFF_2 & B1_master_ch12_in[22]) # !B1_nBick24_4halfs & B1_slave_ch12_in[22];
B1_slave_ch12_in[22] = DFFE(B1_slave_ch12_in[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[22] is CONVERTERs_engine:CE|slave_ch56_in[22] at LC6_E2
--operation mode is normal

B1_slave_ch56_in[22]_lut_out = M1_DFF_2 & B1_slave_ch56_in[22] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[22] # !B1_nBick24_4halfs & B1_slave_ch56_in[22]);
B1_slave_ch56_in[22] = DFFE(B1_slave_ch56_in[22]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L552 is LB_DATA[22]~4046 at LC3_E1
--operation mode is normal

A1L552 = (N1L1 & (N1L3 # B1_slave_ch56_in[22]) # !N1L1 & B1_slave_ch12_in[22] & (N1L3 # B1_slave_ch56_in[22])) & CASCADE(A1L452);


--B1_slave_ch34_in[21] is CONVERTERs_engine:CE|slave_ch34_in[21] at LC2_E4
--operation mode is normal

B1_slave_ch34_in[21]_lut_out = M1_DFF_2 & B1_slave_ch34_in[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[21] # !B1_nBick24_4halfs & B1_slave_ch34_in[21]);
B1_slave_ch34_in[21] = DFFE(B1_slave_ch34_in[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[21] is CONVERTERs_engine:CE|slave_ch78_in[21] at LC8_E1
--operation mode is normal

B1_slave_ch78_in[21]_lut_out = M1_DFF_2 & B1_slave_ch78_in[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[21] # !B1_nBick24_4halfs & B1_slave_ch78_in[21]);
B1_slave_ch78_in[21] = DFFE(B1_slave_ch78_in[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L052 is LB_DATA[21]~3761 at LC4_E1
--operation mode is normal

A1L052 = B1_slave_ch78_in[21] & (B1_slave_ch34_in[21] # N1L2) # !B1_slave_ch78_in[21] & N1L4 & (B1_slave_ch34_in[21] # N1L2);


--B1_slave_ch12_in[21] is CONVERTERs_engine:CE|slave_ch12_in[21] at LC9_E9
--operation mode is normal

B1_slave_ch12_in[21]_lut_out = M1_DFF_2 & B1_slave_ch12_in[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[21] # !B1_nBick24_4halfs & B1_slave_ch12_in[21]);
B1_slave_ch12_in[21] = DFFE(B1_slave_ch12_in[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[21] is CONVERTERs_engine:CE|slave_ch56_in[21] at LC7_E2
--operation mode is normal

B1_slave_ch56_in[21]_lut_out = M1_DFF_2 & B1_slave_ch56_in[21] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[21] # !B1_nBick24_4halfs & B1_slave_ch56_in[21]);
B1_slave_ch56_in[21] = DFFE(B1_slave_ch56_in[21]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L152 is LB_DATA[21]~4047 at LC5_E1
--operation mode is normal

A1L152 = (N1L1 & (N1L3 # B1_slave_ch56_in[21]) # !N1L1 & B1_slave_ch12_in[21] & (N1L3 # B1_slave_ch56_in[21])) & CASCADE(A1L052);


--B1_slave_ch34_in[20] is CONVERTERs_engine:CE|slave_ch34_in[20] at LC6_E4
--operation mode is normal

B1_slave_ch34_in[20]_lut_out = M1_DFF_2 & B1_slave_ch34_in[20] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[20] # !B1_nBick24_4halfs & B1_slave_ch34_in[20]);
B1_slave_ch34_in[20] = DFFE(B1_slave_ch34_in[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[20] is CONVERTERs_engine:CE|slave_ch78_in[20] at LC2_E3
--operation mode is normal

B1_slave_ch78_in[20]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[20] # !M1_DFF_2 & B1_master_ch78_in[20]) # !B1_nBick24_4halfs & B1_slave_ch78_in[20];
B1_slave_ch78_in[20] = DFFE(B1_slave_ch78_in[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L642 is LB_DATA[20]~3763 at LC2_E10
--operation mode is normal

A1L642 = B1_slave_ch78_in[20] & (B1_slave_ch34_in[20] # N1L2) # !B1_slave_ch78_in[20] & N1L4 & (B1_slave_ch34_in[20] # N1L2);


--B1_slave_ch12_in[20] is CONVERTERs_engine:CE|slave_ch12_in[20] at LC2_E9
--operation mode is normal

B1_slave_ch12_in[20]_lut_out = M1_DFF_2 & B1_slave_ch12_in[20] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[20] # !B1_nBick24_4halfs & B1_slave_ch12_in[20]);
B1_slave_ch12_in[20] = DFFE(B1_slave_ch12_in[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[20] is CONVERTERs_engine:CE|slave_ch56_in[20] at LC6_E10
--operation mode is normal

B1_slave_ch56_in[20]_lut_out = M1_DFF_2 & B1_slave_ch56_in[20] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[20] # !B1_nBick24_4halfs & B1_slave_ch56_in[20]);
B1_slave_ch56_in[20] = DFFE(B1_slave_ch56_in[20]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L742 is LB_DATA[20]~4048 at LC3_E10
--operation mode is normal

A1L742 = (B1_slave_ch56_in[20] & (B1_slave_ch12_in[20] # N1L1) # !B1_slave_ch56_in[20] & N1L3 & (B1_slave_ch12_in[20] # N1L1)) & CASCADE(A1L642);


--B1_slave_ch34_in[19] is CONVERTERs_engine:CE|slave_ch34_in[19] at LC7_E10
--operation mode is normal

B1_slave_ch34_in[19]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[19] # !M1_DFF_2 & B1_master_ch34_in[19]) # !B1_nBick24_4halfs & B1_slave_ch34_in[19];
B1_slave_ch34_in[19] = DFFE(B1_slave_ch34_in[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[19] is CONVERTERs_engine:CE|slave_ch78_in[19] at LC8_E3
--operation mode is normal

B1_slave_ch78_in[19]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[19] # !M1_DFF_2 & B1_master_ch78_in[19]) # !B1_nBick24_4halfs & B1_slave_ch78_in[19];
B1_slave_ch78_in[19] = DFFE(B1_slave_ch78_in[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L242 is LB_DATA[19]~3765 at LC4_E10
--operation mode is normal

A1L242 = B1_slave_ch78_in[19] & (B1_slave_ch34_in[19] # N1L2) # !B1_slave_ch78_in[19] & N1L4 & (B1_slave_ch34_in[19] # N1L2);


--B1_slave_ch12_in[19] is CONVERTERs_engine:CE|slave_ch12_in[19] at LC8_E10
--operation mode is normal

B1_slave_ch12_in[19]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[19] # !M1_DFF_2 & B1_master_ch12_in[19]) # !B1_nBick24_4halfs & B1_slave_ch12_in[19];
B1_slave_ch12_in[19] = DFFE(B1_slave_ch12_in[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[19] is CONVERTERs_engine:CE|slave_ch56_in[19] at LC3_E9
--operation mode is normal

B1_slave_ch56_in[19]_lut_out = M1_DFF_2 & B1_slave_ch56_in[19] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[19] # !B1_nBick24_4halfs & B1_slave_ch56_in[19]);
B1_slave_ch56_in[19] = DFFE(B1_slave_ch56_in[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L342 is LB_DATA[19]~4049 at LC5_E10
--operation mode is normal

A1L342 = (B1_slave_ch56_in[19] & (B1_slave_ch12_in[19] # N1L1) # !B1_slave_ch56_in[19] & N1L3 & (B1_slave_ch12_in[19] # N1L1)) & CASCADE(A1L242);


--B1_slave_ch34_in[18] is CONVERTERs_engine:CE|slave_ch34_in[18] at LC1_E5
--operation mode is normal

B1_slave_ch34_in[18]_lut_out = M1_DFF_2 & B1_slave_ch34_in[18] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[18] # !B1_nBick24_4halfs & B1_slave_ch34_in[18]);
B1_slave_ch34_in[18] = DFFE(B1_slave_ch34_in[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[18] is CONVERTERs_engine:CE|slave_ch78_in[18] at LC4_E3
--operation mode is normal

B1_slave_ch78_in[18]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[18] # !M1_DFF_2 & B1_master_ch78_in[18]) # !B1_nBick24_4halfs & B1_slave_ch78_in[18];
B1_slave_ch78_in[18] = DFFE(B1_slave_ch78_in[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L832 is LB_DATA[18]~3767 at LC2_E5
--operation mode is normal

A1L832 = B1_slave_ch78_in[18] & (N1L2 # B1_slave_ch34_in[18]) # !B1_slave_ch78_in[18] & N1L4 & (N1L2 # B1_slave_ch34_in[18]);


--B1_slave_ch12_in[18] is CONVERTERs_engine:CE|slave_ch12_in[18] at LC5_E8
--operation mode is normal

B1_slave_ch12_in[18]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[18] # !M1_DFF_2 & B1_master_ch12_in[18]) # !B1_nBick24_4halfs & B1_slave_ch12_in[18];
B1_slave_ch12_in[18] = DFFE(B1_slave_ch12_in[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[18] is CONVERTERs_engine:CE|slave_ch56_in[18] at LC4_E5
--operation mode is normal

B1_slave_ch56_in[18]_lut_out = M1_DFF_2 & B1_slave_ch56_in[18] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[18] # !B1_nBick24_4halfs & B1_slave_ch56_in[18]);
B1_slave_ch56_in[18] = DFFE(B1_slave_ch56_in[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L932 is LB_DATA[18]~4050 at LC3_E5
--operation mode is normal

A1L932 = (N1L1 & (N1L3 # B1_slave_ch56_in[18]) # !N1L1 & B1_slave_ch12_in[18] & (N1L3 # B1_slave_ch56_in[18])) & CASCADE(A1L832);


--B1_slave_ch34_in[17] is CONVERTERs_engine:CE|slave_ch34_in[17] at LC7_A12
--operation mode is normal

B1_slave_ch34_in[17]_lut_out = M1_DFF_2 & B1_slave_ch34_in[17] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[17] # !B1_nBick24_4halfs & B1_slave_ch34_in[17]);
B1_slave_ch34_in[17] = DFFE(B1_slave_ch34_in[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[17] is CONVERTERs_engine:CE|slave_ch78_in[17] at LC6_A4
--operation mode is normal

B1_slave_ch78_in[17]_lut_out = M1_DFF_2 & B1_slave_ch78_in[17] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[17] # !B1_nBick24_4halfs & B1_slave_ch78_in[17]);
B1_slave_ch78_in[17] = DFFE(B1_slave_ch78_in[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L432 is LB_DATA[17]~3769 at LC2_A4
--operation mode is normal

A1L432 = B1_slave_ch78_in[17] & (B1_slave_ch34_in[17] # N1L2) # !B1_slave_ch78_in[17] & N1L4 & (B1_slave_ch34_in[17] # N1L2);


--B1_slave_ch12_in[17] is CONVERTERs_engine:CE|slave_ch12_in[17] at LC3_A19
--operation mode is normal

B1_slave_ch12_in[17]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[17] # !M1_DFF_2 & B1_master_ch12_in[17]) # !B1_nBick24_4halfs & B1_slave_ch12_in[17];
B1_slave_ch12_in[17] = DFFE(B1_slave_ch12_in[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[17] is CONVERTERs_engine:CE|slave_ch56_in[17] at LC7_A4
--operation mode is normal

B1_slave_ch56_in[17]_lut_out = M1_DFF_2 & B1_slave_ch56_in[17] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[17] # !B1_nBick24_4halfs & B1_slave_ch56_in[17]);
B1_slave_ch56_in[17] = DFFE(B1_slave_ch56_in[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L532 is LB_DATA[17]~4051 at LC3_A4
--operation mode is normal

A1L532 = (B1_slave_ch56_in[17] & (B1_slave_ch12_in[17] # N1L1) # !B1_slave_ch56_in[17] & N1L3 & (B1_slave_ch12_in[17] # N1L1)) & CASCADE(A1L432);


--B1_slave_ch34_in[16] is CONVERTERs_engine:CE|slave_ch34_in[16] at LC6_F9
--operation mode is normal

B1_slave_ch34_in[16]_lut_out = M1_DFF_2 & B1_slave_ch34_in[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[16] # !B1_nBick24_4halfs & B1_slave_ch34_in[16]);
B1_slave_ch34_in[16] = DFFE(B1_slave_ch34_in[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[16] is CONVERTERs_engine:CE|slave_ch78_in[16] at LC6_F8
--operation mode is normal

B1_slave_ch78_in[16]_lut_out = M1_DFF_2 & B1_slave_ch78_in[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[16] # !B1_nBick24_4halfs & B1_slave_ch78_in[16]);
B1_slave_ch78_in[16] = DFFE(B1_slave_ch78_in[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L032 is LB_DATA[16]~3771 at LC2_F11
--operation mode is normal

A1L032 = N1L2 & (N1L4 # B1_slave_ch78_in[16]) # !N1L2 & B1_slave_ch34_in[16] & (N1L4 # B1_slave_ch78_in[16]);


--B1_slave_ch12_in[16] is CONVERTERs_engine:CE|slave_ch12_in[16] at LC4_F11
--operation mode is normal

B1_slave_ch12_in[16]_lut_out = M1_DFF_2 & B1_slave_ch12_in[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[16] # !B1_nBick24_4halfs & B1_slave_ch12_in[16]);
B1_slave_ch12_in[16] = DFFE(B1_slave_ch12_in[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[16] is CONVERTERs_engine:CE|slave_ch56_in[16] at LC5_F11
--operation mode is normal

B1_slave_ch56_in[16]_lut_out = M1_DFF_2 & B1_slave_ch56_in[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[16] # !B1_nBick24_4halfs & B1_slave_ch56_in[16]);
B1_slave_ch56_in[16] = DFFE(B1_slave_ch56_in[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L132 is LB_DATA[16]~4052 at LC3_F11
--operation mode is normal

A1L132 = (N1L3 & (N1L1 # B1_slave_ch12_in[16]) # !N1L3 & B1_slave_ch56_in[16] & (N1L1 # B1_slave_ch12_in[16])) & CASCADE(A1L032);


--B1_slave_ch56_in[15] is CONVERTERs_engine:CE|slave_ch56_in[15] at LC8_F9
--operation mode is normal

B1_slave_ch56_in[15]_lut_out = M1_DFF_2 & B1_slave_ch56_in[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[15] # !B1_nBick24_4halfs & B1_slave_ch56_in[15]);
B1_slave_ch56_in[15] = DFFE(B1_slave_ch56_in[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_in[15] is CONVERTERs_engine:CE|slave_ch34_in[15] at LC9_F9
--operation mode is normal

B1_slave_ch34_in[15]_lut_out = M1_DFF_2 & B1_slave_ch34_in[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[15] # !B1_nBick24_4halfs & B1_slave_ch34_in[15]);
B1_slave_ch34_in[15] = DFFE(B1_slave_ch34_in[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L122 is LB_DATA[15]~3773 at LC10_F9
--operation mode is normal

A1L122 = B1_slave_ch34_in[15] & (B1_slave_ch56_in[15] # N1L3) # !B1_slave_ch34_in[15] & N1L2 & (B1_slave_ch56_in[15] # N1L3);


--A1L222 is LB_DATA[15]~3774 at LC2_F5
--operation mode is normal

A1L222 = A1L622 & A1L122 & (!D1L3 # !D1L4);


--A1L322 is LB_DATA[15]~3775 at LC6_F5
--operation mode is normal

A1L322 = nLB_RD # F1_regData[15] # !D1L81 # !A1L64;


--D1_nOutputEnable_read[4] is lineDecoder_3to8:LD|nOutputEnable_read[4] at LC7_F5
--operation mode is normal

D1_nOutputEnable_read[4] = nLB_RD # !D1L7 # !A1L64;


--A1L522 is LB_DATA[15]~4053 at LC3_F5
--operation mode is normal

A1L522 = (A1L322 & A1L722 & (D1_nOutputEnable_read[4] # E1_regData[15])) & CASCADE(A1L222);


--B1_master_ch12_in[8] is CONVERTERs_engine:CE|master_ch12_in[8] at LC1_F6
--operation mode is normal

B1_master_ch12_in[8]_lut_out = B1_master_ch12_in[7] & (B1_master_ch12_in[8] # !B1_nBick24_2halfs) # !B1_master_ch12_in[7] & B1_nBick24_2halfs & B1_master_ch12_in[8];
B1_master_ch12_in[8] = DFFE(B1_master_ch12_in[8]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[8] is CONVERTERs_engine:CE|master_ch56_in[8] at LC7_F10
--operation mode is normal

B1_master_ch56_in[8]_lut_out = B1_master_ch56_in[7] & (B1_master_ch56_in[8] # !B1_nBick24_2halfs) # !B1_master_ch56_in[7] & B1_master_ch56_in[8] & B1_nBick24_2halfs;
B1_master_ch56_in[8] = DFFE(B1_master_ch56_in[8]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--C1L5 is clocks_engine:CLKE|add~14 at LC4_D14
--operation mode is arithmetic

C1L5 = C1_CG_generator_sampleRate[2] $ C1L4;

--C1L6 is clocks_engine:CLKE|add~14COUT at LC4_D14
--operation mode is arithmetic

C1L6 = CARRY(C1_CG_generator_sampleRate[2] & C1L4);


--C1L7 is clocks_engine:CLKE|add~15 at LC5_D14
--operation mode is arithmetic

C1L7 = C1_CG_generator_sampleRate[3] $ C1L6;

--C1L8 is clocks_engine:CLKE|add~15COUT at LC5_D14
--operation mode is arithmetic

C1L8 = CARRY(C1_CG_generator_sampleRate[3] & C1L6);


--C1L1 is clocks_engine:CLKE|add~12 at LC2_D14
--operation mode is arithmetic

C1L1 = !C1_CG_generator_sampleRate[0];

--C1L2 is clocks_engine:CLKE|add~12COUT at LC2_D14
--operation mode is arithmetic

C1L2 = CARRY(C1_CG_generator_sampleRate[0]);


--C1L3 is clocks_engine:CLKE|add~13 at LC3_D14
--operation mode is arithmetic

C1L3 = C1_CG_generator_sampleRate[1] $ C1L2;

--C1L4 is clocks_engine:CLKE|add~13COUT at LC3_D14
--operation mode is arithmetic

C1L4 = CARRY(C1_CG_generator_sampleRate[1] & C1L2);


--B1_slave_ch12_out[20] is CONVERTERs_engine:CE|slave_ch12_out[20] at LC3_C4
--operation mode is normal

B1_slave_ch12_out[20]_lut_out = N1L5 & B1_slave_ch12_out[20] # !N1L5 & A1L542;
B1_slave_ch12_out[20] = DFFE(B1_slave_ch12_out[20]_lut_out, GLOBAL(LB_CLK), , , );


--B1L45 is CONVERTERs_engine:CE|master_ch12_out~3735 at LC2_D8
--operation mode is normal

B1L45 = M1_DFF_2 & B1_master_ch12_out[20] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[20] # !B1_nBick24_4halfs & B1_master_ch12_out[20]);


--B1_master_ch12_out[19] is CONVERTERs_engine:CE|master_ch12_out[19] at LC7_D8
--operation mode is normal

B1_master_ch12_out[19]_lut_out = B1_nBick24_3halfs & B1L55 # !B1_nBick24_3halfs & B1_master_ch12_out[18];
B1_master_ch12_out[19] = DFFE(B1_master_ch12_out[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[20] is CONVERTERs_engine:CE|slave_ch34_out[20] at LC1_C14
--operation mode is normal

B1_slave_ch34_out[20]_lut_out = N1L6 & B1_slave_ch34_out[20] # !N1L6 & A1L542;
B1_slave_ch34_out[20] = DFFE(B1_slave_ch34_out[20]_lut_out, GLOBAL(LB_CLK), , , );


--B1L721 is CONVERTERs_engine:CE|master_ch34_out~3726 at LC6_A17
--operation mode is normal

B1L721 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[20] # !M1_DFF_2 & B1_slave_ch34_out[20]) # !B1_nBick24_4halfs & B1_master_ch34_out[20];


--B1_master_ch34_out[19] is CONVERTERs_engine:CE|master_ch34_out[19] at LC2_A17
--operation mode is normal

B1_master_ch34_out[19]_lut_out = B1_nBick24_3halfs & B1L821 # !B1_nBick24_3halfs & B1_master_ch34_out[18];
B1_master_ch34_out[19] = DFFE(B1_master_ch34_out[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[20] is CONVERTERs_engine:CE|slave_ch56_out[20] at LC9_C4
--operation mode is normal

B1_slave_ch56_out[20]_lut_out = A1L542 & (B1_slave_ch56_out[20] # !N1L7) # !A1L542 & B1_slave_ch56_out[20] & N1L7;
B1_slave_ch56_out[20] = DFFE(B1_slave_ch56_out[20]_lut_out, GLOBAL(LB_CLK), , , );


--B1L002 is CONVERTERs_engine:CE|master_ch56_out~3726 at LC3_A20
--operation mode is normal

B1L002 = M1_DFF_2 & B1_master_ch56_out[20] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[20] # !B1_nBick24_4halfs & B1_master_ch56_out[20]);


--B1_master_ch56_out[19] is CONVERTERs_engine:CE|master_ch56_out[19] at LC4_A20
--operation mode is normal

B1_master_ch56_out[19]_lut_out = B1_nBick24_3halfs & B1L102 # !B1_nBick24_3halfs & B1_master_ch56_out[18];
B1_master_ch56_out[19] = DFFE(B1_master_ch56_out[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[20] is CONVERTERs_engine:CE|slave_ch78_out[20] at LC4_E17
--operation mode is normal

B1_slave_ch78_out[20]_lut_out = L1L68Q & B1_slave_ch78_out[20] # !L1L68Q & (L1L98Q & A1L542 # !L1L98Q & B1_slave_ch78_out[20]);
B1_slave_ch78_out[20] = DFFE(B1_slave_ch78_out[20]_lut_out, GLOBAL(LB_CLK), , , );


--B1L372 is CONVERTERs_engine:CE|master_ch78_out~3726 at LC6_E17
--operation mode is normal

B1L372 = M1_DFF_2 & B1_master_ch78_out[20] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[20] # !B1_nBick24_4halfs & B1_master_ch78_out[20]);


--B1_master_ch78_out[19] is CONVERTERs_engine:CE|master_ch78_out[19] at LC1_E22
--operation mode is normal

B1_master_ch78_out[19]_lut_out = B1_master_ch78_out[18] & (B1L472 # !B1_nBick24_3halfs) # !B1_master_ch78_out[18] & B1_nBick24_3halfs & B1L472;
B1_master_ch78_out[19] = DFFE(B1_master_ch78_out[19]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--S1L52 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[6]~17 at LC2_D4
--operation mode is normal

S1L52 = D1L31 & (D1L21 & A1L231 # !D1L21 & S1L52) # !D1L31 & S1L52;


--S1L92 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[8]~19 at LC7_D1
--operation mode is normal

S1L92 = D1L31 & (D1L21 & A1L251 # !D1L21 & S1L92) # !D1L31 & S1L92;


--S1L31 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[0]~11 at LC6_D1
--operation mode is normal

S1L31 = D1L31 & (D1L21 & A1L76 # !D1L21 & S1L31) # !D1L31 & S1L31;


--S1L71 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[2]~13 at LC5_D4
--operation mode is normal

S1L71 = D1L31 & (D1L21 & A1L98 # !D1L21 & S1L71) # !D1L31 & S1L71;


--S1L33 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[10]~21 at LC9_D7
--operation mode is normal

S1L33 = D1L31 & (D1L21 & A1L271 # !D1L21 & S1L33) # !D1L31 & S1L33;


--S1L51 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[1]~12 at LC10_D1
--operation mode is normal

S1L51 = D1L31 & (D1L21 & A1L87 # !D1L21 & S1L51) # !D1L31 & S1L51;


--S1L91 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[3]~14 at LC1_D4
--operation mode is normal

S1L91 = D1L31 & (D1L21 & A1L99 # !D1L21 & S1L91) # !D1L31 & S1L91;


--S1L12 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[4]~15 at LC4_D4
--operation mode is normal

S1L12 = D1L31 & (D1L21 & A1L011 # !D1L21 & S1L12) # !D1L31 & S1L12;


--S1L13 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[9]~20 at LC5_D7
--operation mode is normal

S1L13 = D1L21 & (D1L31 & A1L361 # !D1L31 & S1L13) # !D1L21 & S1L13;


--S1L72 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[7]~18 at LC10_D7
--operation mode is normal

S1L72 = D1L31 & (D1L21 & A1L341 # !D1L21 & S1L72) # !D1L31 & S1L72;


--S1L32 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[5]~16 at LC7_D4
--operation mode is normal

S1L32 = D1L31 & (D1L21 & A1L121 # !D1L21 & S1L32) # !D1L31 & S1L32;


--R2_pre_out[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10] at LC3_E14
--operation mode is arithmetic

R2_pre_out[10]_lut_out = R2_pre_out[10] $ R2_the_carries[10];
R2_pre_out[10] = DFFE(R2_pre_out[10]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[11] at LC3_E14
--operation mode is arithmetic

R2_the_carries[11] = CARRY(R2_pre_out[10] & R2_the_carries[10]);


--R2_pre_out[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9] at LC2_E14
--operation mode is arithmetic

R2_pre_out[9]_lut_out = R2_pre_out[9] $ R2_the_carries[9];
R2_pre_out[9] = DFFE(R2_pre_out[9]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[10] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[10] at LC2_E14
--operation mode is arithmetic

R2_the_carries[10] = CARRY(R2_pre_out[9] & R2_the_carries[9]);


--R2_pre_out[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8] at LC10_E12
--operation mode is arithmetic

R2_pre_out[8]_lut_out = R2_pre_out[8] $ R2_the_carries[8];
R2_pre_out[8] = DFFE(R2_pre_out[8]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[9] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[9] at LC10_E12
--operation mode is arithmetic

R2_the_carries[9] = CARRY(R2_pre_out[8] & R2_the_carries[8]);


--R2_pre_out[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7] at LC9_E12
--operation mode is arithmetic

R2_pre_out[7]_lut_out = R2_pre_out[7] $ R2_the_carries[7];
R2_pre_out[7] = DFFE(R2_pre_out[7]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[8] at LC9_E12
--operation mode is arithmetic

R2_the_carries[8] = CARRY(R2_pre_out[7] & R2_the_carries[7]);


--R2_pre_out[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6] at LC8_E12
--operation mode is arithmetic

R2_pre_out[6]_lut_out = R2_pre_out[6] $ R2_the_carries[6];
R2_pre_out[6] = DFFE(R2_pre_out[6]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[7] at LC8_E12
--operation mode is arithmetic

R2_the_carries[7] = CARRY(R2_pre_out[6] & R2_the_carries[6]);


--R2_pre_out[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5] at LC7_E12
--operation mode is arithmetic

R2_pre_out[5]_lut_out = R2_pre_out[5] $ R2_the_carries[5];
R2_pre_out[5] = DFFE(R2_pre_out[5]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[6] at LC7_E12
--operation mode is arithmetic

R2_the_carries[6] = CARRY(R2_pre_out[5] & R2_the_carries[5]);


--R2_pre_out[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4] at LC6_E12
--operation mode is arithmetic

R2_pre_out[4]_lut_out = R2_pre_out[4] $ R2_the_carries[4];
R2_pre_out[4] = DFFE(R2_pre_out[4]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[5] at LC6_E12
--operation mode is arithmetic

R2_the_carries[5] = CARRY(R2_pre_out[4] & R2_the_carries[4]);


--R2_pre_out[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3] at LC5_E12
--operation mode is arithmetic

R2_pre_out[3]_lut_out = R2_pre_out[3] $ R2_the_carries[3];
R2_pre_out[3] = DFFE(R2_pre_out[3]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[4] at LC5_E12
--operation mode is arithmetic

R2_the_carries[4] = CARRY(R2_pre_out[3] & R2_the_carries[3]);


--R2_pre_out[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2] at LC4_E12
--operation mode is arithmetic

R2_pre_out[2]_lut_out = R2_pre_out[2] $ R2_the_carries[2];
R2_pre_out[2] = DFFE(R2_pre_out[2]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[3] at LC4_E12
--operation mode is arithmetic

R2_the_carries[3] = CARRY(R2_pre_out[2] & R2_the_carries[2]);


--R2_pre_out[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1] at LC3_E12
--operation mode is arithmetic

R2_pre_out[1]_lut_out = R2_pre_out[1] $ R2_the_carries[1];
R2_pre_out[1] = DFFE(R2_pre_out[1]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[2] at LC3_E12
--operation mode is arithmetic

R2_the_carries[2] = CARRY(R2_pre_out[1] & R2_the_carries[1]);


--R2_q[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0] at LC2_E12
--operation mode is qfbk_counter

R2_q[0]_lut_out = !R2_q[0];
R2_q[0] = DFFE(R2_q[0]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[1] at LC2_E12
--operation mode is qfbk_counter

R2_the_carries[1] = CARRY(R2_q[0]);


--B1_master_ch34_in[23] is CONVERTERs_engine:CE|master_ch34_in[23] at LC4_E6
--operation mode is normal

B1_master_ch34_in[23]_lut_out = B1_master_ch34_in[22] & (B1_master_ch34_in[23] # !B1_nBick24_2halfs) # !B1_master_ch34_in[22] & B1_nBick24_2halfs & B1_master_ch34_in[23];
B1_master_ch34_in[23] = DFFE(B1_master_ch34_in[23]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[23] is CONVERTERs_engine:CE|master_ch78_in[23] at LC6_E1
--operation mode is normal

B1_master_ch78_in[23]_lut_out = B1_master_ch78_in[22] & (B1_master_ch78_in[23] # !B1_nBick24_2halfs) # !B1_master_ch78_in[22] & B1_master_ch78_in[23] & B1_nBick24_2halfs;
B1_master_ch78_in[23] = DFFE(B1_master_ch78_in[23]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[23] is CONVERTERs_engine:CE|master_ch12_in[23] at LC6_E8
--operation mode is normal

B1_master_ch12_in[23]_lut_out = B1_master_ch12_in[22] & (B1_master_ch12_in[23] # !B1_nBick24_2halfs) # !B1_master_ch12_in[22] & B1_master_ch12_in[23] & B1_nBick24_2halfs;
B1_master_ch12_in[23] = DFFE(B1_master_ch12_in[23]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[23] is CONVERTERs_engine:CE|master_ch56_in[23] at LC1_E2
--operation mode is normal

B1_master_ch56_in[23]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[23] # !B1_nBick24_2halfs & B1_master_ch56_in[22];
B1_master_ch56_in[23] = DFFE(B1_master_ch56_in[23]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[22] is CONVERTERs_engine:CE|master_ch34_in[22] at LC1_E4
--operation mode is normal

B1_master_ch34_in[22]_lut_out = B1_master_ch34_in[21] & (B1_master_ch34_in[22] # !B1_nBick24_2halfs) # !B1_master_ch34_in[21] & B1_nBick24_2halfs & B1_master_ch34_in[22];
B1_master_ch34_in[22] = DFFE(B1_master_ch34_in[22]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[22] is CONVERTERs_engine:CE|master_ch78_in[22] at LC9_E1
--operation mode is normal

B1_master_ch78_in[22]_lut_out = B1_master_ch78_in[21] & (B1_master_ch78_in[22] # !B1_nBick24_2halfs) # !B1_master_ch78_in[21] & B1_master_ch78_in[22] & B1_nBick24_2halfs;
B1_master_ch78_in[22] = DFFE(B1_master_ch78_in[22]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[22] is CONVERTERs_engine:CE|master_ch12_in[22] at LC7_E8
--operation mode is normal

B1_master_ch12_in[22]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[22] # !B1_nBick24_2halfs & B1_master_ch12_in[21];
B1_master_ch12_in[22] = DFFE(B1_master_ch12_in[22]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[22] is CONVERTERs_engine:CE|master_ch56_in[22] at LC8_E2
--operation mode is normal

B1_master_ch56_in[22]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[22] # !B1_nBick24_2halfs & B1_master_ch56_in[21];
B1_master_ch56_in[22] = DFFE(B1_master_ch56_in[22]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[21] is CONVERTERs_engine:CE|master_ch34_in[21] at LC4_E4
--operation mode is normal

B1_master_ch34_in[21]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[21] # !B1_nBick24_2halfs & B1_master_ch34_in[20];
B1_master_ch34_in[21] = DFFE(B1_master_ch34_in[21]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[21] is CONVERTERs_engine:CE|master_ch78_in[21] at LC5_E3
--operation mode is normal

B1_master_ch78_in[21]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[21] # !B1_nBick24_2halfs & B1_master_ch78_in[20];
B1_master_ch78_in[21] = DFFE(B1_master_ch78_in[21]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[21] is CONVERTERs_engine:CE|master_ch12_in[21] at LC6_E9
--operation mode is normal

B1_master_ch12_in[21]_lut_out = B1_master_ch12_in[20] & (B1_master_ch12_in[21] # !B1_nBick24_2halfs) # !B1_master_ch12_in[20] & B1_master_ch12_in[21] & B1_nBick24_2halfs;
B1_master_ch12_in[21] = DFFE(B1_master_ch12_in[21]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[21] is CONVERTERs_engine:CE|master_ch56_in[21] at LC3_E2
--operation mode is normal

B1_master_ch56_in[21]_lut_out = B1_master_ch56_in[20] & (B1_master_ch56_in[21] # !B1_nBick24_2halfs) # !B1_master_ch56_in[20] & B1_nBick24_2halfs & B1_master_ch56_in[21];
B1_master_ch56_in[21] = DFFE(B1_master_ch56_in[21]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[20] is CONVERTERs_engine:CE|master_ch34_in[20] at LC8_E4
--operation mode is normal

B1_master_ch34_in[20]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[20] # !B1_nBick24_2halfs & B1_master_ch34_in[19];
B1_master_ch34_in[20] = DFFE(B1_master_ch34_in[20]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[20] is CONVERTERs_engine:CE|master_ch78_in[20] at LC7_E3
--operation mode is normal

B1_master_ch78_in[20]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[20] # !B1_nBick24_2halfs & B1_master_ch78_in[19];
B1_master_ch78_in[20] = DFFE(B1_master_ch78_in[20]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[20] is CONVERTERs_engine:CE|master_ch12_in[20] at LC7_E9
--operation mode is normal

B1_master_ch12_in[20]_lut_out = B1_master_ch12_in[19] & (B1_master_ch12_in[20] # !B1_nBick24_2halfs) # !B1_master_ch12_in[19] & B1_master_ch12_in[20] & B1_nBick24_2halfs;
B1_master_ch12_in[20] = DFFE(B1_master_ch12_in[20]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[20] is CONVERTERs_engine:CE|master_ch56_in[20] at LC1_E9
--operation mode is normal

B1_master_ch56_in[20]_lut_out = B1_master_ch56_in[19] & (B1_master_ch56_in[20] # !B1_nBick24_2halfs) # !B1_master_ch56_in[19] & B1_nBick24_2halfs & B1_master_ch56_in[20];
B1_master_ch56_in[20] = DFFE(B1_master_ch56_in[20]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[19] is CONVERTERs_engine:CE|master_ch34_in[19] at LC6_E5
--operation mode is normal

B1_master_ch34_in[19]_lut_out = B1_master_ch34_in[18] & (B1_master_ch34_in[19] # !B1_nBick24_2halfs) # !B1_master_ch34_in[18] & B1_master_ch34_in[19] & B1_nBick24_2halfs;
B1_master_ch34_in[19] = DFFE(B1_master_ch34_in[19]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[19] is CONVERTERs_engine:CE|master_ch78_in[19] at LC1_E3
--operation mode is normal

B1_master_ch78_in[19]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[19] # !B1_nBick24_2halfs & B1_master_ch78_in[18];
B1_master_ch78_in[19] = DFFE(B1_master_ch78_in[19]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[19] is CONVERTERs_engine:CE|master_ch12_in[19] at LC2_E8
--operation mode is normal

B1_master_ch12_in[19]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[19] # !B1_nBick24_2halfs & B1_master_ch12_in[18];
B1_master_ch12_in[19] = DFFE(B1_master_ch12_in[19]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[19] is CONVERTERs_engine:CE|master_ch56_in[19] at LC4_E9
--operation mode is normal

B1_master_ch56_in[19]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[19] # !B1_nBick24_2halfs & B1_master_ch56_in[18];
B1_master_ch56_in[19] = DFFE(B1_master_ch56_in[19]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[18] is CONVERTERs_engine:CE|master_ch34_in[18] at LC8_E5
--operation mode is normal

B1_master_ch34_in[18]_lut_out = B1_master_ch34_in[17] & (B1_master_ch34_in[18] # !B1_nBick24_2halfs) # !B1_master_ch34_in[17] & B1_master_ch34_in[18] & B1_nBick24_2halfs;
B1_master_ch34_in[18] = DFFE(B1_master_ch34_in[18]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[18] is CONVERTERs_engine:CE|master_ch78_in[18] at LC6_E3
--operation mode is normal

B1_master_ch78_in[18]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[18] # !B1_nBick24_2halfs & B1_master_ch78_in[17];
B1_master_ch78_in[18] = DFFE(B1_master_ch78_in[18]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[18] is CONVERTERs_engine:CE|master_ch12_in[18] at LC8_E8
--operation mode is normal

B1_master_ch12_in[18]_lut_out = B1_master_ch12_in[17] & (B1_master_ch12_in[18] # !B1_nBick24_2halfs) # !B1_master_ch12_in[17] & B1_master_ch12_in[18] & B1_nBick24_2halfs;
B1_master_ch12_in[18] = DFFE(B1_master_ch12_in[18]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[18] is CONVERTERs_engine:CE|master_ch56_in[18] at LC7_E5
--operation mode is normal

B1_master_ch56_in[18]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[18] # !B1_nBick24_2halfs & B1_master_ch56_in[17];
B1_master_ch56_in[18] = DFFE(B1_master_ch56_in[18]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[17] is CONVERTERs_engine:CE|master_ch34_in[17] at LC4_F9
--operation mode is normal

B1_master_ch34_in[17]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[17] # !B1_nBick24_2halfs & B1_master_ch34_in[16];
B1_master_ch34_in[17] = DFFE(B1_master_ch34_in[17]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[17] is CONVERTERs_engine:CE|master_ch78_in[17] at LC1_F8
--operation mode is normal

B1_master_ch78_in[17]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[17] # !B1_nBick24_2halfs & B1_master_ch78_in[16];
B1_master_ch78_in[17] = DFFE(B1_master_ch78_in[17]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[17] is CONVERTERs_engine:CE|master_ch12_in[17] at LC7_F11
--operation mode is normal

B1_master_ch12_in[17]_lut_out = B1_master_ch12_in[16] & (B1_master_ch12_in[17] # !B1_nBick24_2halfs) # !B1_master_ch12_in[16] & B1_master_ch12_in[17] & B1_nBick24_2halfs;
B1_master_ch12_in[17] = DFFE(B1_master_ch12_in[17]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[17] is CONVERTERs_engine:CE|master_ch56_in[17] at LC6_F11
--operation mode is normal

B1_master_ch56_in[17]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[17] # !B1_nBick24_2halfs & B1_master_ch56_in[16];
B1_master_ch56_in[17] = DFFE(B1_master_ch56_in[17]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[16] is CONVERTERs_engine:CE|master_ch34_in[16] at LC7_F9
--operation mode is normal

B1_master_ch34_in[16]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[16] # !B1_nBick24_2halfs & B1_master_ch34_in[15];
B1_master_ch34_in[16] = DFFE(B1_master_ch34_in[16]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[16] is CONVERTERs_engine:CE|master_ch78_in[16] at LC8_F8
--operation mode is normal

B1_master_ch78_in[16]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[16] # !B1_nBick24_2halfs & B1_master_ch78_in[15];
B1_master_ch78_in[16] = DFFE(B1_master_ch78_in[16]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[16] is CONVERTERs_engine:CE|master_ch12_in[16] at LC8_F11
--operation mode is normal

B1_master_ch12_in[16]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[16] # !B1_nBick24_2halfs & B1_master_ch12_in[15];
B1_master_ch12_in[16] = DFFE(B1_master_ch12_in[16]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[16] is CONVERTERs_engine:CE|master_ch56_in[16] at LC1_F11
--operation mode is normal

B1_master_ch56_in[16]_lut_out = B1_master_ch56_in[15] & (B1_master_ch56_in[16] # !B1_nBick24_2halfs) # !B1_master_ch56_in[15] & B1_nBick24_2halfs & B1_master_ch56_in[16];
B1_master_ch56_in[16] = DFFE(B1_master_ch56_in[16]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[15] is CONVERTERs_engine:CE|master_ch56_in[15] at LC3_F9
--operation mode is normal

B1_master_ch56_in[15]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[15] # !B1_nBick24_2halfs & B1_master_ch56_in[14];
B1_master_ch56_in[15] = DFFE(B1_master_ch56_in[15]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[15] is CONVERTERs_engine:CE|master_ch34_in[15] at LC1_F9
--operation mode is normal

B1_master_ch34_in[15]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[15] # !B1_nBick24_2halfs & B1_master_ch34_in[14];
B1_master_ch34_in[15] = DFFE(B1_master_ch34_in[15]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L622 is LB_DATA[15]~4054 at LC5_C1
--operation mode is normal

A1L622 = (nLB_RD # A1L64 & !D1L4 # !A1L64 & !D1L7) & CASCADE(D1_nOutputEnable_read[5]);


--D1_nOutputEnable_read[5] is lineDecoder_3to8:LD|nOutputEnable_read[5] at LC4_C1
--operation mode is normal

D1_nOutputEnable_read[5] = nCS_FPGA # !A1L05 # !A1L84 # !D1L3;


--B1_slave_ch34_in[14] is CONVERTERs_engine:CE|slave_ch34_in[14] at LC7_B4
--operation mode is normal

B1_slave_ch34_in[14]_lut_out = M1_DFF_2 & B1_slave_ch34_in[14] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[14] # !B1_nBick24_4halfs & B1_slave_ch34_in[14]);
B1_slave_ch34_in[14] = DFFE(B1_slave_ch34_in[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[14] is CONVERTERs_engine:CE|slave_ch56_in[14] at LC4_B4
--operation mode is normal

B1_slave_ch56_in[14]_lut_out = M1_DFF_2 & B1_slave_ch56_in[14] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[14] # !B1_nBick24_4halfs & B1_slave_ch56_in[14]);
B1_slave_ch56_in[14] = DFFE(B1_slave_ch56_in[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L012 is LB_DATA[14]~3933 at LC5_B4
--operation mode is normal

A1L012 = N1L2 & (N1L3 # B1_slave_ch56_in[14]) # !N1L2 & B1_slave_ch34_in[14] & (N1L3 # B1_slave_ch56_in[14]);


--A1L312 is LB_DATA[14]~4055 at LC6_B4
--operation mode is normal

A1L312 = (A1L64 # DC_nPRSNT # nLB_RD # !D1L4) & CASCADE(A1L012);


--A1L112 is LB_DATA[14]~3935 at LC5_B3
--operation mode is normal

A1L112 = E1_regData[14] # nLB_RD # !A1L64 # !D1L7;


--A1L412 is LB_DATA[14]~4056 at LC6_B3
--operation mode is normal

A1L412 = (nLB_RD # F1_regData[14] # !A1L64 # !D1L81) & CASCADE(A1L112);


--L1_SCR_counter_status[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[14] at LC8_C12
--operation mode is normal

L1_SCR_counter_status[14]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[14] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[14] # !L1L28 & L1_SCR_counter_status[14]);
L1_SCR_counter_status[14] = DFFE(L1_SCR_counter_status[14]_lut_out, GLOBAL(LB_CLK), , , );


--A1L212 is LB_DATA[14]~3937 at LC2_B3
--operation mode is normal

A1L212 = A1L64 # nLB_RD # L1_SCR_counter_status[14] # !D1L31;


--B1_slave_ch12_in[14] is CONVERTERs_engine:CE|slave_ch12_in[14] at LC8_B3
--operation mode is normal

B1_slave_ch12_in[14]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[14] # !M1_DFF_2 & B1_master_ch12_in[14]) # !B1_nBick24_4halfs & B1_slave_ch12_in[14];
B1_slave_ch12_in[14] = DFFE(B1_slave_ch12_in[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[14] is CONVERTERs_engine:CE|slave_ch78_in[14] at LC7_B3
--operation mode is normal

B1_slave_ch78_in[14]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[14] # !M1_DFF_2 & B1_master_ch78_in[14]) # !B1_nBick24_4halfs & B1_slave_ch78_in[14];
B1_slave_ch78_in[14] = DFFE(B1_slave_ch78_in[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L512 is LB_DATA[14]~4057 at LC3_B3
--operation mode is normal

A1L512 = (B1_slave_ch78_in[14] & (B1_slave_ch12_in[14] # N1L1) # !B1_slave_ch78_in[14] & N1L4 & (B1_slave_ch12_in[14] # N1L1)) & CASCADE(A1L212);


--B1_slave_ch34_in[13] is CONVERTERs_engine:CE|slave_ch34_in[13] at LC8_F20
--operation mode is normal

B1_slave_ch34_in[13]_lut_out = M1_DFF_2 & B1_slave_ch34_in[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[13] # !B1_nBick24_4halfs & B1_slave_ch34_in[13]);
B1_slave_ch34_in[13] = DFFE(B1_slave_ch34_in[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[13] is CONVERTERs_engine:CE|slave_ch56_in[13] at LC7_F20
--operation mode is normal

B1_slave_ch56_in[13]_lut_out = M1_DFF_2 & B1_slave_ch56_in[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[13] # !B1_nBick24_4halfs & B1_slave_ch56_in[13]);
B1_slave_ch56_in[13] = DFFE(B1_slave_ch56_in[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L102 is LB_DATA[13]~3939 at LC2_F20
--operation mode is normal

A1L102 = B1_slave_ch56_in[13] & (B1_slave_ch34_in[13] # N1L2) # !B1_slave_ch56_in[13] & N1L3 & (B1_slave_ch34_in[13] # N1L2);


--A1L402 is LB_DATA[13]~4058 at LC3_F20
--operation mode is normal

A1L402 = (G1_regData[2] # nLB_RD # A1L64 # !D1L4) & CASCADE(A1L102);


--A1L202 is LB_DATA[13]~3941 at LC2_F22
--operation mode is normal

A1L202 = nLB_RD # E1_regData[13] # !D1L7 # !A1L64;


--A1L502 is LB_DATA[13]~4059 at LC3_F22
--operation mode is normal

A1L502 = (nLB_RD # F1_regData[13] # !D1L81 # !A1L64) & CASCADE(A1L202);


--L1_SCR_counter_status[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[13] at LC2_C12
--operation mode is normal

L1_SCR_counter_status[13]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[13] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[13] # !L1L28 & L1_SCR_counter_status[13]);
L1_SCR_counter_status[13] = DFFE(L1_SCR_counter_status[13]_lut_out, GLOBAL(LB_CLK), , , );


--A1L302 is LB_DATA[13]~3943 at LC4_F1
--operation mode is normal

A1L302 = A1L64 # nLB_RD # L1_SCR_counter_status[13] # !D1L31;


--B1_slave_ch12_in[13] is CONVERTERs_engine:CE|slave_ch12_in[13] at LC7_F8
--operation mode is normal

B1_slave_ch12_in[13]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[13] # !M1_DFF_2 & B1_master_ch12_in[13]) # !B1_nBick24_4halfs & B1_slave_ch12_in[13];
B1_slave_ch12_in[13] = DFFE(B1_slave_ch12_in[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[13] is CONVERTERs_engine:CE|slave_ch78_in[13] at LC6_F2
--operation mode is normal

B1_slave_ch78_in[13]_lut_out = M1_DFF_2 & B1_slave_ch78_in[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[13] # !B1_nBick24_4halfs & B1_slave_ch78_in[13]);
B1_slave_ch78_in[13] = DFFE(B1_slave_ch78_in[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L602 is LB_DATA[13]~4060 at LC5_F1
--operation mode is normal

A1L602 = (N1L1 & (N1L4 # B1_slave_ch78_in[13]) # !N1L1 & B1_slave_ch12_in[13] & (N1L4 # B1_slave_ch78_in[13])) & CASCADE(A1L302);


--B1_slave_ch34_in[12] is CONVERTERs_engine:CE|slave_ch34_in[12] at LC6_F19
--operation mode is normal

B1_slave_ch34_in[12]_lut_out = M1_DFF_2 & B1_slave_ch34_in[12] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[12] # !B1_nBick24_4halfs & B1_slave_ch34_in[12]);
B1_slave_ch34_in[12] = DFFE(B1_slave_ch34_in[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[12] is CONVERTERs_engine:CE|slave_ch56_in[12] at LC4_F19
--operation mode is normal

B1_slave_ch56_in[12]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch56_in[12] # !M1_DFF_2 & B1_master_ch56_in[12]) # !B1_nBick24_4halfs & B1_slave_ch56_in[12];
B1_slave_ch56_in[12] = DFFE(B1_slave_ch56_in[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L291 is LB_DATA[12]~3945 at LC2_F19
--operation mode is normal

A1L291 = N1L2 & (N1L3 # B1_slave_ch56_in[12]) # !N1L2 & B1_slave_ch34_in[12] & (N1L3 # B1_slave_ch56_in[12]);


--A1L591 is LB_DATA[12]~4061 at LC3_F19
--operation mode is normal

A1L591 = (G1_regData[1] # A1L64 # nLB_RD # !D1L4) & CASCADE(A1L291);


--A1L391 is LB_DATA[12]~3947 at LC2_F17
--operation mode is normal

A1L391 = E1_regData[12] # nLB_RD # !A1L64 # !D1L7;


--A1L691 is LB_DATA[12]~4062 at LC3_F17
--operation mode is normal

A1L691 = (F1_regData[12] # nLB_RD # !A1L64 # !D1L81) & CASCADE(A1L391);


--L1_SCR_counter_status[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[12] at LC6_C12
--operation mode is normal

L1_SCR_counter_status[12]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[12] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[12] # !L1L28 & L1_SCR_counter_status[12]);
L1_SCR_counter_status[12] = DFFE(L1_SCR_counter_status[12]_lut_out, GLOBAL(LB_CLK), , , );


--A1L491 is LB_DATA[12]~3949 at LC2_F13
--operation mode is normal

A1L491 = A1L64 # nLB_RD # L1_SCR_counter_status[12] # !D1L31;


--B1_slave_ch12_in[12] is CONVERTERs_engine:CE|slave_ch12_in[12] at LC4_F8
--operation mode is normal

B1_slave_ch12_in[12]_lut_out = M1_DFF_2 & B1_slave_ch12_in[12] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[12] # !B1_nBick24_4halfs & B1_slave_ch12_in[12]);
B1_slave_ch12_in[12] = DFFE(B1_slave_ch12_in[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[12] is CONVERTERs_engine:CE|slave_ch78_in[12] at LC7_F13
--operation mode is normal

B1_slave_ch78_in[12]_lut_out = M1_DFF_2 & B1_slave_ch78_in[12] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[12] # !B1_nBick24_4halfs & B1_slave_ch78_in[12]);
B1_slave_ch78_in[12] = DFFE(B1_slave_ch78_in[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L791 is LB_DATA[12]~4063 at LC3_F13
--operation mode is normal

A1L791 = (B1_slave_ch78_in[12] & (B1_slave_ch12_in[12] # N1L1) # !B1_slave_ch78_in[12] & N1L4 & (B1_slave_ch12_in[12] # N1L1)) & CASCADE(A1L491);


--B1_slave_ch34_in[11] is CONVERTERs_engine:CE|slave_ch34_in[11] at LC7_F18
--operation mode is normal

B1_slave_ch34_in[11]_lut_out = M1_DFF_2 & B1_slave_ch34_in[11] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[11] # !B1_nBick24_4halfs & B1_slave_ch34_in[11]);
B1_slave_ch34_in[11] = DFFE(B1_slave_ch34_in[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[11] is CONVERTERs_engine:CE|slave_ch56_in[11] at LC1_F18
--operation mode is normal

B1_slave_ch56_in[11]_lut_out = M1_DFF_2 & B1_slave_ch56_in[11] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[11] # !B1_nBick24_4halfs & B1_slave_ch56_in[11]);
B1_slave_ch56_in[11] = DFFE(B1_slave_ch56_in[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L381 is LB_DATA[11]~3951 at LC2_F18
--operation mode is normal

A1L381 = N1L3 & (B1_slave_ch34_in[11] # N1L2) # !N1L3 & B1_slave_ch56_in[11] & (B1_slave_ch34_in[11] # N1L2);


--A1L681 is LB_DATA[11]~4064 at LC3_F18
--operation mode is normal

A1L681 = (DC_CONF_DONE # nLB_RD # A1L64 # !D1L4) & CASCADE(A1L381);


--A1L481 is LB_DATA[11]~3953 at LC2_F16
--operation mode is normal

A1L481 = E1_regData[11] # nLB_RD # !A1L64 # !D1L7;


--A1L781 is LB_DATA[11]~4065 at LC3_F16
--operation mode is normal

A1L781 = (F1_regData[11] # nLB_RD # !A1L64 # !D1L81) & CASCADE(A1L481);


--L1_SCR_counter_status[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[11] at LC10_C12
--operation mode is normal

L1_SCR_counter_status[11]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[11] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[11] # !L1L28 & L1_SCR_counter_status[11]);
L1_SCR_counter_status[11] = DFFE(L1_SCR_counter_status[11]_lut_out, GLOBAL(LB_CLK), , , );


--A1L581 is LB_DATA[11]~3955 at LC2_F7
--operation mode is normal

A1L581 = A1L64 # nLB_RD # L1_SCR_counter_status[11] # !D1L31;


--B1_slave_ch12_in[11] is CONVERTERs_engine:CE|slave_ch12_in[11] at LC7_F7
--operation mode is normal

B1_slave_ch12_in[11]_lut_out = M1_DFF_2 & B1_slave_ch12_in[11] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[11] # !B1_nBick24_4halfs & B1_slave_ch12_in[11]);
B1_slave_ch12_in[11] = DFFE(B1_slave_ch12_in[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[11] is CONVERTERs_engine:CE|slave_ch78_in[11] at LC2_F2
--operation mode is normal

B1_slave_ch78_in[11]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[11] # !M1_DFF_2 & B1_master_ch78_in[11]) # !B1_nBick24_4halfs & B1_slave_ch78_in[11];
B1_slave_ch78_in[11] = DFFE(B1_slave_ch78_in[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L881 is LB_DATA[11]~4066 at LC3_F7
--operation mode is normal

A1L881 = (B1_slave_ch78_in[11] & (B1_slave_ch12_in[11] # N1L1) # !B1_slave_ch78_in[11] & N1L4 & (B1_slave_ch12_in[11] # N1L1)) & CASCADE(A1L581);


--B1_slave_ch34_in[10] is CONVERTERs_engine:CE|slave_ch34_in[10] at LC2_F14
--operation mode is normal

B1_slave_ch34_in[10]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[10] # !M1_DFF_2 & B1_master_ch34_in[10]) # !B1_nBick24_4halfs & B1_slave_ch34_in[10];
B1_slave_ch34_in[10] = DFFE(B1_slave_ch34_in[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[10] is CONVERTERs_engine:CE|slave_ch56_in[10] at LC6_F18
--operation mode is normal

B1_slave_ch56_in[10]_lut_out = M1_DFF_2 & B1_slave_ch56_in[10] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[10] # !B1_nBick24_4halfs & B1_slave_ch56_in[10]);
B1_slave_ch56_in[10] = DFFE(B1_slave_ch56_in[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L471 is LB_DATA[10]~3957 at LC4_F20
--operation mode is normal

A1L471 = B1_slave_ch56_in[10] & (B1_slave_ch34_in[10] # N1L2) # !B1_slave_ch56_in[10] & N1L3 & (B1_slave_ch34_in[10] # N1L2);


--A1L771 is LB_DATA[10]~4067 at LC5_F20
--operation mode is normal

A1L771 = (DC_nSTATUS # nLB_RD # A1L64 # !D1L4) & CASCADE(A1L471);


--A1L571 is LB_DATA[10]~3959 at LC5_F16
--operation mode is normal

A1L571 = E1_regData[10] # nLB_RD # !A1L64 # !D1L7;


--A1L871 is LB_DATA[10]~4068 at LC6_F16
--operation mode is normal

A1L871 = (F1_regData[10] # nLB_RD # !A1L64 # !D1L81) & CASCADE(A1L571);


--A1L671 is LB_DATA[10]~3961 at LC8_F7
--operation mode is normal

A1L671 = A1L64 # nLB_RD # L1_SCR_counter_status[10] # !D1L31;


--B1_slave_ch12_in[10] is CONVERTERs_engine:CE|slave_ch12_in[10] at LC2_F6
--operation mode is normal

B1_slave_ch12_in[10]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[10] # !M1_DFF_2 & B1_master_ch12_in[10]) # !B1_nBick24_4halfs & B1_slave_ch12_in[10];
B1_slave_ch12_in[10] = DFFE(B1_slave_ch12_in[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[10] is CONVERTERs_engine:CE|slave_ch78_in[10] at LC6_F7
--operation mode is normal

B1_slave_ch78_in[10]_lut_out = M1_DFF_2 & B1_slave_ch78_in[10] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[10] # !B1_nBick24_4halfs & B1_slave_ch78_in[10]);
B1_slave_ch78_in[10] = DFFE(B1_slave_ch78_in[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L971 is LB_DATA[10]~4069 at LC9_F7
--operation mode is normal

A1L971 = (B1_slave_ch78_in[10] & (B1_slave_ch12_in[10] # N1L1) # !B1_slave_ch78_in[10] & N1L4 & (B1_slave_ch12_in[10] # N1L1)) & CASCADE(A1L671);


--B1_slave_ch34_in[9] is CONVERTERs_engine:CE|slave_ch34_in[9] at LC4_F14
--operation mode is normal

B1_slave_ch34_in[9]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[9] # !M1_DFF_2 & B1_master_ch34_in[9]) # !B1_nBick24_4halfs & B1_slave_ch34_in[9];
B1_slave_ch34_in[9] = DFFE(B1_slave_ch34_in[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[9] is CONVERTERs_engine:CE|slave_ch56_in[9] at LC7_F21
--operation mode is normal

B1_slave_ch56_in[9]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch56_in[9] # !M1_DFF_2 & B1_master_ch56_in[9]) # !B1_nBick24_4halfs & B1_slave_ch56_in[9];
B1_slave_ch56_in[9] = DFFE(B1_slave_ch56_in[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L561 is LB_DATA[9]~3963 at LC2_F21
--operation mode is normal

A1L561 = B1_slave_ch56_in[9] & (N1L2 # B1_slave_ch34_in[9]) # !B1_slave_ch56_in[9] & N1L3 & (N1L2 # B1_slave_ch34_in[9]);


--A1L861 is LB_DATA[9]~4070 at LC3_F21
--operation mode is normal

A1L861 = (A1L64 # nLB_RD # !G1_regData[0] # !D1L4) & CASCADE(A1L561);


--A1L661 is LB_DATA[9]~3965 at LC4_F22
--operation mode is normal

A1L661 = nLB_RD # E1_regData[9] # !D1L7 # !A1L64;


--A1L961 is LB_DATA[9]~4071 at LC5_F22
--operation mode is normal

A1L961 = (nLB_RD # F1_regData[9] # !D1L81 # !A1L64) & CASCADE(A1L661);


--A1L761 is LB_DATA[9]~3967 at LC2_F1
--operation mode is normal

A1L761 = A1L64 # nLB_RD # L1_SCR_counter_status[9] # !D1L31;


--B1_slave_ch12_in[9] is CONVERTERs_engine:CE|slave_ch12_in[9] at LC9_F6
--operation mode is normal

B1_slave_ch12_in[9]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[9] # !M1_DFF_2 & B1_master_ch12_in[9]) # !B1_nBick24_4halfs & B1_slave_ch12_in[9];
B1_slave_ch12_in[9] = DFFE(B1_slave_ch12_in[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[9] is CONVERTERs_engine:CE|slave_ch78_in[9] at LC7_F1
--operation mode is normal

B1_slave_ch78_in[9]_lut_out = M1_DFF_2 & B1_slave_ch78_in[9] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[9] # !B1_nBick24_4halfs & B1_slave_ch78_in[9]);
B1_slave_ch78_in[9] = DFFE(B1_slave_ch78_in[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L071 is LB_DATA[9]~4072 at LC3_F1
--operation mode is normal

A1L071 = (B1_slave_ch78_in[9] & (N1L1 # B1_slave_ch12_in[9]) # !B1_slave_ch78_in[9] & N1L4 & (N1L1 # B1_slave_ch12_in[9])) & CASCADE(A1L761);


--B1_master_ch12_in[7] is CONVERTERs_engine:CE|master_ch12_in[7] at LC9_B2
--operation mode is normal

B1_master_ch12_in[7]_lut_out = B1_master_ch12_in[6] & (B1_master_ch12_in[7] # !B1_nBick24_2halfs) # !B1_master_ch12_in[6] & B1_master_ch12_in[7] & B1_nBick24_2halfs;
B1_master_ch12_in[7] = DFFE(B1_master_ch12_in[7]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[7] is CONVERTERs_engine:CE|master_ch56_in[7] at LC1_B4
--operation mode is normal

B1_master_ch56_in[7]_lut_out = B1_master_ch56_in[6] & (B1_master_ch56_in[7] # !B1_nBick24_2halfs) # !B1_master_ch56_in[6] & B1_nBick24_2halfs & B1_master_ch56_in[7];
B1_master_ch56_in[7] = DFFE(B1_master_ch56_in[7]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--L1_BWT_register[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8] at LC5_A4
--operation mode is normal

L1_BWT_register[8]_lut_out = L1L11 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[8] = DFFE(L1_BWT_register[8]_lut_out, GLOBAL(LB_CLK), , , );


--A1L651 is LB_DATA[8]~3969 at LC2_F3
--operation mode is normal

A1L651 = L1_BWT_register[8] # nLB_RD # A1L64 # !D1L81;


--A1L851 is LB_DATA[8]~4073 at LC3_F3
--operation mode is normal

A1L851 = (E1_regData[8] # nLB_RD # !A1L64 # !D1L7) & CASCADE(A1L651);


--A1L951 is LB_DATA[8]~4074 at LC6_F13
--operation mode is normal

A1L951 = (A1L64 # nLB_RD # L1_SCR_counter_status[8] # !D1L31) & CASCADE(A1L061);


--B1_slave_ch34_in[7] is CONVERTERs_engine:CE|slave_ch34_in[7] at LC8_F6
--operation mode is normal

B1_slave_ch34_in[7]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[7] # !M1_DFF_2 & B1_master_ch34_in[7]) # !B1_nBick24_4halfs & B1_slave_ch34_in[7];
B1_slave_ch34_in[7] = DFFE(B1_slave_ch34_in[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[7] is CONVERTERs_engine:CE|slave_ch56_in[7] at LC6_F10
--operation mode is normal

B1_slave_ch56_in[7]_lut_out = M1_DFF_2 & B1_slave_ch56_in[7] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[7] # !B1_nBick24_4halfs & B1_slave_ch56_in[7]);
B1_slave_ch56_in[7] = DFFE(B1_slave_ch56_in[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L741 is LB_DATA[7]~4075 at LC3_F10
--operation mode is normal

A1L741 = (N1L3 & (N1L2 # B1_slave_ch34_in[7]) # !N1L3 & B1_slave_ch56_in[7] & (N1L2 # B1_slave_ch34_in[7])) & CASCADE(A1L161);


--L1_BWT_register[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7] at LC2_A8
--operation mode is normal

L1_BWT_register[7]_lut_out = L1L21 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[7] = DFFE(L1_BWT_register[7]_lut_out, GLOBAL(LB_CLK), , , );


--A1L541 is LB_DATA[7]~3976 at LC2_B1
--operation mode is normal

A1L541 = L1_BWT_register[7] # nLB_RD # A1L64 # !D1L81;


--A1L841 is LB_DATA[7]~4076 at LC3_B1
--operation mode is normal

A1L841 = (E1_regData[7] # nLB_RD # !A1L64 # !D1L7) & CASCADE(A1L541);


--A1L941 is LB_DATA[7]~4077 at LC6_B1
--operation mode is normal

A1L941 = (F1_regData[7] # nLB_RD # !A1L64 # !D1L81) & CASCADE(A1L051);


--B1_slave_ch34_in[6] is CONVERTERs_engine:CE|slave_ch34_in[6] at LC8_B10
--operation mode is normal

B1_slave_ch34_in[6]_lut_out = M1_DFF_2 & B1_slave_ch34_in[6] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[6] # !B1_nBick24_4halfs & B1_slave_ch34_in[6]);
B1_slave_ch34_in[6] = DFFE(B1_slave_ch34_in[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[6] is CONVERTERs_engine:CE|slave_ch56_in[6] at LC8_B4
--operation mode is normal

B1_slave_ch56_in[6]_lut_out = M1_DFF_2 & B1_slave_ch56_in[6] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[6] # !B1_nBick24_4halfs & B1_slave_ch56_in[6]);
B1_slave_ch56_in[6] = DFFE(B1_slave_ch56_in[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L831 is LB_DATA[6]~4078 at LC3_B4
--operation mode is normal

A1L831 = (B1_slave_ch56_in[6] & (N1L2 # B1_slave_ch34_in[6]) # !B1_slave_ch56_in[6] & N1L3 & (N1L2 # B1_slave_ch34_in[6])) & CASCADE(A1L331);


--L1_BWT_register[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6] at LC1_A4
--operation mode is normal

L1_BWT_register[6]_lut_out = L1L31 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[6] = DFFE(L1_BWT_register[6]_lut_out, GLOBAL(LB_CLK), , , );


--A1L531 is LB_DATA[6]~3983 at LC8_B1
--operation mode is normal

A1L531 = L1_BWT_register[6] # nLB_RD # A1L64 # !D1L81;


--A1L931 is LB_DATA[6]~4079 at LC9_B1
--operation mode is normal

A1L931 = (E1_regData[6] # nLB_RD # !A1L64 # !D1L7) & CASCADE(A1L531);


--A1L631 is LB_DATA[6]~3985 at LC2_B2
--operation mode is normal

A1L631 = A1L64 # L1_SCR_counter_status[6] # nLB_RD # !D1L31;


--A1L041 is LB_DATA[6]~4080 at LC3_B2
--operation mode is normal

A1L041 = (F1_regData[6] # nLB_RD # !D1L81 # !A1L64) & CASCADE(A1L631);


--H1_regData[4] is reg_SC_ENGINE:SC_ENGINE|regData[4] at LC1_B22
--operation mode is normal

H1_regData[4]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & H1_regData[4] # !D1_nOutputEnable_write[1] & A1L231);
H1_regData[4] = DFFE(H1_regData[4]_lut_out, GLOBAL(LB_CLK), , , );


--A1L731 is LB_DATA[6]~3987 at LC4_B2
--operation mode is normal

A1L731 = H1_regData[4] # nLB_RD # !D1L4 # !A1L64;


--B1_slave_ch12_in[6] is CONVERTERs_engine:CE|slave_ch12_in[6] at LC7_B2
--operation mode is normal

B1_slave_ch12_in[6]_lut_out = M1_DFF_2 & B1_slave_ch12_in[6] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[6] # !B1_nBick24_4halfs & B1_slave_ch12_in[6]);
B1_slave_ch12_in[6] = DFFE(B1_slave_ch12_in[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[6] is CONVERTERs_engine:CE|slave_ch78_in[6] at LC3_B10
--operation mode is normal

B1_slave_ch78_in[6]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[6] # !M1_DFF_2 & B1_master_ch78_in[6]) # !B1_nBick24_4halfs & B1_slave_ch78_in[6];
B1_slave_ch78_in[6] = DFFE(B1_slave_ch78_in[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L141 is LB_DATA[6]~4081 at LC5_B2
--operation mode is normal

A1L141 = (N1L4 & (B1_slave_ch12_in[6] # N1L1) # !N1L4 & B1_slave_ch78_in[6] & (B1_slave_ch12_in[6] # N1L1)) & CASCADE(A1L731);


--A1L321 is LB_DATA[5]~3989 at LC2_B20
--operation mode is normal

A1L321 = !D1L4 & (L1_SCR_counter_status[5] # !D1L31) # !D1L3;


--B1_slave_ch56_in[5] is CONVERTERs_engine:CE|slave_ch56_in[5] at LC7_B20
--operation mode is normal

B1_slave_ch56_in[5]_lut_out = M1_DFF_2 & B1_slave_ch56_in[5] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[5] # !B1_nBick24_4halfs & B1_slave_ch56_in[5]);
B1_slave_ch56_in[5] = DFFE(B1_slave_ch56_in[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_in[5] is CONVERTERs_engine:CE|slave_ch34_in[5] at LC6_B20
--operation mode is normal

B1_slave_ch34_in[5]_lut_out = M1_DFF_2 & B1_slave_ch34_in[5] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[5] # !B1_nBick24_4halfs & B1_slave_ch34_in[5]);
B1_slave_ch34_in[5] = DFFE(B1_slave_ch34_in[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L721 is LB_DATA[5]~4082 at LC3_B20
--operation mode is normal

A1L721 = (B1_slave_ch34_in[5] & (B1_slave_ch56_in[5] # N1L3) # !B1_slave_ch34_in[5] & N1L2 & (B1_slave_ch56_in[5] # N1L3)) & CASCADE(A1L321);


--A1L421 is LB_DATA[5]~3991 at LC2_B11
--operation mode is normal

A1L421 = nLB_RD # E1_regData[5] # !D1L7 # !A1L64;


--A1L821 is LB_DATA[5]~4083 at LC3_B11
--operation mode is normal

A1L821 = (A1L64 # nLB_RD # J1_interrupts_status[2] # !D1L7) & CASCADE(A1L421);


--A1L521 is LB_DATA[5]~3993 at LC4_B5
--operation mode is normal

A1L521 = F1_regData[5] # nLB_RD # !A1L64 # !D1L81;


--H1_regData[3] is reg_SC_ENGINE:SC_ENGINE|regData[3] at LC3_B22
--operation mode is normal

H1_regData[3]_lut_out = nLB_RESET & (D1_nOutputEnable_write[1] & H1_regData[3] # !D1_nOutputEnable_write[1] & A1L121);
H1_regData[3] = DFFE(H1_regData[3]_lut_out, GLOBAL(LB_CLK), , , );


--A1L921 is LB_DATA[5]~4084 at LC5_B5
--operation mode is normal

A1L921 = (nLB_RD # H1_regData[3] # !A1L64 # !D1L4) & CASCADE(A1L521);


--L1_BWT_register[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5] at LC9_A7
--operation mode is normal

L1_BWT_register[5]_lut_out = L1L41 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[5] = DFFE(L1_BWT_register[5]_lut_out, GLOBAL(LB_CLK), , , );


--A1L621 is LB_DATA[5]~3995 at LC2_B5
--operation mode is normal

A1L621 = L1_BWT_register[5] # nLB_RD # A1L64 # !D1L81;


--B1_slave_ch12_in[5] is CONVERTERs_engine:CE|slave_ch12_in[5] at LC8_B5
--operation mode is normal

B1_slave_ch12_in[5]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[5] # !M1_DFF_2 & B1_master_ch12_in[5]) # !B1_nBick24_4halfs & B1_slave_ch12_in[5];
B1_slave_ch12_in[5] = DFFE(B1_slave_ch12_in[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[5] is CONVERTERs_engine:CE|slave_ch78_in[5] at LC7_B5
--operation mode is normal

B1_slave_ch78_in[5]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[5] # !M1_DFF_2 & B1_master_ch78_in[5]) # !B1_nBick24_4halfs & B1_slave_ch78_in[5];
B1_slave_ch78_in[5] = DFFE(B1_slave_ch78_in[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L031 is LB_DATA[5]~4085 at LC3_B5
--operation mode is normal

A1L031 = (B1_slave_ch78_in[5] & (B1_slave_ch12_in[5] # N1L1) # !B1_slave_ch78_in[5] & N1L4 & (B1_slave_ch12_in[5] # N1L1)) & CASCADE(A1L621);


--A1L211 is LB_DATA[4]~3997 at LC2_B19
--operation mode is normal

A1L211 = !D1L4 & (L1_SCR_counter_status[4] # !D1L31) # !D1L3;


--B1_slave_ch56_in[4] is CONVERTERs_engine:CE|slave_ch56_in[4] at LC6_B19
--operation mode is normal

B1_slave_ch56_in[4]_lut_out = M1_DFF_2 & B1_slave_ch56_in[4] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[4] # !B1_nBick24_4halfs & B1_slave_ch56_in[4]);
B1_slave_ch56_in[4] = DFFE(B1_slave_ch56_in[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_in[4] is CONVERTERs_engine:CE|slave_ch34_in[4] at LC1_B19
--operation mode is normal

B1_slave_ch34_in[4]_lut_out = M1_DFF_2 & B1_slave_ch34_in[4] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[4] # !B1_nBick24_4halfs & B1_slave_ch34_in[4]);
B1_slave_ch34_in[4] = DFFE(B1_slave_ch34_in[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L611 is LB_DATA[4]~4086 at LC3_B19
--operation mode is normal

A1L611 = (N1L3 & (N1L2 # B1_slave_ch34_in[4]) # !N1L3 & B1_slave_ch56_in[4] & (N1L2 # B1_slave_ch34_in[4])) & CASCADE(A1L211);


--A1L311 is LB_DATA[4]~3999 at LC6_B15
--operation mode is normal

A1L311 = nLB_RD # E1_regData[4] # !D1L7 # !A1L64;


--A1L711 is LB_DATA[4]~4087 at LC7_B15
--operation mode is normal

A1L711 = (A1L64 # nLB_RD # J1_interrupts_status[1] # !D1L7) & CASCADE(A1L311);


--A1L411 is LB_DATA[4]~4001 at LC4_B15
--operation mode is normal

A1L411 = nLB_RD # F1_regData[4] # !D1L81 # !A1L64;


--A1L811 is LB_DATA[4]~4088 at LC5_B15
--operation mode is normal

A1L811 = (nLB_RD # H1_regData[2] # !D1L4 # !A1L64) & CASCADE(A1L411);


--L1_BWT_register[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4] at LC3_A7
--operation mode is normal

L1_BWT_register[4]_lut_out = L1L51 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[4] = DFFE(L1_BWT_register[4]_lut_out, GLOBAL(LB_CLK), , , );


--A1L511 is LB_DATA[4]~4003 at LC2_B8
--operation mode is normal

A1L511 = A1L64 # nLB_RD # L1_BWT_register[4] # !D1L81;


--B1_slave_ch12_in[4] is CONVERTERs_engine:CE|slave_ch12_in[4] at LC7_B8
--operation mode is normal

B1_slave_ch12_in[4]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[4] # !M1_DFF_2 & B1_master_ch12_in[4]) # !B1_nBick24_4halfs & B1_slave_ch12_in[4];
B1_slave_ch12_in[4] = DFFE(B1_slave_ch12_in[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[4] is CONVERTERs_engine:CE|slave_ch78_in[4] at LC1_B8
--operation mode is normal

B1_slave_ch78_in[4]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[4] # !M1_DFF_2 & B1_master_ch78_in[4]) # !B1_nBick24_4halfs & B1_slave_ch78_in[4];
B1_slave_ch78_in[4] = DFFE(B1_slave_ch78_in[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L911 is LB_DATA[4]~4089 at LC3_B8
--operation mode is normal

A1L911 = (N1L1 & (N1L4 # B1_slave_ch78_in[4]) # !N1L1 & B1_slave_ch12_in[4] & (N1L4 # B1_slave_ch78_in[4])) & CASCADE(A1L511);


--A1L101 is LB_DATA[3]~4005 at LC2_B21
--operation mode is normal

A1L101 = !D1L4 & (L1_SCR_counter_status[3] # !D1L31) # !D1L3;


--B1_slave_ch56_in[3] is CONVERTERs_engine:CE|slave_ch56_in[3] at LC4_B21
--operation mode is normal

B1_slave_ch56_in[3]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch56_in[3] # !M1_DFF_2 & B1_master_ch56_in[3]) # !B1_nBick24_4halfs & B1_slave_ch56_in[3];
B1_slave_ch56_in[3] = DFFE(B1_slave_ch56_in[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_in[3] is CONVERTERs_engine:CE|slave_ch34_in[3] at LC1_B21
--operation mode is normal

B1_slave_ch34_in[3]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[3] # !M1_DFF_2 & B1_master_ch34_in[3]) # !B1_nBick24_4halfs & B1_slave_ch34_in[3];
B1_slave_ch34_in[3] = DFFE(B1_slave_ch34_in[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L501 is LB_DATA[3]~4090 at LC3_B21
--operation mode is normal

A1L501 = (N1L2 & (N1L3 # B1_slave_ch56_in[3]) # !N1L2 & B1_slave_ch34_in[3] & (N1L3 # B1_slave_ch56_in[3])) & CASCADE(A1L101);


--A1L201 is LB_DATA[3]~4007 at LC4_F3
--operation mode is normal

A1L201 = E1_regData[3] # nLB_RD # !A1L64 # !D1L7;


--A1L601 is LB_DATA[3]~4091 at LC5_F3
--operation mode is normal

A1L601 = (J1_interrupts_status[0] # nLB_RD # A1L64 # !D1L7) & CASCADE(A1L201);


--A1L301 is LB_DATA[3]~4009 at LC2_B15
--operation mode is normal

A1L301 = nLB_RD # F1_regData[3] # !D1L81 # !A1L64;


--P1_counter[4] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[4] at LC1_B12
--operation mode is normal

P1_counter[4]_lut_out = P1L9;
P1_counter[4] = DFFE(P1_counter[4]_lut_out, CLOCK_SYNC_IN, !H1_regData[4], , );


--A1L701 is LB_DATA[3]~4092 at LC3_B15
--operation mode is normal

A1L701 = (nLB_RD # P1_counter[4] # !D1L4 # !A1L64) & CASCADE(A1L301);


--L1_BWT_register[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3] at LC6_A10
--operation mode is normal

L1_BWT_register[3]_lut_out = L1L61 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[3] = DFFE(L1_BWT_register[3]_lut_out, GLOBAL(LB_CLK), , , );


--A1L401 is LB_DATA[3]~4011 at LC2_B6
--operation mode is normal

A1L401 = L1_BWT_register[3] # A1L64 # nLB_RD # !D1L81;


--B1_slave_ch12_in[3] is CONVERTERs_engine:CE|slave_ch12_in[3] at LC6_B6
--operation mode is normal

B1_slave_ch12_in[3]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[3] # !M1_DFF_2 & B1_master_ch12_in[3]) # !B1_nBick24_4halfs & B1_slave_ch12_in[3];
B1_slave_ch12_in[3] = DFFE(B1_slave_ch12_in[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[3] is CONVERTERs_engine:CE|slave_ch78_in[3] at LC4_B6
--operation mode is normal

B1_slave_ch78_in[3]_lut_out = M1_DFF_2 & B1_slave_ch78_in[3] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[3] # !B1_nBick24_4halfs & B1_slave_ch78_in[3]);
B1_slave_ch78_in[3] = DFFE(B1_slave_ch78_in[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L801 is LB_DATA[3]~4093 at LC3_B6
--operation mode is normal

A1L801 = (N1L1 & (N1L4 # B1_slave_ch78_in[3]) # !N1L1 & B1_slave_ch12_in[3] & (N1L4 # B1_slave_ch78_in[3])) & CASCADE(A1L401);


--A1L19 is LB_DATA[2]~4013 at LC4_B13
--operation mode is normal

A1L19 = !D1L4 & (J1_regData[2] # !D1L7) # !D1L3;


--D1L5 is lineDecoder_3to8:LD|nOutputEnable_read[1]~601 at LC9_B13
--operation mode is normal

D1L5 = !nLB_RD & A1L64;


--A1L49 is LB_DATA[2]~4094 at LC5_B13
--operation mode is normal

A1L49 = (!D1L4 & (F1_regData[2] # !D1L81) # !D1L5) & CASCADE(A1L19);


--B1_slave_ch34_in[2] is CONVERTERs_engine:CE|slave_ch34_in[2] at LC8_B13
--operation mode is normal

B1_slave_ch34_in[2]_lut_out = M1_DFF_2 & B1_slave_ch34_in[2] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[2] # !B1_nBick24_4halfs & B1_slave_ch34_in[2]);
B1_slave_ch34_in[2] = DFFE(B1_slave_ch34_in[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_in[2] is CONVERTERs_engine:CE|slave_ch56_in[2] at LC7_B13
--operation mode is normal

B1_slave_ch56_in[2]_lut_out = M1_DFF_2 & B1_slave_ch56_in[2] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[2] # !B1_nBick24_4halfs & B1_slave_ch56_in[2]);
B1_slave_ch56_in[2] = DFFE(B1_slave_ch56_in[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L29 is LB_DATA[2]~4015 at LC2_B13
--operation mode is normal

A1L29 = B1_slave_ch56_in[2] & (B1_slave_ch34_in[2] # N1L2) # !B1_slave_ch56_in[2] & N1L3 & (B1_slave_ch34_in[2] # N1L2);


--A1L59 is LB_DATA[2]~4095 at LC3_B13
--operation mode is normal

A1L59 = (nLB_RD # E1_regData[2] # !D1L7 # !A1L64) & CASCADE(A1L29);


--L1_BWT_register[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2] at LC8_A7
--operation mode is normal

L1_BWT_register[2]_lut_out = L1L71 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[2] = DFFE(L1_BWT_register[2]_lut_out, GLOBAL(LB_CLK), , , );


--A1L69 is LB_DATA[2]~4096 at LC4_B7
--operation mode is normal

A1L69 = (A1L64 # nLB_RD # L1_BWT_register[2] # !D1L81) & CASCADE(A1L79);


--A1L08 is LB_DATA[1]~4021 at LC4_D21
--operation mode is normal

A1L08 = !D1L4 & (L1_SCR_counter_status[1] # !D1L31) # !D1L3;


--B1_slave_ch56_in[1] is CONVERTERs_engine:CE|slave_ch56_in[1] at LC1_D20
--operation mode is normal

B1_slave_ch56_in[1]_lut_out = M1_DFF_2 & B1_slave_ch56_in[1] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch56_in[1] # !B1_nBick24_4halfs & B1_slave_ch56_in[1]);
B1_slave_ch56_in[1] = DFFE(B1_slave_ch56_in[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_in[1] is CONVERTERs_engine:CE|slave_ch34_in[1] at LC7_D21
--operation mode is normal

B1_slave_ch34_in[1]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[1] # !M1_DFF_2 & B1_master_ch34_in[1]) # !B1_nBick24_4halfs & B1_slave_ch34_in[1];
B1_slave_ch34_in[1] = DFFE(B1_slave_ch34_in[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L48 is LB_DATA[1]~4097 at LC5_D21
--operation mode is normal

A1L48 = (B1_slave_ch34_in[1] & (B1_slave_ch56_in[1] # N1L3) # !B1_slave_ch34_in[1] & N1L2 & (B1_slave_ch56_in[1] # N1L3)) & CASCADE(A1L08);


--A1L18 is LB_DATA[1]~4023 at LC4_D17
--operation mode is normal

A1L18 = nLB_RD # E1_regData[1] # !D1L7 # !A1L64;


--A1L58 is LB_DATA[1]~4098 at LC5_D17
--operation mode is normal

A1L58 = (J1_regData[1] # nLB_RD # A1L64 # !D1L7) & CASCADE(A1L18);


--A1L28 is LB_DATA[1]~4025 at LC2_D17
--operation mode is normal

A1L28 = nLB_RD # F1_regData[1] # !A1L64 # !D1L81;


--A1L68 is LB_DATA[1]~4099 at LC3_D17
--operation mode is normal

A1L68 = (H1_regData[1] # nLB_RD # !A1L64 # !D1L4) & CASCADE(A1L28);


--L1_BWT_register[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1] at LC4_A10
--operation mode is normal

L1_BWT_register[1]_lut_out = L1L81 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[1] = DFFE(L1_BWT_register[1]_lut_out, GLOBAL(LB_CLK), , , );


--A1L38 is LB_DATA[1]~4027 at LC2_D13
--operation mode is normal

A1L38 = A1L64 # nLB_RD # L1_BWT_register[1] # !D1L81;


--B1_slave_ch12_in[1] is CONVERTERs_engine:CE|slave_ch12_in[1] at LC7_D13
--operation mode is normal

B1_slave_ch12_in[1]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[1] # !M1_DFF_2 & B1_master_ch12_in[1]) # !B1_nBick24_4halfs & B1_slave_ch12_in[1];
B1_slave_ch12_in[1] = DFFE(B1_slave_ch12_in[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[1] is CONVERTERs_engine:CE|slave_ch78_in[1] at LC6_D13
--operation mode is normal

B1_slave_ch78_in[1]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[1] # !M1_DFF_2 & B1_master_ch78_in[1]) # !B1_nBick24_4halfs & B1_slave_ch78_in[1];
B1_slave_ch78_in[1] = DFFE(B1_slave_ch78_in[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L78 is LB_DATA[1]~4100 at LC3_D13
--operation mode is normal

A1L78 = (B1_slave_ch78_in[1] & (B1_slave_ch12_in[1] # N1L1) # !B1_slave_ch78_in[1] & N1L4 & (B1_slave_ch12_in[1] # N1L1)) & CASCADE(A1L38);


--A1L96 is LB_DATA[0]~4029 at LC2_D21
--operation mode is normal

A1L96 = !D1L4 & (L1_SCR_counter_status[0] # !D1L31) # !D1L3;


--B1_slave_ch56_in[0] is CONVERTERs_engine:CE|slave_ch56_in[0] at LC6_D21
--operation mode is normal

B1_slave_ch56_in[0]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch56_in[0] # !M1_DFF_2 & B1_master_ch56_in[0]) # !B1_nBick24_4halfs & B1_slave_ch56_in[0];
B1_slave_ch56_in[0] = DFFE(B1_slave_ch56_in[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_in[0] is CONVERTERs_engine:CE|slave_ch34_in[0] at LC7_D22
--operation mode is normal

B1_slave_ch34_in[0]_lut_out = M1_DFF_2 & B1_slave_ch34_in[0] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch34_in[0] # !B1_nBick24_4halfs & B1_slave_ch34_in[0]);
B1_slave_ch34_in[0] = DFFE(B1_slave_ch34_in[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L37 is LB_DATA[0]~4101 at LC3_D21
--operation mode is normal

A1L37 = (N1L3 & (N1L2 # B1_slave_ch34_in[0]) # !N1L3 & B1_slave_ch56_in[0] & (N1L2 # B1_slave_ch34_in[0])) & CASCADE(A1L96);


--A1L07 is LB_DATA[0]~4031 at LC9_D18
--operation mode is normal

A1L07 = E1_regData[0] # nLB_RD # !A1L64 # !D1L7;


--A1L47 is LB_DATA[0]~4102 at LC10_D18
--operation mode is normal

A1L47 = (A1L64 # J1_regData[0] # nLB_RD # !D1L7) & CASCADE(A1L07);


--A1L17 is LB_DATA[0]~4033 at LC3_D16
--operation mode is normal

A1L17 = F1_regData[0] # nLB_RD # !D1L81 # !A1L64;


--A1L57 is LB_DATA[0]~4103 at LC4_D16
--operation mode is normal

A1L57 = (H1_regData[0] # nLB_RD # !D1L4 # !A1L64) & CASCADE(A1L17);


--L1_BWT_register[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0] at LC1_A10
--operation mode is normal

L1_BWT_register[0]_lut_out = L1L91 & (A1L64 # nLB_WR # !D1L81);
L1_BWT_register[0] = DFFE(L1_BWT_register[0]_lut_out, GLOBAL(LB_CLK), , , );


--A1L27 is LB_DATA[0]~4035 at LC4_D2
--operation mode is normal

A1L27 = A1L64 # nLB_RD # L1_BWT_register[0] # !D1L81;


--B1_slave_ch12_in[0] is CONVERTERs_engine:CE|slave_ch12_in[0] at LC9_D3
--operation mode is normal

B1_slave_ch12_in[0]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch12_in[0] # !M1_DFF_2 & B1_master_ch12_in[0]) # !B1_nBick24_4halfs & B1_slave_ch12_in[0];
B1_slave_ch12_in[0] = DFFE(B1_slave_ch12_in[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[0] is CONVERTERs_engine:CE|slave_ch78_in[0] at LC7_D3
--operation mode is normal

B1_slave_ch78_in[0]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch78_in[0] # !M1_DFF_2 & B1_master_ch78_in[0]) # !B1_nBick24_4halfs & B1_slave_ch78_in[0];
B1_slave_ch78_in[0] = DFFE(B1_slave_ch78_in[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L67 is LB_DATA[0]~4104 at LC5_D2
--operation mode is normal

A1L67 = (N1L4 & (N1L1 # B1_slave_ch12_in[0]) # !N1L4 & B1_slave_ch78_in[0] & (N1L1 # B1_slave_ch12_in[0])) & CASCADE(A1L27);


--B1_slave_ch12_out[19] is CONVERTERs_engine:CE|slave_ch12_out[19] at LC9_C6
--operation mode is normal

B1_slave_ch12_out[19]_lut_out = N1L5 & B1_slave_ch12_out[19] # !N1L5 & A1L142;
B1_slave_ch12_out[19] = DFFE(B1_slave_ch12_out[19]_lut_out, GLOBAL(LB_CLK), , , );


--B1L55 is CONVERTERs_engine:CE|master_ch12_out~3737 at LC1_D8
--operation mode is normal

B1L55 = M1_DFF_2 & B1_master_ch12_out[19] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[19] # !B1_nBick24_4halfs & B1_master_ch12_out[19]);


--B1_master_ch12_out[18] is CONVERTERs_engine:CE|master_ch12_out[18] at LC9_D13
--operation mode is normal

B1_master_ch12_out[18]_lut_out = B1_nBick24_3halfs & B1L65 # !B1_nBick24_3halfs & B1_master_ch12_out[17];
B1_master_ch12_out[18] = DFFE(B1_master_ch12_out[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[19] is CONVERTERs_engine:CE|slave_ch34_out[19] at LC5_C18
--operation mode is normal

B1_slave_ch34_out[19]_lut_out = N1L6 & B1_slave_ch34_out[19] # !N1L6 & A1L142;
B1_slave_ch34_out[19] = DFFE(B1_slave_ch34_out[19]_lut_out, GLOBAL(LB_CLK), , , );


--B1L821 is CONVERTERs_engine:CE|master_ch34_out~3728 at LC1_A17
--operation mode is normal

B1L821 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[19] # !M1_DFF_2 & B1_slave_ch34_out[19]) # !B1_nBick24_4halfs & B1_master_ch34_out[19];


--B1_master_ch34_out[18] is CONVERTERs_engine:CE|master_ch34_out[18] at LC1_A16
--operation mode is normal

B1_master_ch34_out[18]_lut_out = B1_master_ch34_out[17] & (B1L921 # !B1_nBick24_3halfs) # !B1_master_ch34_out[17] & B1_nBick24_3halfs & B1L921;
B1_master_ch34_out[18] = DFFE(B1_master_ch34_out[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[19] is CONVERTERs_engine:CE|slave_ch56_out[19] at LC6_C9
--operation mode is normal

B1_slave_ch56_out[19]_lut_out = N1L7 & B1_slave_ch56_out[19] # !N1L7 & A1L142;
B1_slave_ch56_out[19] = DFFE(B1_slave_ch56_out[19]_lut_out, GLOBAL(LB_CLK), , , );


--B1L102 is CONVERTERs_engine:CE|master_ch56_out~3728 at LC2_A20
--operation mode is normal

B1L102 = M1_DFF_2 & B1_master_ch56_out[19] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[19] # !B1_nBick24_4halfs & B1_master_ch56_out[19]);


--B1_master_ch56_out[18] is CONVERTERs_engine:CE|master_ch56_out[18] at LC7_A13
--operation mode is normal

B1_master_ch56_out[18]_lut_out = B1_nBick24_3halfs & B1L202 # !B1_nBick24_3halfs & B1_master_ch56_out[17];
B1_master_ch56_out[18] = DFFE(B1_master_ch56_out[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[19] is CONVERTERs_engine:CE|slave_ch78_out[19] at LC4_E22
--operation mode is normal

B1_slave_ch78_out[19]_lut_out = L1L68Q & B1_slave_ch78_out[19] # !L1L68Q & (L1L98Q & A1L142 # !L1L98Q & B1_slave_ch78_out[19]);
B1_slave_ch78_out[19] = DFFE(B1_slave_ch78_out[19]_lut_out, GLOBAL(LB_CLK), , , );


--B1L472 is CONVERTERs_engine:CE|master_ch78_out~3728 at LC3_E22
--operation mode is normal

B1L472 = M1_DFF_2 & B1_master_ch78_out[19] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[19] # !B1_nBick24_4halfs & B1_master_ch78_out[19]);


--B1_master_ch78_out[18] is CONVERTERs_engine:CE|master_ch78_out[18] at LC2_E22
--operation mode is normal

B1_master_ch78_out[18]_lut_out = B1_master_ch78_out[17] & (B1L572 # !B1_nBick24_3halfs) # !B1_master_ch78_out[17] & B1_nBick24_3halfs & B1L572;
B1_master_ch78_out[18] = DFFE(B1_master_ch78_out[18]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--K1L9 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~233 at LC8_D7
--operation mode is normal

K1L9 = A1L361 # A1L271 # A1L251 # A1L341;


--K1L01 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~234 at LC9_D4
--operation mode is normal

K1L01 = A1L121 # A1L231 # A1L011 # A1L99;


--K1L11 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~235 at LC1_D1
--operation mode is normal

K1L11 = A1L87 # A1L76;


--K1L21 is reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~238 at LC3_D2
--operation mode is normal

K1L21 = (K1L11 # K1L01 # A1L98 # K1L9) & CASCADE(D1L51);


--B1_master_ch78_in[15] is CONVERTERs_engine:CE|master_ch78_in[15] at LC1_F2
--operation mode is normal

B1_master_ch78_in[15]_lut_out = B1_master_ch78_in[14] & (B1_master_ch78_in[15] # !B1_nBick24_2halfs) # !B1_master_ch78_in[14] & B1_nBick24_2halfs & B1_master_ch78_in[15];
B1_master_ch78_in[15] = DFFE(B1_master_ch78_in[15]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[15] is CONVERTERs_engine:CE|master_ch12_in[15] at LC2_F8
--operation mode is normal

B1_master_ch12_in[15]_lut_out = B1_master_ch12_in[14] & (B1_master_ch12_in[15] # !B1_nBick24_2halfs) # !B1_master_ch12_in[14] & B1_nBick24_2halfs & B1_master_ch12_in[15];
B1_master_ch12_in[15] = DFFE(B1_master_ch12_in[15]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[14] is CONVERTERs_engine:CE|master_ch56_in[14] at LC1_F15
--operation mode is normal

B1_master_ch56_in[14]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[14] # !B1_nBick24_2halfs & B1_master_ch56_in[13];
B1_master_ch56_in[14] = DFFE(B1_master_ch56_in[14]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[14] is CONVERTERs_engine:CE|master_ch34_in[14] at LC4_F15
--operation mode is normal

B1_master_ch34_in[14]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[14] # !B1_nBick24_2halfs & B1_master_ch34_in[13];
B1_master_ch34_in[14] = DFFE(B1_master_ch34_in[14]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--L1_SCR_counter_status[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[15] at LC3_C12
--operation mode is normal

L1_SCR_counter_status[15]_lut_out = L1_SCR_channel_status & L1_SCR_counter_status[15] # !L1_SCR_channel_status & (L1L28 & L1_SCR_counter_protector[15] # !L1L28 & L1_SCR_counter_status[15]);
L1_SCR_counter_status[15] = DFFE(L1_SCR_counter_status[15]_lut_out, GLOBAL(LB_CLK), , , );


--A1L422 is LB_DATA[15]~4037 at LC4_F5
--operation mode is normal

A1L422 = A1L64 # nLB_RD # L1_SCR_counter_status[15] # !D1L31;


--B1_slave_ch78_in[15] is CONVERTERs_engine:CE|slave_ch78_in[15] at LC9_F5
--operation mode is normal

B1_slave_ch78_in[15]_lut_out = M1_DFF_2 & B1_slave_ch78_in[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[15] # !B1_nBick24_4halfs & B1_slave_ch78_in[15]);
B1_slave_ch78_in[15] = DFFE(B1_slave_ch78_in[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_in[15] is CONVERTERs_engine:CE|slave_ch12_in[15] at LC8_F5
--operation mode is normal

B1_slave_ch12_in[15]_lut_out = M1_DFF_2 & B1_slave_ch12_in[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[15] # !B1_nBick24_4halfs & B1_slave_ch12_in[15]);
B1_slave_ch12_in[15] = DFFE(B1_slave_ch12_in[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L722 is LB_DATA[15]~4105 at LC5_F5
--operation mode is normal

A1L722 = (B1_slave_ch12_in[15] & (B1_slave_ch78_in[15] # N1L4) # !B1_slave_ch12_in[15] & N1L1 & (B1_slave_ch78_in[15] # N1L4)) & CASCADE(A1L422);


--L1_SCR_counter_protector[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[14] at LC8_E13
--operation mode is normal

L1_SCR_counter_protector[14]_lut_out = R2_pre_out[14];
L1_SCR_counter_protector[14] = DFFE(L1_SCR_counter_protector[14]_lut_out, GLOBAL(LB_CLK), , , );


--B1_master_ch12_in[14] is CONVERTERs_engine:CE|master_ch12_in[14] at LC5_F8
--operation mode is normal

B1_master_ch12_in[14]_lut_out = B1_master_ch12_in[13] & (B1_master_ch12_in[14] # !B1_nBick24_2halfs) # !B1_master_ch12_in[13] & B1_nBick24_2halfs & B1_master_ch12_in[14];
B1_master_ch12_in[14] = DFFE(B1_master_ch12_in[14]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[14] is CONVERTERs_engine:CE|master_ch78_in[14] at LC4_F2
--operation mode is normal

B1_master_ch78_in[14]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[14] # !B1_nBick24_2halfs & B1_master_ch78_in[13];
B1_master_ch78_in[14] = DFFE(B1_master_ch78_in[14]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[13] is CONVERTERs_engine:CE|master_ch34_in[13] at LC5_F19
--operation mode is normal

B1_master_ch34_in[13]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[13] # !B1_nBick24_2halfs & B1_master_ch34_in[12];
B1_master_ch34_in[13] = DFFE(B1_master_ch34_in[13]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[13] is CONVERTERs_engine:CE|master_ch56_in[13] at LC6_F15
--operation mode is normal

B1_master_ch56_in[13]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[13] # !B1_nBick24_2halfs & B1_master_ch56_in[12];
B1_master_ch56_in[13] = DFFE(B1_master_ch56_in[13]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--L1_SCR_counter_protector[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[13] at LC7_E15
--operation mode is normal

L1_SCR_counter_protector[13]_lut_out = R2_pre_out[13];
L1_SCR_counter_protector[13] = DFFE(L1_SCR_counter_protector[13]_lut_out, GLOBAL(LB_CLK), , , );


--B1_master_ch12_in[13] is CONVERTERs_engine:CE|master_ch12_in[13] at LC3_F8
--operation mode is normal

B1_master_ch12_in[13]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[13] # !B1_nBick24_2halfs & B1_master_ch12_in[12];
B1_master_ch12_in[13] = DFFE(B1_master_ch12_in[13]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[13] is CONVERTERs_engine:CE|master_ch78_in[13] at LC8_F2
--operation mode is normal

B1_master_ch78_in[13]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[13] # !B1_nBick24_2halfs & B1_master_ch78_in[12];
B1_master_ch78_in[13] = DFFE(B1_master_ch78_in[13]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[12] is CONVERTERs_engine:CE|master_ch34_in[12] at LC7_F19
--operation mode is normal

B1_master_ch34_in[12]_lut_out = B1_master_ch34_in[11] & (B1_master_ch34_in[12] # !B1_nBick24_2halfs) # !B1_master_ch34_in[11] & B1_master_ch34_in[12] & B1_nBick24_2halfs;
B1_master_ch34_in[12] = DFFE(B1_master_ch34_in[12]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[12] is CONVERTERs_engine:CE|master_ch56_in[12] at LC4_F18
--operation mode is normal

B1_master_ch56_in[12]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[12] # !B1_nBick24_2halfs & B1_master_ch56_in[11];
B1_master_ch56_in[12] = DFFE(B1_master_ch56_in[12]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--L1_SCR_counter_protector[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[12] at LC1_E15
--operation mode is normal

L1_SCR_counter_protector[12]_lut_out = R2_pre_out[12];
L1_SCR_counter_protector[12] = DFFE(L1_SCR_counter_protector[12]_lut_out, GLOBAL(LB_CLK), , , );


--B1_master_ch12_in[12] is CONVERTERs_engine:CE|master_ch12_in[12] at LC9_F8
--operation mode is normal

B1_master_ch12_in[12]_lut_out = B1_master_ch12_in[11] & (B1_master_ch12_in[12] # !B1_nBick24_2halfs) # !B1_master_ch12_in[11] & B1_master_ch12_in[12] & B1_nBick24_2halfs;
B1_master_ch12_in[12] = DFFE(B1_master_ch12_in[12]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[12] is CONVERTERs_engine:CE|master_ch78_in[12] at LC5_F2
--operation mode is normal

B1_master_ch78_in[12]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[12] # !B1_nBick24_2halfs & B1_master_ch78_in[11];
B1_master_ch78_in[12] = DFFE(B1_master_ch78_in[12]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[11] is CONVERTERs_engine:CE|master_ch34_in[11] at LC5_F14
--operation mode is normal

B1_master_ch34_in[11]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[11] # !B1_nBick24_2halfs & B1_master_ch34_in[10];
B1_master_ch34_in[11] = DFFE(B1_master_ch34_in[11]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[11] is CONVERTERs_engine:CE|master_ch56_in[11] at LC9_F18
--operation mode is normal

B1_master_ch56_in[11]_lut_out = B1_master_ch56_in[10] & (B1_master_ch56_in[11] # !B1_nBick24_2halfs) # !B1_master_ch56_in[10] & B1_master_ch56_in[11] & B1_nBick24_2halfs;
B1_master_ch56_in[11] = DFFE(B1_master_ch56_in[11]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--L1_SCR_counter_protector[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[11] at LC10_E15
--operation mode is normal

L1_SCR_counter_protector[11]_lut_out = R2_pre_out[11];
L1_SCR_counter_protector[11] = DFFE(L1_SCR_counter_protector[11]_lut_out, GLOBAL(LB_CLK), , , );


--B1_master_ch12_in[11] is CONVERTERs_engine:CE|master_ch12_in[11] at LC5_F6
--operation mode is normal

B1_master_ch12_in[11]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[11] # !B1_nBick24_2halfs & B1_master_ch12_in[10];
B1_master_ch12_in[11] = DFFE(B1_master_ch12_in[11]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[11] is CONVERTERs_engine:CE|master_ch78_in[11] at LC7_F2
--operation mode is normal

B1_master_ch78_in[11]_lut_out = B1_master_ch78_in[10] & (B1_master_ch78_in[11] # !B1_nBick24_2halfs) # !B1_master_ch78_in[10] & B1_master_ch78_in[11] & B1_nBick24_2halfs;
B1_master_ch78_in[11] = DFFE(B1_master_ch78_in[11]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[10] is CONVERTERs_engine:CE|master_ch34_in[10] at LC8_F14
--operation mode is normal

B1_master_ch34_in[10]_lut_out = B1_master_ch34_in[9] & (B1_master_ch34_in[10] # !B1_nBick24_2halfs) # !B1_master_ch34_in[9] & B1_master_ch34_in[10] & B1_nBick24_2halfs;
B1_master_ch34_in[10] = DFFE(B1_master_ch34_in[10]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[10] is CONVERTERs_engine:CE|master_ch56_in[10] at LC8_F18
--operation mode is normal

B1_master_ch56_in[10]_lut_out = B1_master_ch56_in[9] & (B1_master_ch56_in[10] # !B1_nBick24_2halfs) # !B1_master_ch56_in[9] & B1_master_ch56_in[10] & B1_nBick24_2halfs;
B1_master_ch56_in[10] = DFFE(B1_master_ch56_in[10]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[10] is CONVERTERs_engine:CE|master_ch12_in[10] at LC7_F6
--operation mode is normal

B1_master_ch12_in[10]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[10] # !B1_nBick24_2halfs & B1_master_ch12_in[9];
B1_master_ch12_in[10] = DFFE(B1_master_ch12_in[10]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[10] is CONVERTERs_engine:CE|master_ch78_in[10] at LC10_F1
--operation mode is normal

B1_master_ch78_in[10]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[10] # !B1_nBick24_2halfs & B1_master_ch78_in[9];
B1_master_ch78_in[10] = DFFE(B1_master_ch78_in[10]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[9] is CONVERTERs_engine:CE|master_ch34_in[9] at LC7_F14
--operation mode is normal

B1_master_ch34_in[9]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[9] # !B1_nBick24_2halfs & B1_master_ch34_in[8];
B1_master_ch34_in[9] = DFFE(B1_master_ch34_in[9]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[9] is CONVERTERs_engine:CE|master_ch56_in[9] at LC10_F10
--operation mode is normal

B1_master_ch56_in[9]_lut_out = B1_master_ch56_in[8] & (B1_master_ch56_in[9] # !B1_nBick24_2halfs) # !B1_master_ch56_in[8] & B1_master_ch56_in[9] & B1_nBick24_2halfs;
B1_master_ch56_in[9] = DFFE(B1_master_ch56_in[9]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[9] is CONVERTERs_engine:CE|master_ch12_in[9] at LC3_F6
--operation mode is normal

B1_master_ch12_in[9]_lut_out = B1_master_ch12_in[8] & (B1_master_ch12_in[9] # !B1_nBick24_2halfs) # !B1_master_ch12_in[8] & B1_nBick24_2halfs & B1_master_ch12_in[9];
B1_master_ch12_in[9] = DFFE(B1_master_ch12_in[9]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[9] is CONVERTERs_engine:CE|master_ch78_in[9] at LC8_F1
--operation mode is normal

B1_master_ch78_in[9]_lut_out = B1_master_ch78_in[8] & (B1_master_ch78_in[9] # !B1_nBick24_2halfs) # !B1_master_ch78_in[8] & B1_master_ch78_in[9] & B1_nBick24_2halfs;
B1_master_ch78_in[9] = DFFE(B1_master_ch78_in[9]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch12_in[6] is CONVERTERs_engine:CE|master_ch12_in[6] at LC6_B8
--operation mode is normal

B1_master_ch12_in[6]_lut_out = B1_master_ch12_in[5] & (B1_master_ch12_in[6] # !B1_nBick24_2halfs) # !B1_master_ch12_in[5] & B1_master_ch12_in[6] & B1_nBick24_2halfs;
B1_master_ch12_in[6] = DFFE(B1_master_ch12_in[6]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[6] is CONVERTERs_engine:CE|master_ch56_in[6] at LC5_B20
--operation mode is normal

B1_master_ch56_in[6]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[6] # !B1_nBick24_2halfs & B1_master_ch56_in[5];
B1_master_ch56_in[6] = DFFE(B1_master_ch56_in[6]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] at LC10_A5
--operation mode is normal

R3_pre_out[8]_lut_out = R3_pre_out[8] $ (!LB_HOLDA & R3_the_carries[8]);
R3_pre_out[8]_reg_input = !L1L28 & R3_pre_out[8]_lut_out;
R3_pre_out[8] = DFFE(R3_pre_out[8]_reg_input, GLOBAL(LB_CLK), , , );


--L1L63 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~9 at LC10_A6
--operation mode is normal

L1L63 = R3_pre_out[8] & (L1L43 # !L1_BWT_register[8]) # !R3_pre_out[8] & L1L43 & !L1_BWT_register[8];


--L1L11 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1178 at LC9_A4
--operation mode is normal

L1L11 = L1L63 & (LB_HOLDA & R3_pre_out[8] # !LB_HOLDA & L1_BWT_register[8]) # !L1L63 & L1_BWT_register[8];


--A1L751 is LB_DATA[8]~4039 at LC4_F13
--operation mode is normal

A1L751 = nLB_RD # F1_regData[8] # !D1L81 # !A1L64;


--B1_slave_ch34_in[8] is CONVERTERs_engine:CE|slave_ch34_in[8] at LC6_F14
--operation mode is normal

B1_slave_ch34_in[8]_lut_out = B1_nBick24_4halfs & (M1_DFF_2 & B1_slave_ch34_in[8] # !M1_DFF_2 & B1_master_ch34_in[8]) # !B1_nBick24_4halfs & B1_slave_ch34_in[8];
B1_slave_ch34_in[8] = DFFE(B1_slave_ch34_in[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[8] is CONVERTERs_engine:CE|slave_ch78_in[8] at LC8_F13
--operation mode is normal

B1_slave_ch78_in[8]_lut_out = M1_DFF_2 & B1_slave_ch78_in[8] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[8] # !B1_nBick24_4halfs & B1_slave_ch78_in[8]);
B1_slave_ch78_in[8] = DFFE(B1_slave_ch78_in[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L061 is LB_DATA[8]~4106 at LC5_F13
--operation mode is normal

A1L061 = (B1_slave_ch78_in[8] & (N1L2 # B1_slave_ch34_in[8]) # !B1_slave_ch78_in[8] & N1L4 & (N1L2 # B1_slave_ch34_in[8])) & CASCADE(A1L751);


--B1_master_ch34_in[7] is CONVERTERs_engine:CE|master_ch34_in[7] at LC1_B10
--operation mode is normal

B1_master_ch34_in[7]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[7] # !B1_nBick24_2halfs & B1_master_ch34_in[6];
B1_master_ch34_in[7] = DFFE(B1_master_ch34_in[7]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] at LC9_A5
--operation mode is counter

R3_pre_out[7]_lut_out = R3_pre_out[7] $ (!LB_HOLDA & R3_the_carries[7]);
R3_pre_out[7]_reg_input = !L1L28 & R3_pre_out[7]_lut_out;
R3_pre_out[7] = DFFE(R3_pre_out[7]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[8] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[8] at LC9_A5
--operation mode is counter

R3_the_carries[8] = CARRY(R3_pre_out[7] & R3_the_carries[7]);


--L1L21 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1180 at LC8_A8
--operation mode is normal

L1L21 = L1L63 & (LB_HOLDA & R3_pre_out[7] # !LB_HOLDA & L1_BWT_register[7]) # !L1L63 & L1_BWT_register[7];


--A1L641 is LB_DATA[7]~4041 at LC4_B1
--operation mode is normal

A1L641 = L1_SCR_counter_status[7] # nLB_RD # A1L64 # !D1L31;


--B1_slave_ch12_in[7] is CONVERTERs_engine:CE|slave_ch12_in[7] at LC8_B2
--operation mode is normal

B1_slave_ch12_in[7]_lut_out = M1_DFF_2 & B1_slave_ch12_in[7] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[7] # !B1_nBick24_4halfs & B1_slave_ch12_in[7]);
B1_slave_ch12_in[7] = DFFE(B1_slave_ch12_in[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[7] is CONVERTERs_engine:CE|slave_ch78_in[7] at LC10_B10
--operation mode is normal

B1_slave_ch78_in[7]_lut_out = M1_DFF_2 & B1_slave_ch78_in[7] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[7] # !B1_nBick24_4halfs & B1_slave_ch78_in[7]);
B1_slave_ch78_in[7] = DFFE(B1_slave_ch78_in[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L051 is LB_DATA[7]~4107 at LC5_B1
--operation mode is normal

A1L051 = (B1_slave_ch78_in[7] & (N1L1 # B1_slave_ch12_in[7]) # !B1_slave_ch78_in[7] & N1L4 & (N1L1 # B1_slave_ch12_in[7])) & CASCADE(A1L641);


--B1_master_ch34_in[6] is CONVERTERs_engine:CE|master_ch34_in[6] at LC4_B20
--operation mode is normal

B1_master_ch34_in[6]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[6] # !B1_nBick24_2halfs & B1_master_ch34_in[5];
B1_master_ch34_in[6] = DFFE(B1_master_ch34_in[6]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] at LC8_A5
--operation mode is counter

R3_pre_out[6]_lut_out = R3_pre_out[6] $ (!LB_HOLDA & R3_the_carries[6]);
R3_pre_out[6]_reg_input = !L1L28 & R3_pre_out[6]_lut_out;
R3_pre_out[6] = DFFE(R3_pre_out[6]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[7] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[7] at LC8_A5
--operation mode is counter

R3_the_carries[7] = CARRY(R3_pre_out[6] & R3_the_carries[6]);


--L1L31 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1182 at LC8_A4
--operation mode is normal

L1L31 = L1L63 & (LB_HOLDA & R3_pre_out[6] # !LB_HOLDA & L1_BWT_register[6]) # !L1L63 & L1_BWT_register[6];


--B1_master_ch78_in[6] is CONVERTERs_engine:CE|master_ch78_in[6] at LC7_B10
--operation mode is normal

B1_master_ch78_in[6]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[6] # !B1_nBick24_2halfs & B1_master_ch78_in[5];
B1_master_ch78_in[6] = DFFE(B1_master_ch78_in[6]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[5] is CONVERTERs_engine:CE|master_ch56_in[5] at LC9_B20
--operation mode is normal

B1_master_ch56_in[5]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[5] # !B1_nBick24_2halfs & B1_master_ch56_in[4];
B1_master_ch56_in[5] = DFFE(B1_master_ch56_in[5]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[5] is CONVERTERs_engine:CE|master_ch34_in[5] at LC8_B20
--operation mode is normal

B1_master_ch34_in[5]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[5] # !B1_nBick24_2halfs & B1_master_ch34_in[4];
B1_master_ch34_in[5] = DFFE(B1_master_ch34_in[5]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] at LC7_A5
--operation mode is counter

R3_pre_out[5]_lut_out = R3_pre_out[5] $ (!LB_HOLDA & R3_the_carries[5]);
R3_pre_out[5]_reg_input = !L1L28 & R3_pre_out[5]_lut_out;
R3_pre_out[5] = DFFE(R3_pre_out[5]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[6] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[6] at LC7_A5
--operation mode is counter

R3_the_carries[6] = CARRY(R3_pre_out[5] & R3_the_carries[5]);


--L1L41 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1184 at LC4_A7
--operation mode is normal

L1L41 = L1L63 & (LB_HOLDA & R3_pre_out[5] # !LB_HOLDA & L1_BWT_register[5]) # !L1L63 & L1_BWT_register[5];


--B1_master_ch12_in[5] is CONVERTERs_engine:CE|master_ch12_in[5] at LC9_B8
--operation mode is normal

B1_master_ch12_in[5]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[5] # !B1_nBick24_2halfs & B1_master_ch12_in[4];
B1_master_ch12_in[5] = DFFE(B1_master_ch12_in[5]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[5] is CONVERTERs_engine:CE|master_ch78_in[5] at LC4_B10
--operation mode is normal

B1_master_ch78_in[5]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[5] # !B1_nBick24_2halfs & B1_master_ch78_in[4];
B1_master_ch78_in[5] = DFFE(B1_master_ch78_in[5]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[4] is CONVERTERs_engine:CE|master_ch56_in[4] at LC8_B21
--operation mode is normal

B1_master_ch56_in[4]_lut_out = B1_master_ch56_in[3] & (B1_master_ch56_in[4] # !B1_nBick24_2halfs) # !B1_master_ch56_in[3] & B1_master_ch56_in[4] & B1_nBick24_2halfs;
B1_master_ch56_in[4] = DFFE(B1_master_ch56_in[4]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[4] is CONVERTERs_engine:CE|master_ch34_in[4] at LC7_B21
--operation mode is normal

B1_master_ch34_in[4]_lut_out = B1_master_ch34_in[3] & (B1_master_ch34_in[4] # !B1_nBick24_2halfs) # !B1_master_ch34_in[3] & B1_master_ch34_in[4] & B1_nBick24_2halfs;
B1_master_ch34_in[4] = DFFE(B1_master_ch34_in[4]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] at LC6_A5
--operation mode is counter

R3_pre_out[4]_lut_out = R3_pre_out[4] $ (!LB_HOLDA & R3_the_carries[4]);
R3_pre_out[4]_reg_input = !L1L28 & R3_pre_out[4]_lut_out;
R3_pre_out[4] = DFFE(R3_pre_out[4]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[5] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[5] at LC6_A5
--operation mode is counter

R3_the_carries[5] = CARRY(R3_pre_out[4] & R3_the_carries[4]);


--L1L51 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1186 at LC2_A7
--operation mode is normal

L1L51 = L1L63 & (LB_HOLDA & R3_pre_out[4] # !LB_HOLDA & L1_BWT_register[4]) # !L1L63 & L1_BWT_register[4];


--B1_master_ch12_in[4] is CONVERTERs_engine:CE|master_ch12_in[4] at LC4_B8
--operation mode is normal

B1_master_ch12_in[4]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[4] # !B1_nBick24_2halfs & B1_master_ch12_in[3];
B1_master_ch12_in[4] = DFFE(B1_master_ch12_in[4]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[4] is CONVERTERs_engine:CE|master_ch78_in[4] at LC5_B7
--operation mode is normal

B1_master_ch78_in[4]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[4] # !B1_nBick24_2halfs & B1_master_ch78_in[3];
B1_master_ch78_in[4] = DFFE(B1_master_ch78_in[4]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[3] is CONVERTERs_engine:CE|master_ch56_in[3] at LC9_B21
--operation mode is normal

B1_master_ch56_in[3]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[3] # !B1_nBick24_2halfs & B1_master_ch56_in[2];
B1_master_ch56_in[3] = DFFE(B1_master_ch56_in[3]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[3] is CONVERTERs_engine:CE|master_ch34_in[3] at LC6_B21
--operation mode is normal

B1_master_ch34_in[3]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[3] # !B1_nBick24_2halfs & B1_master_ch34_in[2];
B1_master_ch34_in[3] = DFFE(B1_master_ch34_in[3]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--P1L9 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~5 at LC10_B12
--operation mode is normal

P1L9 = P1L8 $ P1_counter[4];


--R3_pre_out[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] at LC5_A5
--operation mode is counter

R3_pre_out[3]_lut_out = R3_pre_out[3] $ (!LB_HOLDA & R3_the_carries[3]);
R3_pre_out[3]_reg_input = !L1L28 & R3_pre_out[3]_lut_out;
R3_pre_out[3] = DFFE(R3_pre_out[3]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[4] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[4] at LC5_A5
--operation mode is counter

R3_the_carries[4] = CARRY(R3_pre_out[3] & R3_the_carries[3]);


--L1L61 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1188 at LC2_A10
--operation mode is normal

L1L61 = LB_HOLDA & (L1L63 & R3_pre_out[3] # !L1L63 & L1_BWT_register[3]) # !LB_HOLDA & L1_BWT_register[3];


--B1_master_ch12_in[3] is CONVERTERs_engine:CE|master_ch12_in[3] at LC7_B7
--operation mode is normal

B1_master_ch12_in[3]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[3] # !B1_nBick24_2halfs & B1_master_ch12_in[2];
B1_master_ch12_in[3] = DFFE(B1_master_ch12_in[3]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[3] is CONVERTERs_engine:CE|master_ch78_in[3] at LC9_B7
--operation mode is normal

B1_master_ch78_in[3]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[3] # !B1_nBick24_2halfs & B1_master_ch78_in[2];
B1_master_ch78_in[3] = DFFE(B1_master_ch78_in[3]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[2] is CONVERTERs_engine:CE|master_ch34_in[2] at LC9_D20
--operation mode is normal

B1_master_ch34_in[2]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[2] # !B1_nBick24_2halfs & B1_master_ch34_in[1];
B1_master_ch34_in[2] = DFFE(B1_master_ch34_in[2]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[2] is CONVERTERs_engine:CE|master_ch56_in[2] at LC5_D20
--operation mode is normal

B1_master_ch56_in[2]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[2] # !B1_nBick24_2halfs & B1_master_ch56_in[1];
B1_master_ch56_in[2] = DFFE(B1_master_ch56_in[2]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] at LC4_A5
--operation mode is counter

R3_pre_out[2]_lut_out = R3_pre_out[2] $ (!LB_HOLDA & R3_the_carries[2]);
R3_pre_out[2]_reg_input = !L1L28 & R3_pre_out[2]_lut_out;
R3_pre_out[2] = DFFE(R3_pre_out[2]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[3] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[3] at LC4_A5
--operation mode is counter

R3_the_carries[3] = CARRY(R3_pre_out[2] & R3_the_carries[2]);


--L1L71 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1190 at LC1_A7
--operation mode is normal

L1L71 = L1L63 & (LB_HOLDA & R3_pre_out[2] # !LB_HOLDA & L1_BWT_register[2]) # !L1L63 & L1_BWT_register[2];


--A1L39 is LB_DATA[2]~4043 at LC2_B7
--operation mode is normal

A1L39 = A1L64 # nLB_RD # L1_SCR_counter_status[2] # !D1L31;


--B1_slave_ch12_in[2] is CONVERTERs_engine:CE|slave_ch12_in[2] at LC8_B7
--operation mode is normal

B1_slave_ch12_in[2]_lut_out = M1_DFF_2 & B1_slave_ch12_in[2] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch12_in[2] # !B1_nBick24_4halfs & B1_slave_ch12_in[2]);
B1_slave_ch12_in[2] = DFFE(B1_slave_ch12_in[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_in[2] is CONVERTERs_engine:CE|slave_ch78_in[2] at LC6_B7
--operation mode is normal

B1_slave_ch78_in[2]_lut_out = M1_DFF_2 & B1_slave_ch78_in[2] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_master_ch78_in[2] # !B1_nBick24_4halfs & B1_slave_ch78_in[2]);
B1_slave_ch78_in[2] = DFFE(B1_slave_ch78_in[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--A1L79 is LB_DATA[2]~4108 at LC3_B7
--operation mode is normal

A1L79 = (B1_slave_ch78_in[2] & (B1_slave_ch12_in[2] # N1L1) # !B1_slave_ch78_in[2] & N1L4 & (B1_slave_ch12_in[2] # N1L1)) & CASCADE(A1L39);


--B1_master_ch56_in[1] is CONVERTERs_engine:CE|master_ch56_in[1] at LC6_D20
--operation mode is normal

B1_master_ch56_in[1]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[1] # !B1_nBick24_2halfs & B1_master_ch56_in[0];
B1_master_ch56_in[1] = DFFE(B1_master_ch56_in[1]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[1] is CONVERTERs_engine:CE|master_ch34_in[1] at LC6_D22
--operation mode is normal

B1_master_ch34_in[1]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[1] # !B1_nBick24_2halfs & B1_master_ch34_in[0];
B1_master_ch34_in[1] = DFFE(B1_master_ch34_in[1]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_pre_out[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] at LC3_A5
--operation mode is counter

R3_pre_out[1]_lut_out = R3_pre_out[1] $ (!LB_HOLDA & R3_the_carries[1]);
R3_pre_out[1]_reg_input = !L1L28 & R3_pre_out[1]_lut_out;
R3_pre_out[1] = DFFE(R3_pre_out[1]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[2] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[2] at LC3_A5
--operation mode is counter

R3_the_carries[2] = CARRY(R3_pre_out[1] & R3_the_carries[1]);


--L1L81 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1192 at LC8_A10
--operation mode is normal

L1L81 = LB_HOLDA & (L1L63 & R3_pre_out[1] # !L1L63 & L1_BWT_register[1]) # !LB_HOLDA & L1_BWT_register[1];


--B1_master_ch12_in[1] is CONVERTERs_engine:CE|master_ch12_in[1] at LC3_D3
--operation mode is normal

B1_master_ch12_in[1]_lut_out = B1_master_ch12_in[0] & (B1_master_ch12_in[1] # !B1_nBick24_2halfs) # !B1_master_ch12_in[0] & B1_nBick24_2halfs & B1_master_ch12_in[1];
B1_master_ch12_in[1] = DFFE(B1_master_ch12_in[1]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[1] is CONVERTERs_engine:CE|master_ch78_in[1] at LC2_D3
--operation mode is normal

B1_master_ch78_in[1]_lut_out = B1_master_ch78_in[0] & (B1_master_ch78_in[1] # !B1_nBick24_2halfs) # !B1_master_ch78_in[0] & B1_nBick24_2halfs & B1_master_ch78_in[1];
B1_master_ch78_in[1] = DFFE(B1_master_ch78_in[1]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch56_in[0] is CONVERTERs_engine:CE|master_ch56_in[0] at LC9_D22
--operation mode is normal

B1_master_ch56_in[0]_lut_out = B1_nBick24_2halfs & B1_master_ch56_in[0] # !B1_nBick24_2halfs & CONVERTER3_SERIAL_DATA_IN;
B1_master_ch56_in[0] = DFFE(B1_master_ch56_in[0]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch34_in[0] is CONVERTERs_engine:CE|master_ch34_in[0] at LC4_D22
--operation mode is normal

B1_master_ch34_in[0]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[0] # !B1_nBick24_2halfs & CONVERTER2_SERIAL_DATA_IN;
B1_master_ch34_in[0] = DFFE(B1_master_ch34_in[0]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--R3_q[0] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0] at LC2_A5
--operation mode is qfbk_counter

R3_q[0]_lut_out = LB_HOLDA $ !R3_q[0];
R3_q[0]_reg_input = !L1L28 & R3_q[0]_lut_out;
R3_q[0] = DFFE(R3_q[0]_reg_input, GLOBAL(LB_CLK), , , );

--R3_the_carries[1] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|the_carries[1] at LC2_A5
--operation mode is qfbk_counter

R3_the_carries[1] = CARRY(R3_q[0]);


--L1L91 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1194 at LC7_A10
--operation mode is normal

L1L91 = LB_HOLDA & (L1L63 & R3_q[0] # !L1L63 & L1_BWT_register[0]) # !LB_HOLDA & L1_BWT_register[0];


--B1_master_ch12_in[0] is CONVERTERs_engine:CE|master_ch12_in[0] at LC4_D3
--operation mode is normal

B1_master_ch12_in[0]_lut_out = CONVERTER1_SERIAL_DATA_IN & (B1_master_ch12_in[0] # !B1_nBick24_2halfs) # !CONVERTER1_SERIAL_DATA_IN & B1_nBick24_2halfs & B1_master_ch12_in[0];
B1_master_ch12_in[0] = DFFE(B1_master_ch12_in[0]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[0] is CONVERTERs_engine:CE|master_ch78_in[0] at LC1_D3
--operation mode is normal

B1_master_ch78_in[0]_lut_out = CONVERTER4_SERIAL_DATA_IN & (B1_master_ch78_in[0] # !B1_nBick24_2halfs) # !CONVERTER4_SERIAL_DATA_IN & B1_nBick24_2halfs & B1_master_ch78_in[0];
B1_master_ch78_in[0] = DFFE(B1_master_ch78_in[0]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[18] is CONVERTERs_engine:CE|slave_ch12_out[18] at LC10_C6
--operation mode is normal

B1_slave_ch12_out[18]_lut_out = A1L732 & (B1_slave_ch12_out[18] # !N1L5) # !A1L732 & B1_slave_ch12_out[18] & N1L5;
B1_slave_ch12_out[18] = DFFE(B1_slave_ch12_out[18]_lut_out, GLOBAL(LB_CLK), , , );


--B1L65 is CONVERTERs_engine:CE|master_ch12_out~3739 at LC4_D13
--operation mode is normal

B1L65 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[18] # !M1_DFF_2 & B1_slave_ch12_out[18]) # !B1_nBick24_4halfs & B1_master_ch12_out[18];


--B1_master_ch12_out[17] is CONVERTERs_engine:CE|master_ch12_out[17] at LC8_D13
--operation mode is normal

B1_master_ch12_out[17]_lut_out = B1_nBick24_3halfs & B1L75 # !B1_nBick24_3halfs & B1_master_ch12_out[16];
B1_master_ch12_out[17] = DFFE(B1_master_ch12_out[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[18] is CONVERTERs_engine:CE|slave_ch34_out[18] at LC3_C18
--operation mode is normal

B1_slave_ch34_out[18]_lut_out = N1L6 & B1_slave_ch34_out[18] # !N1L6 & A1L732;
B1_slave_ch34_out[18] = DFFE(B1_slave_ch34_out[18]_lut_out, GLOBAL(LB_CLK), , , );


--B1L921 is CONVERTERs_engine:CE|master_ch34_out~3730 at LC8_A17
--operation mode is normal

B1L921 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[18] # !M1_DFF_2 & B1_slave_ch34_out[18]) # !B1_nBick24_4halfs & B1_master_ch34_out[18];


--B1_master_ch34_out[17] is CONVERTERs_engine:CE|master_ch34_out[17] at LC4_A16
--operation mode is normal

B1_master_ch34_out[17]_lut_out = B1_nBick24_3halfs & B1L031 # !B1_nBick24_3halfs & B1_master_ch34_out[16];
B1_master_ch34_out[17] = DFFE(B1_master_ch34_out[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[18] is CONVERTERs_engine:CE|slave_ch56_out[18] at LC10_C5
--operation mode is normal

B1_slave_ch56_out[18]_lut_out = A1L732 & (B1_slave_ch56_out[18] # !N1L7) # !A1L732 & N1L7 & B1_slave_ch56_out[18];
B1_slave_ch56_out[18] = DFFE(B1_slave_ch56_out[18]_lut_out, GLOBAL(LB_CLK), , , );


--B1L202 is CONVERTERs_engine:CE|master_ch56_out~3730 at LC4_A13
--operation mode is normal

B1L202 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[18] # !M1_DFF_2 & B1_slave_ch56_out[18]) # !B1_nBick24_4halfs & B1_master_ch56_out[18];


--B1_master_ch56_out[17] is CONVERTERs_engine:CE|master_ch56_out[17] at LC9_A18
--operation mode is normal

B1_master_ch56_out[17]_lut_out = B1_nBick24_3halfs & B1L302 # !B1_nBick24_3halfs & B1_master_ch56_out[16];
B1_master_ch56_out[17] = DFFE(B1_master_ch56_out[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[18] is CONVERTERs_engine:CE|slave_ch78_out[18] at LC6_E22
--operation mode is normal

B1_slave_ch78_out[18]_lut_out = L1L68Q & B1_slave_ch78_out[18] # !L1L68Q & (L1L98Q & A1L732 # !L1L98Q & B1_slave_ch78_out[18]);
B1_slave_ch78_out[18] = DFFE(B1_slave_ch78_out[18]_lut_out, GLOBAL(LB_CLK), , , );


--B1L572 is CONVERTERs_engine:CE|master_ch78_out~3730 at LC5_E22
--operation mode is normal

B1L572 = M1_DFF_2 & B1_master_ch78_out[18] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[18] # !B1_nBick24_4halfs & B1_master_ch78_out[18]);


--B1_master_ch78_out[17] is CONVERTERs_engine:CE|master_ch78_out[17] at LC3_B17
--operation mode is normal

B1_master_ch78_out[17]_lut_out = B1_nBick24_3halfs & B1L672 # !B1_nBick24_3halfs & B1_master_ch78_out[16];
B1_master_ch78_out[17] = DFFE(B1_master_ch78_out[17]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1_SCR_counter_protector[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_protector[15] at LC8_E20
--operation mode is normal

L1_SCR_counter_protector[15]_lut_out = R2_pre_out[15];
L1_SCR_counter_protector[15] = DFFE(L1_SCR_counter_protector[15]_lut_out, GLOBAL(LB_CLK), , , );


--R2_pre_out[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14] at LC7_E14
--operation mode is arithmetic

R2_pre_out[14]_lut_out = R2_pre_out[14] $ R2_the_carries[14];
R2_pre_out[14] = DFFE(R2_pre_out[14]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[15] at LC7_E14
--operation mode is arithmetic

R2_the_carries[15] = CARRY(R2_pre_out[14] & R2_the_carries[14]);


--R2_pre_out[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13] at LC6_E14
--operation mode is arithmetic

R2_pre_out[13]_lut_out = R2_pre_out[13] $ R2_the_carries[13];
R2_pre_out[13] = DFFE(R2_pre_out[13]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[14] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[14] at LC6_E14
--operation mode is arithmetic

R2_the_carries[14] = CARRY(R2_pre_out[13] & R2_the_carries[13]);


--R2_pre_out[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12] at LC5_E14
--operation mode is arithmetic

R2_pre_out[12]_lut_out = R2_pre_out[12] $ R2_the_carries[12];
R2_pre_out[12] = DFFE(R2_pre_out[12]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[13] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[13] at LC5_E14
--operation mode is arithmetic

R2_the_carries[13] = CARRY(R2_pre_out[12] & R2_the_carries[12]);


--R2_pre_out[11] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11] at LC4_E14
--operation mode is arithmetic

R2_pre_out[11]_lut_out = R2_pre_out[11] $ R2_the_carries[11];
R2_pre_out[11] = DFFE(R2_pre_out[11]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );

--R2_the_carries[12] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|the_carries[12] at LC4_E14
--operation mode is arithmetic

R2_the_carries[12] = CARRY(R2_pre_out[11] & R2_the_carries[11]);


--B1_master_ch34_in[8] is CONVERTERs_engine:CE|master_ch34_in[8] at LC1_F14
--operation mode is normal

B1_master_ch34_in[8]_lut_out = B1_nBick24_2halfs & B1_master_ch34_in[8] # !B1_nBick24_2halfs & B1_master_ch34_in[7];
B1_master_ch34_in[8] = DFFE(B1_master_ch34_in[8]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[8] is CONVERTERs_engine:CE|master_ch78_in[8] at LC2_B10
--operation mode is normal

B1_master_ch78_in[8]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[8] # !B1_nBick24_2halfs & B1_master_ch78_in[7];
B1_master_ch78_in[8] = DFFE(B1_master_ch78_in[8]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L53 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~8COMBOUT at LC9_A6
--operation mode is arithmetic

L1L53 = R3_pre_out[7] & (L1L23 # !L1_BWT_register[7]) # !R3_pre_out[7] & !L1_BWT_register[7] & L1L23;

--L1L43 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~8 at LC9_A6
--operation mode is arithmetic

L1L43 = CARRY(R3_pre_out[7] & (L1L23 # !L1_BWT_register[7]) # !R3_pre_out[7] & !L1_BWT_register[7] & L1L23);


--B1_master_ch78_in[7] is CONVERTERs_engine:CE|master_ch78_in[7] at LC6_B10
--operation mode is normal

B1_master_ch78_in[7]_lut_out = B1_master_ch78_in[6] & (B1_master_ch78_in[7] # !B1_nBick24_2halfs) # !B1_master_ch78_in[6] & B1_master_ch78_in[7] & B1_nBick24_2halfs;
B1_master_ch78_in[7] = DFFE(B1_master_ch78_in[7]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--P1L7 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~4 at LC9_B12
--operation mode is arithmetic

P1L7 = P1_counter[3] $ P1L6;

--P1L8 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~4COUT at LC9_B12
--operation mode is arithmetic

P1L8 = CARRY(P1_counter[3] & P1L6);


--B1_master_ch12_in[2] is CONVERTERs_engine:CE|master_ch12_in[2] at LC6_D3
--operation mode is normal

B1_master_ch12_in[2]_lut_out = B1_nBick24_2halfs & B1_master_ch12_in[2] # !B1_nBick24_2halfs & B1_master_ch12_in[1];
B1_master_ch12_in[2] = DFFE(B1_master_ch12_in[2]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_master_ch78_in[2] is CONVERTERs_engine:CE|master_ch78_in[2] at LC8_D3
--operation mode is normal

B1_master_ch78_in[2]_lut_out = B1_nBick24_2halfs & B1_master_ch78_in[2] # !B1_nBick24_2halfs & B1_master_ch78_in[1];
B1_master_ch78_in[2] = DFFE(B1_master_ch78_in[2]_lut_out, GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[17] is CONVERTERs_engine:CE|slave_ch12_out[17] at LC3_C2
--operation mode is normal

B1_slave_ch12_out[17]_lut_out = N1L5 & B1_slave_ch12_out[17] # !N1L5 & A1L332;
B1_slave_ch12_out[17] = DFFE(B1_slave_ch12_out[17]_lut_out, GLOBAL(LB_CLK), , , );


--B1L75 is CONVERTERs_engine:CE|master_ch12_out~3741 at LC1_D13
--operation mode is normal

B1L75 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[17] # !M1_DFF_2 & B1_slave_ch12_out[17]) # !B1_nBick24_4halfs & B1_master_ch12_out[17];


--B1_master_ch12_out[16] is CONVERTERs_engine:CE|master_ch12_out[16] at LC2_D18
--operation mode is normal

B1_master_ch12_out[16]_lut_out = B1_master_ch12_out[15] & (B1L85 # !B1_nBick24_3halfs) # !B1_master_ch12_out[15] & B1L85 & B1_nBick24_3halfs;
B1_master_ch12_out[16] = DFFE(B1_master_ch12_out[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[17] is CONVERTERs_engine:CE|slave_ch34_out[17] at LC6_C19
--operation mode is normal

B1_slave_ch34_out[17]_lut_out = N1L6 & B1_slave_ch34_out[17] # !N1L6 & A1L332;
B1_slave_ch34_out[17] = DFFE(B1_slave_ch34_out[17]_lut_out, GLOBAL(LB_CLK), , , );


--B1L031 is CONVERTERs_engine:CE|master_ch34_out~3732 at LC8_A16
--operation mode is normal

B1L031 = M1_DFF_2 & B1_master_ch34_out[17] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[17] # !B1_nBick24_4halfs & B1_master_ch34_out[17]);


--B1_master_ch34_out[16] is CONVERTERs_engine:CE|master_ch34_out[16] at LC3_A16
--operation mode is normal

B1_master_ch34_out[16]_lut_out = B1_nBick24_3halfs & B1L131 # !B1_nBick24_3halfs & B1_master_ch34_out[15];
B1_master_ch34_out[16] = DFFE(B1_master_ch34_out[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[17] is CONVERTERs_engine:CE|slave_ch56_out[17] at LC6_C5
--operation mode is normal

B1_slave_ch56_out[17]_lut_out = N1L7 & B1_slave_ch56_out[17] # !N1L7 & A1L332;
B1_slave_ch56_out[17] = DFFE(B1_slave_ch56_out[17]_lut_out, GLOBAL(LB_CLK), , , );


--B1L302 is CONVERTERs_engine:CE|master_ch56_out~3732 at LC2_A18
--operation mode is normal

B1L302 = M1_DFF_2 & B1_master_ch56_out[17] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[17] # !B1_nBick24_4halfs & B1_master_ch56_out[17]);


--B1_master_ch56_out[16] is CONVERTERs_engine:CE|master_ch56_out[16] at LC6_A18
--operation mode is normal

B1_master_ch56_out[16]_lut_out = B1_nBick24_3halfs & B1L402 # !B1_nBick24_3halfs & B1_master_ch56_out[15];
B1_master_ch56_out[16] = DFFE(B1_master_ch56_out[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[17] is CONVERTERs_engine:CE|slave_ch78_out[17] at LC2_F15
--operation mode is normal

B1_slave_ch78_out[17]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[17] # !L1L68Q & A1L332) # !L1L98Q & B1_slave_ch78_out[17];
B1_slave_ch78_out[17] = DFFE(B1_slave_ch78_out[17]_lut_out, GLOBAL(LB_CLK), , , );


--B1L672 is CONVERTERs_engine:CE|master_ch78_out~3732 at LC10_F15
--operation mode is normal

B1L672 = M1_DFF_2 & B1_master_ch78_out[17] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[17] # !B1_nBick24_4halfs & B1_master_ch78_out[17]);


--B1_master_ch78_out[16] is CONVERTERs_engine:CE|master_ch78_out[16] at LC7_B17
--operation mode is normal

B1_master_ch78_out[16]_lut_out = B1_master_ch78_out[15] & (B1L772 # !B1_nBick24_3halfs) # !B1_master_ch78_out[15] & B1_nBick24_3halfs & B1L772;
B1_master_ch78_out[16] = DFFE(B1_master_ch78_out[16]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--R2_pre_out[15] is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15] at LC8_E14
--operation mode is normal

R2_pre_out[15]_lut_out = R2_pre_out[15] $ R2_the_carries[15];
R2_pre_out[15] = DFFE(R2_pre_out[15]_lut_out, !GLOBAL(C1_CG_generator_sampleRate[6]), H1_regData[3], , );


--L1L33 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~7COMBOUT at LC8_A6
--operation mode is arithmetic

L1L33 = R3_pre_out[6] & (L1L03 # !L1_BWT_register[6]) # !R3_pre_out[6] & !L1_BWT_register[6] & L1L03;

--L1L23 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~7 at LC8_A6
--operation mode is arithmetic

L1L23 = CARRY(R3_pre_out[6] & (L1L03 # !L1_BWT_register[6]) # !R3_pre_out[6] & !L1_BWT_register[6] & L1L03);


--P1_counter[3] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[3] at LC4_B12
--operation mode is normal

P1_counter[3]_lut_out = P1L7;
P1_counter[3] = DFFE(P1_counter[3]_lut_out, CLOCK_SYNC_IN, !H1_regData[4], , );


--P1L5 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~3 at LC8_B12
--operation mode is arithmetic

P1L5 = P1_counter[2] $ P1L4;

--P1L6 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~3COUT at LC8_B12
--operation mode is arithmetic

P1L6 = CARRY(P1_counter[2] & P1L4);


--B1_slave_ch12_out[16] is CONVERTERs_engine:CE|slave_ch12_out[16] at LC2_C8
--operation mode is normal

B1_slave_ch12_out[16]_lut_out = A1L922 & (B1_slave_ch12_out[16] # !N1L5) # !A1L922 & N1L5 & B1_slave_ch12_out[16];
B1_slave_ch12_out[16] = DFFE(B1_slave_ch12_out[16]_lut_out, GLOBAL(LB_CLK), , , );


--B1L85 is CONVERTERs_engine:CE|master_ch12_out~3743 at LC7_D18
--operation mode is normal

B1L85 = M1_DFF_2 & B1_master_ch12_out[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[16] # !B1_nBick24_4halfs & B1_master_ch12_out[16]);


--B1_master_ch12_out[15] is CONVERTERs_engine:CE|master_ch12_out[15] at LC5_D11
--operation mode is normal

B1_master_ch12_out[15]_lut_out = B1_nBick24_3halfs & B1L95 # !B1_nBick24_3halfs & B1_master_ch12_out[14];
B1_master_ch12_out[15] = DFFE(B1_master_ch12_out[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[16] is CONVERTERs_engine:CE|slave_ch34_out[16] at LC2_C19
--operation mode is normal

B1_slave_ch34_out[16]_lut_out = N1L6 & B1_slave_ch34_out[16] # !N1L6 & A1L922;
B1_slave_ch34_out[16] = DFFE(B1_slave_ch34_out[16]_lut_out, GLOBAL(LB_CLK), , , );


--B1L131 is CONVERTERs_engine:CE|master_ch34_out~3734 at LC7_A16
--operation mode is normal

B1L131 = M1_DFF_2 & B1_master_ch34_out[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[16] # !B1_nBick24_4halfs & B1_master_ch34_out[16]);


--B1_master_ch34_out[15] is CONVERTERs_engine:CE|master_ch34_out[15] at LC2_A16
--operation mode is normal

B1_master_ch34_out[15]_lut_out = B1_nBick24_3halfs & B1L231 # !B1_nBick24_3halfs & B1_master_ch34_out[14];
B1_master_ch34_out[15] = DFFE(B1_master_ch34_out[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[16] is CONVERTERs_engine:CE|slave_ch56_out[16] at LC6_C8
--operation mode is normal

B1_slave_ch56_out[16]_lut_out = N1L7 & B1_slave_ch56_out[16] # !N1L7 & A1L922;
B1_slave_ch56_out[16] = DFFE(B1_slave_ch56_out[16]_lut_out, GLOBAL(LB_CLK), , , );


--B1L402 is CONVERTERs_engine:CE|master_ch56_out~3734 at LC1_A18
--operation mode is normal

B1L402 = M1_DFF_2 & B1_master_ch56_out[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[16] # !B1_nBick24_4halfs & B1_master_ch56_out[16]);


--B1_master_ch56_out[15] is CONVERTERs_engine:CE|master_ch56_out[15] at LC5_A2
--operation mode is normal

B1_master_ch56_out[15]_lut_out = B1_nBick24_3halfs & B1L502 # !B1_nBick24_3halfs & B1_master_ch56_out[14];
B1_master_ch56_out[15] = DFFE(B1_master_ch56_out[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[16] is CONVERTERs_engine:CE|slave_ch78_out[16] at LC6_B17
--operation mode is normal

B1_slave_ch78_out[16]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[16] # !L1L68Q & A1L922) # !L1L98Q & B1_slave_ch78_out[16];
B1_slave_ch78_out[16] = DFFE(B1_slave_ch78_out[16]_lut_out, GLOBAL(LB_CLK), , , );


--B1L772 is CONVERTERs_engine:CE|master_ch78_out~3734 at LC5_B17
--operation mode is normal

B1L772 = M1_DFF_2 & B1_master_ch78_out[16] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[16] # !B1_nBick24_4halfs & B1_master_ch78_out[16]);


--B1_master_ch78_out[15] is CONVERTERs_engine:CE|master_ch78_out[15] at LC4_B17
--operation mode is normal

B1_master_ch78_out[15]_lut_out = B1_master_ch78_out[14] & (B1L872 # !B1_nBick24_3halfs) # !B1_master_ch78_out[14] & B1_nBick24_3halfs & B1L872;
B1_master_ch78_out[15] = DFFE(B1_master_ch78_out[15]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L13 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~6COMBOUT at LC7_A6
--operation mode is arithmetic

L1L13 = R3_pre_out[5] & (L1L82 # !L1_BWT_register[5]) # !R3_pre_out[5] & !L1_BWT_register[5] & L1L82;

--L1L03 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~6 at LC7_A6
--operation mode is arithmetic

L1L03 = CARRY(R3_pre_out[5] & (L1L82 # !L1_BWT_register[5]) # !R3_pre_out[5] & !L1_BWT_register[5] & L1L82);


--P1_counter[2] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[2] at LC3_B12
--operation mode is normal

P1_counter[2]_lut_out = P1L5;
P1_counter[2] = DFFE(P1_counter[2]_lut_out, CLOCK_SYNC_IN, !H1_regData[4], , );


--P1L3 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~2 at LC7_B12
--operation mode is arithmetic

P1L3 = P1_counter[1] $ P1L2;

--P1L4 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~2COUT at LC7_B12
--operation mode is arithmetic

P1L4 = CARRY(P1_counter[1] & P1L2);


--B1_slave_ch12_out[15] is CONVERTERs_engine:CE|slave_ch12_out[15] at LC1_C6
--operation mode is normal

B1_slave_ch12_out[15]_lut_out = N1L5 & B1_slave_ch12_out[15] # !N1L5 & A1L712;
B1_slave_ch12_out[15] = DFFE(B1_slave_ch12_out[15]_lut_out, GLOBAL(LB_CLK), , , );


--B1L95 is CONVERTERs_engine:CE|master_ch12_out~3745 at LC3_D11
--operation mode is normal

B1L95 = M1_DFF_2 & B1_master_ch12_out[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[15] # !B1_nBick24_4halfs & B1_master_ch12_out[15]);


--B1_master_ch12_out[14] is CONVERTERs_engine:CE|master_ch12_out[14] at LC4_D10
--operation mode is normal

B1_master_ch12_out[14]_lut_out = B1_nBick24_3halfs & B1L06 # !B1_nBick24_3halfs & B1_master_ch12_out[13];
B1_master_ch12_out[14] = DFFE(B1_master_ch12_out[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[15] is CONVERTERs_engine:CE|slave_ch34_out[15] at LC5_C16
--operation mode is normal

B1_slave_ch34_out[15]_lut_out = N1L6 & B1_slave_ch34_out[15] # !N1L6 & A1L712;
B1_slave_ch34_out[15] = DFFE(B1_slave_ch34_out[15]_lut_out, GLOBAL(LB_CLK), , , );


--B1L231 is CONVERTERs_engine:CE|master_ch34_out~3736 at LC6_A16
--operation mode is normal

B1L231 = M1_DFF_2 & B1_master_ch34_out[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[15] # !B1_nBick24_4halfs & B1_master_ch34_out[15]);


--B1_master_ch34_out[14] is CONVERTERs_engine:CE|master_ch34_out[14] at LC8_A13
--operation mode is normal

B1_master_ch34_out[14]_lut_out = B1_nBick24_3halfs & B1L331 # !B1_nBick24_3halfs & B1_master_ch34_out[13];
B1_master_ch34_out[14] = DFFE(B1_master_ch34_out[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[15] is CONVERTERs_engine:CE|slave_ch56_out[15] at LC4_C7
--operation mode is normal

B1_slave_ch56_out[15]_lut_out = N1L7 & B1_slave_ch56_out[15] # !N1L7 & A1L712;
B1_slave_ch56_out[15] = DFFE(B1_slave_ch56_out[15]_lut_out, GLOBAL(LB_CLK), , , );


--B1L502 is CONVERTERs_engine:CE|master_ch56_out~3736 at LC8_A2
--operation mode is normal

B1L502 = M1_DFF_2 & B1_master_ch56_out[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[15] # !B1_nBick24_4halfs & B1_master_ch56_out[15]);


--B1_master_ch56_out[14] is CONVERTERs_engine:CE|master_ch56_out[14] at LC3_A2
--operation mode is normal

B1_master_ch56_out[14]_lut_out = B1_nBick24_3halfs & B1L602 # !B1_nBick24_3halfs & B1_master_ch56_out[13];
B1_master_ch56_out[14] = DFFE(B1_master_ch56_out[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[15] is CONVERTERs_engine:CE|slave_ch78_out[15] at LC2_B17
--operation mode is normal

B1_slave_ch78_out[15]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[15] # !L1L68Q & A1L712) # !L1L98Q & B1_slave_ch78_out[15];
B1_slave_ch78_out[15] = DFFE(B1_slave_ch78_out[15]_lut_out, GLOBAL(LB_CLK), , , );


--B1L872 is CONVERTERs_engine:CE|master_ch78_out~3736 at LC1_B17
--operation mode is normal

B1L872 = M1_DFF_2 & B1_master_ch78_out[15] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[15] # !B1_nBick24_4halfs & B1_master_ch78_out[15]);


--B1_master_ch78_out[14] is CONVERTERs_engine:CE|master_ch78_out[14] at LC8_B18
--operation mode is normal

B1_master_ch78_out[14]_lut_out = B1_master_ch78_out[13] & (B1L972 # !B1_nBick24_3halfs) # !B1_master_ch78_out[13] & B1_nBick24_3halfs & B1L972;
B1_master_ch78_out[14] = DFFE(B1_master_ch78_out[14]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L92 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~5COMBOUT at LC6_A6
--operation mode is arithmetic

L1L92 = R3_pre_out[4] & (L1L62 # !L1_BWT_register[4]) # !R3_pre_out[4] & !L1_BWT_register[4] & L1L62;

--L1L82 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~5 at LC6_A6
--operation mode is arithmetic

L1L82 = CARRY(R3_pre_out[4] & (L1L62 # !L1_BWT_register[4]) # !R3_pre_out[4] & !L1_BWT_register[4] & L1L62);


--P1_counter[1] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[1] at LC5_B12
--operation mode is normal

P1_counter[1]_lut_out = P1L3;
P1_counter[1] = DFFE(P1_counter[1]_lut_out, CLOCK_SYNC_IN, !H1_regData[4], , );


--P1L1 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~1 at LC6_B12
--operation mode is arithmetic

P1L1 = !P1_counter[0];

--P1L2 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|add~1COUT at LC6_B12
--operation mode is arithmetic

P1L2 = CARRY(P1_counter[0]);


--B1_slave_ch12_out[14] is CONVERTERs_engine:CE|slave_ch12_out[14] at LC5_C6
--operation mode is normal

B1_slave_ch12_out[14]_lut_out = N1L5 & B1_slave_ch12_out[14] # !N1L5 & A1L802;
B1_slave_ch12_out[14] = DFFE(B1_slave_ch12_out[14]_lut_out, GLOBAL(LB_CLK), , , );


--B1L06 is CONVERTERs_engine:CE|master_ch12_out~3747 at LC3_D10
--operation mode is normal

B1L06 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[14] # !M1_DFF_2 & B1_slave_ch12_out[14]) # !B1_nBick24_4halfs & B1_master_ch12_out[14];


--B1_master_ch12_out[13] is CONVERTERs_engine:CE|master_ch12_out[13] at LC1_D9
--operation mode is normal

B1_master_ch12_out[13]_lut_out = B1_master_ch12_out[12] & (B1L16 # !B1_nBick24_3halfs) # !B1_master_ch12_out[12] & B1L16 & B1_nBick24_3halfs;
B1_master_ch12_out[13] = DFFE(B1_master_ch12_out[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[14] is CONVERTERs_engine:CE|slave_ch34_out[14] at LC9_C16
--operation mode is normal

B1_slave_ch34_out[14]_lut_out = N1L6 & B1_slave_ch34_out[14] # !N1L6 & A1L802;
B1_slave_ch34_out[14] = DFFE(B1_slave_ch34_out[14]_lut_out, GLOBAL(LB_CLK), , , );


--B1L331 is CONVERTERs_engine:CE|master_ch34_out~3738 at LC3_A13
--operation mode is normal

B1L331 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[14] # !M1_DFF_2 & B1_slave_ch34_out[14]) # !B1_nBick24_4halfs & B1_master_ch34_out[14];


--B1_master_ch34_out[13] is CONVERTERs_engine:CE|master_ch34_out[13] at LC7_A18
--operation mode is normal

B1_master_ch34_out[13]_lut_out = B1_nBick24_3halfs & B1L431 # !B1_nBick24_3halfs & B1_master_ch34_out[12];
B1_master_ch34_out[13] = DFFE(B1_master_ch34_out[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[14] is CONVERTERs_engine:CE|slave_ch56_out[14] at LC7_C8
--operation mode is normal

B1_slave_ch56_out[14]_lut_out = A1L802 & (B1_slave_ch56_out[14] # !N1L7) # !A1L802 & N1L7 & B1_slave_ch56_out[14];
B1_slave_ch56_out[14] = DFFE(B1_slave_ch56_out[14]_lut_out, GLOBAL(LB_CLK), , , );


--B1L602 is CONVERTERs_engine:CE|master_ch56_out~3738 at LC7_A2
--operation mode is normal

B1L602 = M1_DFF_2 & B1_master_ch56_out[14] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[14] # !B1_nBick24_4halfs & B1_master_ch56_out[14]);


--B1_master_ch56_out[13] is CONVERTERs_engine:CE|master_ch56_out[13] at LC2_A2
--operation mode is normal

B1_master_ch56_out[13]_lut_out = B1_nBick24_3halfs & B1L702 # !B1_nBick24_3halfs & B1_master_ch56_out[12];
B1_master_ch56_out[13] = DFFE(B1_master_ch56_out[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[14] is CONVERTERs_engine:CE|slave_ch78_out[14] at LC1_B16
--operation mode is normal

B1_slave_ch78_out[14]_lut_out = L1L68Q & B1_slave_ch78_out[14] # !L1L68Q & (L1L98Q & A1L802 # !L1L98Q & B1_slave_ch78_out[14]);
B1_slave_ch78_out[14] = DFFE(B1_slave_ch78_out[14]_lut_out, GLOBAL(LB_CLK), , , );


--B1L972 is CONVERTERs_engine:CE|master_ch78_out~3738 at LC2_B18
--operation mode is normal

B1L972 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch78_out[14] # !M1_DFF_2 & B1_slave_ch78_out[14]) # !B1_nBick24_4halfs & B1_master_ch78_out[14];


--B1_master_ch78_out[13] is CONVERTERs_engine:CE|master_ch78_out[13] at LC1_B18
--operation mode is normal

B1_master_ch78_out[13]_lut_out = B1_nBick24_3halfs & B1L082 # !B1_nBick24_3halfs & B1_master_ch78_out[12];
B1_master_ch78_out[13] = DFFE(B1_master_ch78_out[13]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L72 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~4COMBOUT at LC5_A6
--operation mode is arithmetic

L1L72 = R3_pre_out[3] & (L1L42 # !L1_BWT_register[3]) # !R3_pre_out[3] & !L1_BWT_register[3] & L1L42;

--L1L62 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~4 at LC5_A6
--operation mode is arithmetic

L1L62 = CARRY(R3_pre_out[3] & (L1L42 # !L1_BWT_register[3]) # !R3_pre_out[3] & !L1_BWT_register[3] & L1L42);


--P1_counter[0] is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter[0] at LC2_B12
--operation mode is normal

P1_counter[0]_lut_out = P1L1 & (P1L61 # P1_counter[0]);
P1_counter[0] = DFFE(P1_counter[0]_lut_out, CLOCK_SYNC_IN, !H1_regData[4], , );


--B1_slave_ch12_out[13] is CONVERTERs_engine:CE|slave_ch12_out[13] at LC3_C6
--operation mode is normal

B1_slave_ch12_out[13]_lut_out = N1L5 & B1_slave_ch12_out[13] # !N1L5 & A1L991;
B1_slave_ch12_out[13] = DFFE(B1_slave_ch12_out[13]_lut_out, GLOBAL(LB_CLK), , , );


--B1L16 is CONVERTERs_engine:CE|master_ch12_out~3749 at LC6_D9
--operation mode is normal

B1L16 = M1_DFF_2 & B1_master_ch12_out[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[13] # !B1_nBick24_4halfs & B1_master_ch12_out[13]);


--B1_master_ch12_out[12] is CONVERTERs_engine:CE|master_ch12_out[12] at LC9_D9
--operation mode is normal

B1_master_ch12_out[12]_lut_out = B1_nBick24_3halfs & B1L26 # !B1_nBick24_3halfs & B1_master_ch12_out[11];
B1_master_ch12_out[12] = DFFE(B1_master_ch12_out[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[13] is CONVERTERs_engine:CE|slave_ch34_out[13] at LC1_C16
--operation mode is normal

B1_slave_ch34_out[13]_lut_out = N1L6 & B1_slave_ch34_out[13] # !N1L6 & A1L991;
B1_slave_ch34_out[13] = DFFE(B1_slave_ch34_out[13]_lut_out, GLOBAL(LB_CLK), , , );


--B1L431 is CONVERTERs_engine:CE|master_ch34_out~3740 at LC3_A18
--operation mode is normal

B1L431 = M1_DFF_2 & B1_master_ch34_out[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[13] # !B1_nBick24_4halfs & B1_master_ch34_out[13]);


--B1_master_ch34_out[12] is CONVERTERs_engine:CE|master_ch34_out[12] at LC9_A12
--operation mode is normal

B1_master_ch34_out[12]_lut_out = B1_nBick24_3halfs & B1L531 # !B1_nBick24_3halfs & B1_master_ch34_out[11];
B1_master_ch34_out[12] = DFFE(B1_master_ch34_out[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[13] is CONVERTERs_engine:CE|slave_ch56_out[13] at LC3_C9
--operation mode is normal

B1_slave_ch56_out[13]_lut_out = A1L991 & (B1_slave_ch56_out[13] # !N1L7) # !A1L991 & N1L7 & B1_slave_ch56_out[13];
B1_slave_ch56_out[13] = DFFE(B1_slave_ch56_out[13]_lut_out, GLOBAL(LB_CLK), , , );


--B1L702 is CONVERTERs_engine:CE|master_ch56_out~3740 at LC9_A2
--operation mode is normal

B1L702 = M1_DFF_2 & B1_master_ch56_out[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[13] # !B1_nBick24_4halfs & B1_master_ch56_out[13]);


--B1_master_ch56_out[12] is CONVERTERs_engine:CE|master_ch56_out[12] at LC9_A3
--operation mode is normal

B1_master_ch56_out[12]_lut_out = B1_nBick24_3halfs & B1L802 # !B1_nBick24_3halfs & B1_master_ch56_out[11];
B1_master_ch56_out[12] = DFFE(B1_master_ch56_out[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[13] is CONVERTERs_engine:CE|slave_ch78_out[13] at LC3_B18
--operation mode is normal

B1_slave_ch78_out[13]_lut_out = L1L68Q & B1_slave_ch78_out[13] # !L1L68Q & (L1L98Q & A1L991 # !L1L98Q & B1_slave_ch78_out[13]);
B1_slave_ch78_out[13] = DFFE(B1_slave_ch78_out[13]_lut_out, GLOBAL(LB_CLK), , , );


--B1L082 is CONVERTERs_engine:CE|master_ch78_out~3740 at LC9_B18
--operation mode is normal

B1L082 = M1_DFF_2 & B1_master_ch78_out[13] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[13] # !B1_nBick24_4halfs & B1_master_ch78_out[13]);


--B1_master_ch78_out[12] is CONVERTERs_engine:CE|master_ch78_out[12] at LC6_B16
--operation mode is normal

B1_master_ch78_out[12]_lut_out = B1_master_ch78_out[11] & (B1L182 # !B1_nBick24_3halfs) # !B1_master_ch78_out[11] & B1_nBick24_3halfs & B1L182;
B1_master_ch78_out[12] = DFFE(B1_master_ch78_out[12]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L52 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~3COMBOUT at LC4_A6
--operation mode is arithmetic

L1L52 = R3_pre_out[2] & (L1L22 # !L1_BWT_register[2]) # !R3_pre_out[2] & !L1_BWT_register[2] & L1L22;

--L1L42 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~3 at LC4_A6
--operation mode is arithmetic

L1L42 = CARRY(R3_pre_out[2] & (L1L22 # !L1_BWT_register[2]) # !R3_pre_out[2] & !L1_BWT_register[2] & L1L22);


--P1L61 is reg_SC_ENGINE:SC_ENGINE|clockTester:CT2|counter~80 at LC9_B19
--operation mode is normal

P1L61 = P1_counter[3] # P1_counter[1] # P1_counter[2] # !P1_counter[4];


--B1_slave_ch12_out[12] is CONVERTERs_engine:CE|slave_ch12_out[12] at LC1_C3
--operation mode is normal

B1_slave_ch12_out[12]_lut_out = N1L5 & B1_slave_ch12_out[12] # !N1L5 & A1L091;
B1_slave_ch12_out[12] = DFFE(B1_slave_ch12_out[12]_lut_out, GLOBAL(LB_CLK), , , );


--B1L26 is CONVERTERs_engine:CE|master_ch12_out~3751 at LC4_D9
--operation mode is normal

B1L26 = M1_DFF_2 & B1_master_ch12_out[12] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[12] # !B1_nBick24_4halfs & B1_master_ch12_out[12]);


--B1_master_ch12_out[11] is CONVERTERs_engine:CE|master_ch12_out[11] at LC8_D9
--operation mode is normal

B1_master_ch12_out[11]_lut_out = B1_nBick24_3halfs & B1L36 # !B1_nBick24_3halfs & B1_master_ch12_out[10];
B1_master_ch12_out[11] = DFFE(B1_master_ch12_out[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[12] is CONVERTERs_engine:CE|slave_ch34_out[12] at LC6_C16
--operation mode is normal

B1_slave_ch34_out[12]_lut_out = A1L091 & (B1_slave_ch34_out[12] # !N1L6) # !A1L091 & B1_slave_ch34_out[12] & N1L6;
B1_slave_ch34_out[12] = DFFE(B1_slave_ch34_out[12]_lut_out, GLOBAL(LB_CLK), , , );


--B1L531 is CONVERTERs_engine:CE|master_ch34_out~3742 at LC8_A12
--operation mode is normal

B1L531 = M1_DFF_2 & B1_master_ch34_out[12] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[12] # !B1_nBick24_4halfs & B1_master_ch34_out[12]);


--B1_master_ch34_out[11] is CONVERTERs_engine:CE|master_ch34_out[11] at LC2_A21
--operation mode is normal

B1_master_ch34_out[11]_lut_out = B1_nBick24_3halfs & B1L631 # !B1_nBick24_3halfs & B1_master_ch34_out[10];
B1_master_ch34_out[11] = DFFE(B1_master_ch34_out[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[12] is CONVERTERs_engine:CE|slave_ch56_out[12] at LC9_C3
--operation mode is normal

B1_slave_ch56_out[12]_lut_out = A1L091 & (B1_slave_ch56_out[12] # !N1L7) # !A1L091 & B1_slave_ch56_out[12] & N1L7;
B1_slave_ch56_out[12] = DFFE(B1_slave_ch56_out[12]_lut_out, GLOBAL(LB_CLK), , , );


--B1L802 is CONVERTERs_engine:CE|master_ch56_out~3742 at LC4_A3
--operation mode is normal

B1L802 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[12] # !M1_DFF_2 & B1_slave_ch56_out[12]) # !B1_nBick24_4halfs & B1_master_ch56_out[12];


--B1_master_ch56_out[11] is CONVERTERs_engine:CE|master_ch56_out[11] at LC8_A3
--operation mode is normal

B1_master_ch56_out[11]_lut_out = B1_nBick24_3halfs & B1L902 # !B1_nBick24_3halfs & B1_master_ch56_out[10];
B1_master_ch56_out[11] = DFFE(B1_master_ch56_out[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[12] is CONVERTERs_engine:CE|slave_ch78_out[12] at LC8_B16
--operation mode is normal

B1_slave_ch78_out[12]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[12] # !L1L68Q & A1L091) # !L1L98Q & B1_slave_ch78_out[12];
B1_slave_ch78_out[12] = DFFE(B1_slave_ch78_out[12]_lut_out, GLOBAL(LB_CLK), , , );


--B1L182 is CONVERTERs_engine:CE|master_ch78_out~3742 at LC4_B16
--operation mode is normal

B1L182 = M1_DFF_2 & B1_master_ch78_out[12] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[12] # !B1_nBick24_4halfs & B1_master_ch78_out[12]);


--B1_master_ch78_out[11] is CONVERTERs_engine:CE|master_ch78_out[11] at LC3_B16
--operation mode is normal

B1_master_ch78_out[11]_lut_out = B1_nBick24_3halfs & B1L282 # !B1_nBick24_3halfs & B1_master_ch78_out[10];
B1_master_ch78_out[11] = DFFE(B1_master_ch78_out[11]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L32 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~2COMBOUT at LC3_A6
--operation mode is arithmetic

L1L32 = R3_pre_out[1] & (L1L02 # !L1_BWT_register[1]) # !R3_pre_out[1] & !L1_BWT_register[1] & L1L02;

--L1L22 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~2 at LC3_A6
--operation mode is arithmetic

L1L22 = CARRY(R3_pre_out[1] & (L1L02 # !L1_BWT_register[1]) # !R3_pre_out[1] & !L1_BWT_register[1] & L1L02);


--B1_slave_ch12_out[11] is CONVERTERs_engine:CE|slave_ch12_out[11] at LC5_C2
--operation mode is normal

B1_slave_ch12_out[11]_lut_out = N1L5 & B1_slave_ch12_out[11] # !N1L5 & A1L181;
B1_slave_ch12_out[11] = DFFE(B1_slave_ch12_out[11]_lut_out, GLOBAL(LB_CLK), , , );


--B1L36 is CONVERTERs_engine:CE|master_ch12_out~3753 at LC3_D9
--operation mode is normal

B1L36 = M1_DFF_2 & B1_master_ch12_out[11] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[11] # !B1_nBick24_4halfs & B1_master_ch12_out[11]);


--B1_master_ch12_out[10] is CONVERTERs_engine:CE|master_ch12_out[10] at LC7_D9
--operation mode is normal

B1_master_ch12_out[10]_lut_out = B1_master_ch12_out[9] & (B1L46 # !B1_nBick24_3halfs) # !B1_master_ch12_out[9] & B1_nBick24_3halfs & B1L46;
B1_master_ch12_out[10] = DFFE(B1_master_ch12_out[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[11] is CONVERTERs_engine:CE|slave_ch34_out[11] at LC8_C18
--operation mode is normal

B1_slave_ch34_out[11]_lut_out = N1L6 & B1_slave_ch34_out[11] # !N1L6 & A1L181;
B1_slave_ch34_out[11] = DFFE(B1_slave_ch34_out[11]_lut_out, GLOBAL(LB_CLK), , , );


--B1L631 is CONVERTERs_engine:CE|master_ch34_out~3744 at LC3_A21
--operation mode is normal

B1L631 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[11] # !M1_DFF_2 & B1_slave_ch34_out[11]) # !B1_nBick24_4halfs & B1_master_ch34_out[11];


--B1_master_ch34_out[10] is CONVERTERs_engine:CE|master_ch34_out[10] at LC6_A19
--operation mode is normal

B1_master_ch34_out[10]_lut_out = B1_nBick24_3halfs & B1L731 # !B1_nBick24_3halfs & B1_master_ch34_out[9];
B1_master_ch34_out[10] = DFFE(B1_master_ch34_out[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[11] is CONVERTERs_engine:CE|slave_ch56_out[11] at LC9_C5
--operation mode is normal

B1_slave_ch56_out[11]_lut_out = N1L7 & B1_slave_ch56_out[11] # !N1L7 & A1L181;
B1_slave_ch56_out[11] = DFFE(B1_slave_ch56_out[11]_lut_out, GLOBAL(LB_CLK), , , );


--B1L902 is CONVERTERs_engine:CE|master_ch56_out~3744 at LC3_A3
--operation mode is normal

B1L902 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[11] # !M1_DFF_2 & B1_slave_ch56_out[11]) # !B1_nBick24_4halfs & B1_master_ch56_out[11];


--B1_master_ch56_out[10] is CONVERTERs_engine:CE|master_ch56_out[10] at LC7_A3
--operation mode is normal

B1_master_ch56_out[10]_lut_out = B1_nBick24_3halfs & B1L012 # !B1_nBick24_3halfs & B1_master_ch56_out[9];
B1_master_ch56_out[10] = DFFE(B1_master_ch56_out[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[11] is CONVERTERs_engine:CE|slave_ch78_out[11] at LC2_B16
--operation mode is normal

B1_slave_ch78_out[11]_lut_out = L1L68Q & B1_slave_ch78_out[11] # !L1L68Q & (L1L98Q & A1L181 # !L1L98Q & B1_slave_ch78_out[11]);
B1_slave_ch78_out[11] = DFFE(B1_slave_ch78_out[11]_lut_out, GLOBAL(LB_CLK), , , );


--B1L282 is CONVERTERs_engine:CE|master_ch78_out~3744 at LC7_B16
--operation mode is normal

B1L282 = M1_DFF_2 & B1_master_ch78_out[11] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[11] # !B1_nBick24_4halfs & B1_master_ch78_out[11]);


--B1_master_ch78_out[10] is CONVERTERs_engine:CE|master_ch78_out[10] at LC2_E19
--operation mode is normal

B1_master_ch78_out[10]_lut_out = B1_master_ch78_out[9] & (B1L382 # !B1_nBick24_3halfs) # !B1_master_ch78_out[9] & B1L382 & B1_nBick24_3halfs;
B1_master_ch78_out[10] = DFFE(B1_master_ch78_out[10]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--L1L12 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~1COMBOUT at LC2_A6
--operation mode is arithmetic

L1L12 = R3_q[0] & !L1_BWT_register[0];

--L1L02 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~1 at LC2_A6
--operation mode is arithmetic

L1L02 = CARRY(R3_q[0] & !L1_BWT_register[0]);


--B1_slave_ch12_out[10] is CONVERTERs_engine:CE|slave_ch12_out[10] at LC2_C4
--operation mode is normal

B1_slave_ch12_out[10]_lut_out = N1L5 & B1_slave_ch12_out[10] # !N1L5 & A1L271;
B1_slave_ch12_out[10] = DFFE(B1_slave_ch12_out[10]_lut_out, GLOBAL(LB_CLK), , , );


--B1L46 is CONVERTERs_engine:CE|master_ch12_out~3755 at LC2_D9
--operation mode is normal

B1L46 = M1_DFF_2 & B1_master_ch12_out[10] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[10] # !B1_nBick24_4halfs & B1_master_ch12_out[10]);


--B1_master_ch12_out[9] is CONVERTERs_engine:CE|master_ch12_out[9] at LC9_D10
--operation mode is normal

B1_master_ch12_out[9]_lut_out = B1_master_ch12_out[8] & (B1L56 # !B1_nBick24_3halfs) # !B1_master_ch12_out[8] & B1L56 & B1_nBick24_3halfs;
B1_master_ch12_out[9] = DFFE(B1_master_ch12_out[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[10] is CONVERTERs_engine:CE|slave_ch34_out[10] at LC4_C18
--operation mode is normal

B1_slave_ch34_out[10]_lut_out = N1L6 & B1_slave_ch34_out[10] # !N1L6 & A1L271;
B1_slave_ch34_out[10] = DFFE(B1_slave_ch34_out[10]_lut_out, GLOBAL(LB_CLK), , , );


--B1L731 is CONVERTERs_engine:CE|master_ch34_out~3746 at LC9_A19
--operation mode is normal

B1L731 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[10] # !M1_DFF_2 & B1_slave_ch34_out[10]) # !B1_nBick24_4halfs & B1_master_ch34_out[10];


--B1_master_ch34_out[9] is CONVERTERs_engine:CE|master_ch34_out[9] at LC6_A20
--operation mode is normal

B1_master_ch34_out[9]_lut_out = B1_master_ch34_out[8] & (B1L831 # !B1_nBick24_3halfs) # !B1_master_ch34_out[8] & B1_nBick24_3halfs & B1L831;
B1_master_ch34_out[9] = DFFE(B1_master_ch34_out[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[10] is CONVERTERs_engine:CE|slave_ch56_out[10] at LC8_C4
--operation mode is normal

B1_slave_ch56_out[10]_lut_out = A1L271 & (B1_slave_ch56_out[10] # !N1L7) # !A1L271 & B1_slave_ch56_out[10] & N1L7;
B1_slave_ch56_out[10] = DFFE(B1_slave_ch56_out[10]_lut_out, GLOBAL(LB_CLK), , , );


--B1L012 is CONVERTERs_engine:CE|master_ch56_out~3746 at LC2_A3
--operation mode is normal

B1L012 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[10] # !M1_DFF_2 & B1_slave_ch56_out[10]) # !B1_nBick24_4halfs & B1_master_ch56_out[10];


--B1_master_ch56_out[9] is CONVERTERs_engine:CE|master_ch56_out[9] at LC6_A3
--operation mode is normal

B1_master_ch56_out[9]_lut_out = B1_nBick24_3halfs & B1L112 # !B1_nBick24_3halfs & B1_master_ch56_out[8];
B1_master_ch56_out[9] = DFFE(B1_master_ch56_out[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[10] is CONVERTERs_engine:CE|slave_ch78_out[10] at LC8_E19
--operation mode is normal

B1_slave_ch78_out[10]_lut_out = L1L68Q & B1_slave_ch78_out[10] # !L1L68Q & (L1L98Q & A1L271 # !L1L98Q & B1_slave_ch78_out[10]);
B1_slave_ch78_out[10] = DFFE(B1_slave_ch78_out[10]_lut_out, GLOBAL(LB_CLK), , , );


--B1L382 is CONVERTERs_engine:CE|master_ch78_out~3746 at LC7_E19
--operation mode is normal

B1L382 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch78_out[10] # !M1_DFF_2 & B1_slave_ch78_out[10]) # !B1_nBick24_4halfs & B1_master_ch78_out[10];


--B1_master_ch78_out[9] is CONVERTERs_engine:CE|master_ch78_out[9] at LC6_E19
--operation mode is normal

B1_master_ch78_out[9]_lut_out = B1_nBick24_3halfs & B1L482 # !B1_nBick24_3halfs & B1_master_ch78_out[8];
B1_master_ch78_out[9] = DFFE(B1_master_ch78_out[9]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[9] is CONVERTERs_engine:CE|slave_ch12_out[9] at LC8_C8
--operation mode is normal

B1_slave_ch12_out[9]_lut_out = N1L5 & B1_slave_ch12_out[9] # !N1L5 & A1L361;
B1_slave_ch12_out[9] = DFFE(B1_slave_ch12_out[9]_lut_out, GLOBAL(LB_CLK), , , );


--B1L56 is CONVERTERs_engine:CE|master_ch12_out~3757 at LC6_D10
--operation mode is normal

B1L56 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[9] # !M1_DFF_2 & B1_slave_ch12_out[9]) # !B1_nBick24_4halfs & B1_master_ch12_out[9];


--B1_master_ch12_out[8] is CONVERTERs_engine:CE|master_ch12_out[8] at LC7_D10
--operation mode is normal

B1_master_ch12_out[8]_lut_out = B1_nBick24_3halfs & B1L66 # !B1_nBick24_3halfs & B1_master_ch12_out[7];
B1_master_ch12_out[8] = DFFE(B1_master_ch12_out[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[9] is CONVERTERs_engine:CE|slave_ch34_out[9] at LC6_C18
--operation mode is normal

B1_slave_ch34_out[9]_lut_out = N1L6 & B1_slave_ch34_out[9] # !N1L6 & A1L361;
B1_slave_ch34_out[9] = DFFE(B1_slave_ch34_out[9]_lut_out, GLOBAL(LB_CLK), , , );


--B1L831 is CONVERTERs_engine:CE|master_ch34_out~3748 at LC1_A20
--operation mode is normal

B1L831 = M1_DFF_2 & B1_master_ch34_out[9] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[9] # !B1_nBick24_4halfs & B1_master_ch34_out[9]);


--B1_master_ch34_out[8] is CONVERTERs_engine:CE|master_ch34_out[8] at LC6_A21
--operation mode is normal

B1_master_ch34_out[8]_lut_out = B1_master_ch34_out[7] & (B1L931 # !B1_nBick24_3halfs) # !B1_master_ch34_out[7] & B1L931 & B1_nBick24_3halfs;
B1_master_ch34_out[8] = DFFE(B1_master_ch34_out[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[9] is CONVERTERs_engine:CE|slave_ch56_out[9] at LC5_C5
--operation mode is normal

B1_slave_ch56_out[9]_lut_out = N1L7 & B1_slave_ch56_out[9] # !N1L7 & A1L361;
B1_slave_ch56_out[9] = DFFE(B1_slave_ch56_out[9]_lut_out, GLOBAL(LB_CLK), , , );


--B1L112 is CONVERTERs_engine:CE|master_ch56_out~3748 at LC1_A3
--operation mode is normal

B1L112 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[9] # !M1_DFF_2 & B1_slave_ch56_out[9]) # !B1_nBick24_4halfs & B1_master_ch56_out[9];


--B1_master_ch56_out[8] is CONVERTERs_engine:CE|master_ch56_out[8] at LC8_A9
--operation mode is normal

B1_master_ch56_out[8]_lut_out = B1_nBick24_3halfs & B1L212 # !B1_nBick24_3halfs & B1_master_ch56_out[7];
B1_master_ch56_out[8] = DFFE(B1_master_ch56_out[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[9] is CONVERTERs_engine:CE|slave_ch78_out[9] at LC4_E19
--operation mode is normal

B1_slave_ch78_out[9]_lut_out = L1L68Q & B1_slave_ch78_out[9] # !L1L68Q & (L1L98Q & A1L361 # !L1L98Q & B1_slave_ch78_out[9]);
B1_slave_ch78_out[9] = DFFE(B1_slave_ch78_out[9]_lut_out, GLOBAL(LB_CLK), , , );


--B1L482 is CONVERTERs_engine:CE|master_ch78_out~3748 at LC1_E19
--operation mode is normal

B1L482 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch78_out[9] # !M1_DFF_2 & B1_slave_ch78_out[9]) # !B1_nBick24_4halfs & B1_master_ch78_out[9];


--B1_master_ch78_out[8] is CONVERTERs_engine:CE|master_ch78_out[8] at LC6_E21
--operation mode is normal

B1_master_ch78_out[8]_lut_out = B1_master_ch78_out[7] & (B1L582 # !B1_nBick24_3halfs) # !B1_master_ch78_out[7] & B1_nBick24_3halfs & B1L582;
B1_master_ch78_out[8] = DFFE(B1_master_ch78_out[8]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[8] is CONVERTERs_engine:CE|slave_ch12_out[8] at LC4_C2
--operation mode is normal

B1_slave_ch12_out[8]_lut_out = N1L5 & B1_slave_ch12_out[8] # !N1L5 & A1L251;
B1_slave_ch12_out[8] = DFFE(B1_slave_ch12_out[8]_lut_out, GLOBAL(LB_CLK), , , );


--B1L66 is CONVERTERs_engine:CE|master_ch12_out~3759 at LC2_D10
--operation mode is normal

B1L66 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[8] # !M1_DFF_2 & B1_slave_ch12_out[8]) # !B1_nBick24_4halfs & B1_master_ch12_out[8];


--B1_master_ch12_out[7] is CONVERTERs_engine:CE|master_ch12_out[7] at LC8_D10
--operation mode is normal

B1_master_ch12_out[7]_lut_out = B1_nBick24_3halfs & B1L76 # !B1_nBick24_3halfs & B1_master_ch12_out[6];
B1_master_ch12_out[7] = DFFE(B1_master_ch12_out[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[8] is CONVERTERs_engine:CE|slave_ch34_out[8] at LC8_C19
--operation mode is normal

B1_slave_ch34_out[8]_lut_out = N1L6 & B1_slave_ch34_out[8] # !N1L6 & A1L251;
B1_slave_ch34_out[8] = DFFE(B1_slave_ch34_out[8]_lut_out, GLOBAL(LB_CLK), , , );


--B1L931 is CONVERTERs_engine:CE|master_ch34_out~3750 at LC8_A21
--operation mode is normal

B1L931 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[8] # !M1_DFF_2 & B1_slave_ch34_out[8]) # !B1_nBick24_4halfs & B1_master_ch34_out[8];


--B1_master_ch34_out[7] is CONVERTERs_engine:CE|master_ch34_out[7] at LC7_A21
--operation mode is normal

B1_master_ch34_out[7]_lut_out = B1_master_ch34_out[6] & (B1L041 # !B1_nBick24_3halfs) # !B1_master_ch34_out[6] & B1_nBick24_3halfs & B1L041;
B1_master_ch34_out[7] = DFFE(B1_master_ch34_out[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[8] is CONVERTERs_engine:CE|slave_ch56_out[8] at LC2_C5
--operation mode is normal

B1_slave_ch56_out[8]_lut_out = N1L7 & B1_slave_ch56_out[8] # !N1L7 & A1L251;
B1_slave_ch56_out[8] = DFFE(B1_slave_ch56_out[8]_lut_out, GLOBAL(LB_CLK), , , );


--B1L212 is CONVERTERs_engine:CE|master_ch56_out~3750 at LC2_A9
--operation mode is normal

B1L212 = M1_DFF_2 & B1_master_ch56_out[8] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[8] # !B1_nBick24_4halfs & B1_master_ch56_out[8]);


--B1_master_ch56_out[7] is CONVERTERs_engine:CE|master_ch56_out[7] at LC6_A9
--operation mode is normal

B1_master_ch56_out[7]_lut_out = B1_nBick24_3halfs & B1L312 # !B1_nBick24_3halfs & B1_master_ch56_out[6];
B1_master_ch56_out[7] = DFFE(B1_master_ch56_out[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[8] is CONVERTERs_engine:CE|slave_ch78_out[8] at LC7_E21
--operation mode is normal

B1_slave_ch78_out[8]_lut_out = L1L68Q & B1_slave_ch78_out[8] # !L1L68Q & (L1L98Q & A1L251 # !L1L98Q & B1_slave_ch78_out[8]);
B1_slave_ch78_out[8] = DFFE(B1_slave_ch78_out[8]_lut_out, GLOBAL(LB_CLK), , , );


--B1L582 is CONVERTERs_engine:CE|master_ch78_out~3750 at LC1_E21
--operation mode is normal

B1L582 = M1_DFF_2 & B1_master_ch78_out[8] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[8] # !B1_nBick24_4halfs & B1_master_ch78_out[8]);


--B1_master_ch78_out[7] is CONVERTERs_engine:CE|master_ch78_out[7] at LC2_E21
--operation mode is normal

B1_master_ch78_out[7]_lut_out = B1_master_ch78_out[6] & (B1L682 # !B1_nBick24_3halfs) # !B1_master_ch78_out[6] & B1L682 & B1_nBick24_3halfs;
B1_master_ch78_out[7] = DFFE(B1_master_ch78_out[7]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[7] is CONVERTERs_engine:CE|slave_ch12_out[7] at LC10_C7
--operation mode is normal

B1_slave_ch12_out[7]_lut_out = N1L5 & B1_slave_ch12_out[7] # !N1L5 & A1L341;
B1_slave_ch12_out[7] = DFFE(B1_slave_ch12_out[7]_lut_out, GLOBAL(LB_CLK), , , );


--B1L76 is CONVERTERs_engine:CE|master_ch12_out~3761 at LC1_D10
--operation mode is normal

B1L76 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[7] # !M1_DFF_2 & B1_slave_ch12_out[7]) # !B1_nBick24_4halfs & B1_master_ch12_out[7];


--B1_master_ch12_out[6] is CONVERTERs_engine:CE|master_ch12_out[6] at LC10_C11
--operation mode is normal

B1_master_ch12_out[6]_lut_out = B1_nBick24_3halfs & B1L86 # !B1_nBick24_3halfs & B1_master_ch12_out[5];
B1_master_ch12_out[6] = DFFE(B1_master_ch12_out[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[7] is CONVERTERs_engine:CE|slave_ch34_out[7] at LC2_C18
--operation mode is normal

B1_slave_ch34_out[7]_lut_out = N1L6 & B1_slave_ch34_out[7] # !N1L6 & A1L341;
B1_slave_ch34_out[7] = DFFE(B1_slave_ch34_out[7]_lut_out, GLOBAL(LB_CLK), , , );


--B1L041 is CONVERTERs_engine:CE|master_ch34_out~3752 at LC1_A21
--operation mode is normal

B1L041 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch34_out[7] # !M1_DFF_2 & B1_slave_ch34_out[7]) # !B1_nBick24_4halfs & B1_master_ch34_out[7];


--B1_master_ch34_out[6] is CONVERTERs_engine:CE|master_ch34_out[6] at LC6_A22
--operation mode is normal

B1_master_ch34_out[6]_lut_out = B1_master_ch34_out[5] & (B1L141 # !B1_nBick24_3halfs) # !B1_master_ch34_out[5] & B1_nBick24_3halfs & B1L141;
B1_master_ch34_out[6] = DFFE(B1_master_ch34_out[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[7] is CONVERTERs_engine:CE|slave_ch56_out[7] at LC5_C7
--operation mode is normal

B1_slave_ch56_out[7]_lut_out = N1L7 & B1_slave_ch56_out[7] # !N1L7 & A1L341;
B1_slave_ch56_out[7] = DFFE(B1_slave_ch56_out[7]_lut_out, GLOBAL(LB_CLK), , , );


--B1L312 is CONVERTERs_engine:CE|master_ch56_out~3752 at LC3_A9
--operation mode is normal

B1L312 = M1_DFF_2 & B1_master_ch56_out[7] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[7] # !B1_nBick24_4halfs & B1_master_ch56_out[7]);


--B1_master_ch56_out[6] is CONVERTERs_engine:CE|master_ch56_out[6] at LC7_A9
--operation mode is normal

B1_master_ch56_out[6]_lut_out = B1_nBick24_3halfs & B1L412 # !B1_nBick24_3halfs & B1_master_ch56_out[5];
B1_master_ch56_out[6] = DFFE(B1_master_ch56_out[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[7] is CONVERTERs_engine:CE|slave_ch78_out[7] at LC3_E21
--operation mode is normal

B1_slave_ch78_out[7]_lut_out = L1L68Q & B1_slave_ch78_out[7] # !L1L68Q & (L1L98Q & A1L341 # !L1L98Q & B1_slave_ch78_out[7]);
B1_slave_ch78_out[7] = DFFE(B1_slave_ch78_out[7]_lut_out, GLOBAL(LB_CLK), , , );


--B1L682 is CONVERTERs_engine:CE|master_ch78_out~3752 at LC8_E21
--operation mode is normal

B1L682 = M1_DFF_2 & B1_master_ch78_out[7] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[7] # !B1_nBick24_4halfs & B1_master_ch78_out[7]);


--B1_master_ch78_out[6] is CONVERTERs_engine:CE|master_ch78_out[6] at LC1_E20
--operation mode is normal

B1_master_ch78_out[6]_lut_out = B1_nBick24_3halfs & B1L782 # !B1_nBick24_3halfs & B1_master_ch78_out[5];
B1_master_ch78_out[6] = DFFE(B1_master_ch78_out[6]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[6] is CONVERTERs_engine:CE|slave_ch12_out[6] at LC6_C4
--operation mode is normal

B1_slave_ch12_out[6]_lut_out = A1L231 & (B1_slave_ch12_out[6] # !N1L5) # !A1L231 & B1_slave_ch12_out[6] & N1L5;
B1_slave_ch12_out[6] = DFFE(B1_slave_ch12_out[6]_lut_out, GLOBAL(LB_CLK), , , );


--B1L86 is CONVERTERs_engine:CE|master_ch12_out~3763 at LC6_C11
--operation mode is normal

B1L86 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[6] # !M1_DFF_2 & B1_slave_ch12_out[6]) # !B1_nBick24_4halfs & B1_master_ch12_out[6];


--B1_master_ch12_out[5] is CONVERTERs_engine:CE|master_ch12_out[5] at LC1_C11
--operation mode is normal

B1_master_ch12_out[5]_lut_out = B1_master_ch12_out[4] & (B1L96 # !B1_nBick24_3halfs) # !B1_master_ch12_out[4] & B1_nBick24_3halfs & B1L96;
B1_master_ch12_out[5] = DFFE(B1_master_ch12_out[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[6] is CONVERTERs_engine:CE|slave_ch34_out[6] at LC4_C19
--operation mode is normal

B1_slave_ch34_out[6]_lut_out = N1L6 & B1_slave_ch34_out[6] # !N1L6 & A1L231;
B1_slave_ch34_out[6] = DFFE(B1_slave_ch34_out[6]_lut_out, GLOBAL(LB_CLK), , , );


--B1L141 is CONVERTERs_engine:CE|master_ch34_out~3754 at LC1_A22
--operation mode is normal

B1L141 = M1_DFF_2 & B1_master_ch34_out[6] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[6] # !B1_nBick24_4halfs & B1_master_ch34_out[6]);


--B1_master_ch34_out[5] is CONVERTERs_engine:CE|master_ch34_out[5] at LC2_A22
--operation mode is normal

B1_master_ch34_out[5]_lut_out = B1_master_ch34_out[4] & (B1L241 # !B1_nBick24_3halfs) # !B1_master_ch34_out[4] & B1_nBick24_3halfs & B1L241;
B1_master_ch34_out[5] = DFFE(B1_master_ch34_out[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[6] is CONVERTERs_engine:CE|slave_ch56_out[6] at LC5_C4
--operation mode is normal

B1_slave_ch56_out[6]_lut_out = N1L7 & B1_slave_ch56_out[6] # !N1L7 & A1L231;
B1_slave_ch56_out[6] = DFFE(B1_slave_ch56_out[6]_lut_out, GLOBAL(LB_CLK), , , );


--B1L412 is CONVERTERs_engine:CE|master_ch56_out~3754 at LC1_A9
--operation mode is normal

B1L412 = M1_DFF_2 & B1_master_ch56_out[6] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[6] # !B1_nBick24_4halfs & B1_master_ch56_out[6]);


--B1_master_ch56_out[5] is CONVERTERs_engine:CE|master_ch56_out[5] at LC3_A8
--operation mode is normal

B1_master_ch56_out[5]_lut_out = B1_nBick24_3halfs & B1L512 # !B1_nBick24_3halfs & B1_master_ch56_out[4];
B1_master_ch56_out[5] = DFFE(B1_master_ch56_out[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[6] is CONVERTERs_engine:CE|slave_ch78_out[6] at LC4_E20
--operation mode is normal

B1_slave_ch78_out[6]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[6] # !L1L68Q & A1L231) # !L1L98Q & B1_slave_ch78_out[6];
B1_slave_ch78_out[6] = DFFE(B1_slave_ch78_out[6]_lut_out, GLOBAL(LB_CLK), , , );


--B1L782 is CONVERTERs_engine:CE|master_ch78_out~3754 at LC7_E20
--operation mode is normal

B1L782 = M1_DFF_2 & B1_master_ch78_out[6] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[6] # !B1_nBick24_4halfs & B1_master_ch78_out[6]);


--B1_master_ch78_out[5] is CONVERTERs_engine:CE|master_ch78_out[5] at LC3_E20
--operation mode is normal

B1_master_ch78_out[5]_lut_out = B1_nBick24_3halfs & B1L882 # !B1_nBick24_3halfs & B1_master_ch78_out[4];
B1_master_ch78_out[5] = DFFE(B1_master_ch78_out[5]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[5] is CONVERTERs_engine:CE|slave_ch12_out[5] at LC9_C7
--operation mode is normal

B1_slave_ch12_out[5]_lut_out = N1L5 & B1_slave_ch12_out[5] # !N1L5 & A1L121;
B1_slave_ch12_out[5] = DFFE(B1_slave_ch12_out[5]_lut_out, GLOBAL(LB_CLK), , , );


--B1L96 is CONVERTERs_engine:CE|master_ch12_out~3765 at LC5_C11
--operation mode is normal

B1L96 = M1_DFF_2 & B1_master_ch12_out[5] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[5] # !B1_nBick24_4halfs & B1_master_ch12_out[5]);


--B1_master_ch12_out[4] is CONVERTERs_engine:CE|master_ch12_out[4] at LC4_C11
--operation mode is normal

B1_master_ch12_out[4]_lut_out = B1_nBick24_3halfs & B1L07 # !B1_nBick24_3halfs & B1_master_ch12_out[3];
B1_master_ch12_out[4] = DFFE(B1_master_ch12_out[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[5] is CONVERTERs_engine:CE|slave_ch34_out[5] at LC10_C18
--operation mode is normal

B1_slave_ch34_out[5]_lut_out = A1L121 & (B1_slave_ch34_out[5] # !N1L6) # !A1L121 & B1_slave_ch34_out[5] & N1L6;
B1_slave_ch34_out[5] = DFFE(B1_slave_ch34_out[5]_lut_out, GLOBAL(LB_CLK), , , );


--B1L241 is CONVERTERs_engine:CE|master_ch34_out~3756 at LC5_A22
--operation mode is normal

B1L241 = M1_DFF_2 & B1_master_ch34_out[5] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[5] # !B1_nBick24_4halfs & B1_master_ch34_out[5]);


--B1_master_ch34_out[4] is CONVERTERs_engine:CE|master_ch34_out[4] at LC4_A22
--operation mode is normal

B1_master_ch34_out[4]_lut_out = B1_master_ch34_out[3] & (B1L341 # !B1_nBick24_3halfs) # !B1_master_ch34_out[3] & B1_nBick24_3halfs & B1L341;
B1_master_ch34_out[4] = DFFE(B1_master_ch34_out[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[5] is CONVERTERs_engine:CE|slave_ch56_out[5] at LC3_C7
--operation mode is normal

B1_slave_ch56_out[5]_lut_out = N1L7 & B1_slave_ch56_out[5] # !N1L7 & A1L121;
B1_slave_ch56_out[5] = DFFE(B1_slave_ch56_out[5]_lut_out, GLOBAL(LB_CLK), , , );


--B1L512 is CONVERTERs_engine:CE|master_ch56_out~3756 at LC7_A8
--operation mode is normal

B1L512 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[5] # !M1_DFF_2 & B1_slave_ch56_out[5]) # !B1_nBick24_4halfs & B1_master_ch56_out[5];


--B1_master_ch56_out[4] is CONVERTERs_engine:CE|master_ch56_out[4] at LC8_A1
--operation mode is normal

B1_master_ch56_out[4]_lut_out = B1_master_ch56_out[3] & (B1L612 # !B1_nBick24_3halfs) # !B1_master_ch56_out[3] & B1L612 & B1_nBick24_3halfs;
B1_master_ch56_out[4] = DFFE(B1_master_ch56_out[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[5] is CONVERTERs_engine:CE|slave_ch78_out[5] at LC2_E20
--operation mode is normal

B1_slave_ch78_out[5]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[5] # !L1L68Q & A1L121) # !L1L98Q & B1_slave_ch78_out[5];
B1_slave_ch78_out[5] = DFFE(B1_slave_ch78_out[5]_lut_out, GLOBAL(LB_CLK), , , );


--B1L882 is CONVERTERs_engine:CE|master_ch78_out~3756 at LC6_E20
--operation mode is normal

B1L882 = M1_DFF_2 & B1_master_ch78_out[5] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[5] # !B1_nBick24_4halfs & B1_master_ch78_out[5]);


--B1_master_ch78_out[4] is CONVERTERs_engine:CE|master_ch78_out[4] at LC3_B14
--operation mode is normal

B1_master_ch78_out[4]_lut_out = B1_nBick24_3halfs & B1L982 # !B1_nBick24_3halfs & B1_master_ch78_out[3];
B1_master_ch78_out[4] = DFFE(B1_master_ch78_out[4]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[4] is CONVERTERs_engine:CE|slave_ch12_out[4] at LC3_C11
--operation mode is normal

B1_slave_ch12_out[4]_lut_out = N1L5 & B1_slave_ch12_out[4] # !N1L5 & A1L011;
B1_slave_ch12_out[4] = DFFE(B1_slave_ch12_out[4]_lut_out, GLOBAL(LB_CLK), , , );


--B1L07 is CONVERTERs_engine:CE|master_ch12_out~3767 at LC2_C11
--operation mode is normal

B1L07 = M1_DFF_2 & B1_master_ch12_out[4] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[4] # !B1_nBick24_4halfs & B1_master_ch12_out[4]);


--B1_master_ch12_out[3] is CONVERTERs_engine:CE|master_ch12_out[3] at LC7_A1
--operation mode is normal

B1_master_ch12_out[3]_lut_out = B1_nBick24_3halfs & B1L17 # !B1_nBick24_3halfs & B1_master_ch12_out[2];
B1_master_ch12_out[3] = DFFE(B1_master_ch12_out[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[4] is CONVERTERs_engine:CE|slave_ch34_out[4] at LC2_C14
--operation mode is normal

B1_slave_ch34_out[4]_lut_out = N1L6 & B1_slave_ch34_out[4] # !N1L6 & A1L011;
B1_slave_ch34_out[4] = DFFE(B1_slave_ch34_out[4]_lut_out, GLOBAL(LB_CLK), , , );


--B1L341 is CONVERTERs_engine:CE|master_ch34_out~3758 at LC3_A22
--operation mode is normal

B1L341 = M1_DFF_2 & B1_master_ch34_out[4] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[4] # !B1_nBick24_4halfs & B1_master_ch34_out[4]);


--B1_master_ch34_out[3] is CONVERTERs_engine:CE|master_ch34_out[3] at LC5_A14
--operation mode is normal

B1_master_ch34_out[3]_lut_out = B1_nBick24_3halfs & B1L441 # !B1_nBick24_3halfs & B1_master_ch34_out[2];
B1_master_ch34_out[3] = DFFE(B1_master_ch34_out[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[4] is CONVERTERs_engine:CE|slave_ch56_out[4] at LC4_C4
--operation mode is normal

B1_slave_ch56_out[4]_lut_out = N1L7 & B1_slave_ch56_out[4] # !N1L7 & A1L011;
B1_slave_ch56_out[4] = DFFE(B1_slave_ch56_out[4]_lut_out, GLOBAL(LB_CLK), , , );


--B1L612 is CONVERTERs_engine:CE|master_ch56_out~3758 at LC4_A1
--operation mode is normal

B1L612 = M1_DFF_2 & B1_master_ch56_out[4] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[4] # !B1_nBick24_4halfs & B1_master_ch56_out[4]);


--B1_master_ch56_out[3] is CONVERTERs_engine:CE|master_ch56_out[3] at LC3_A1
--operation mode is normal

B1_master_ch56_out[3]_lut_out = B1_master_ch56_out[2] & (B1L712 # !B1_nBick24_3halfs) # !B1_master_ch56_out[2] & B1L712 & B1_nBick24_3halfs;
B1_master_ch56_out[3] = DFFE(B1_master_ch56_out[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[4] is CONVERTERs_engine:CE|slave_ch78_out[4] at LC1_B14
--operation mode is normal

B1_slave_ch78_out[4]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[4] # !L1L68Q & A1L011) # !L1L98Q & B1_slave_ch78_out[4];
B1_slave_ch78_out[4] = DFFE(B1_slave_ch78_out[4]_lut_out, GLOBAL(LB_CLK), , , );


--B1L982 is CONVERTERs_engine:CE|master_ch78_out~3758 at LC6_B14
--operation mode is normal

B1L982 = M1_DFF_2 & B1_master_ch78_out[4] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch78_out[4] # !B1_nBick24_4halfs & B1_master_ch78_out[4]);


--B1_master_ch78_out[3] is CONVERTERs_engine:CE|master_ch78_out[3] at LC3_D19
--operation mode is normal

B1_master_ch78_out[3]_lut_out = B1_master_ch78_out[2] & (B1L092 # !B1_nBick24_3halfs) # !B1_master_ch78_out[2] & B1L092 & B1_nBick24_3halfs;
B1_master_ch78_out[3] = DFFE(B1_master_ch78_out[3]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[3] is CONVERTERs_engine:CE|slave_ch12_out[3] at LC2_C3
--operation mode is normal

B1_slave_ch12_out[3]_lut_out = A1L99 & (B1_slave_ch12_out[3] # !N1L5) # !A1L99 & N1L5 & B1_slave_ch12_out[3];
B1_slave_ch12_out[3] = DFFE(B1_slave_ch12_out[3]_lut_out, GLOBAL(LB_CLK), , , );


--B1L17 is CONVERTERs_engine:CE|master_ch12_out~3769 at LC2_A1
--operation mode is normal

B1L17 = M1_DFF_2 & B1_master_ch12_out[3] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[3] # !B1_nBick24_4halfs & B1_master_ch12_out[3]);


--B1_master_ch12_out[2] is CONVERTERs_engine:CE|master_ch12_out[2] at LC6_A2
--operation mode is normal

B1_master_ch12_out[2]_lut_out = B1_nBick24_3halfs & B1L27 # !B1_nBick24_3halfs & B1_master_ch12_out[1];
B1_master_ch12_out[2] = DFFE(B1_master_ch12_out[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[3] is CONVERTERs_engine:CE|slave_ch34_out[3] at LC10_C14
--operation mode is normal

B1_slave_ch34_out[3]_lut_out = N1L6 & B1_slave_ch34_out[3] # !N1L6 & A1L99;
B1_slave_ch34_out[3] = DFFE(B1_slave_ch34_out[3]_lut_out, GLOBAL(LB_CLK), , , );


--B1L441 is CONVERTERs_engine:CE|master_ch34_out~3760 at LC8_A22
--operation mode is normal

B1L441 = M1_DFF_2 & B1_master_ch34_out[3] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[3] # !B1_nBick24_4halfs & B1_master_ch34_out[3]);


--B1_master_ch34_out[2] is CONVERTERs_engine:CE|master_ch34_out[2] at LC4_A14
--operation mode is normal

B1_master_ch34_out[2]_lut_out = B1_nBick24_3halfs & B1L541 # !B1_nBick24_3halfs & B1_master_ch34_out[1];
B1_master_ch34_out[2] = DFFE(B1_master_ch34_out[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[3] is CONVERTERs_engine:CE|slave_ch56_out[3] at LC6_C3
--operation mode is normal

B1_slave_ch56_out[3]_lut_out = N1L7 & B1_slave_ch56_out[3] # !N1L7 & A1L99;
B1_slave_ch56_out[3] = DFFE(B1_slave_ch56_out[3]_lut_out, GLOBAL(LB_CLK), , , );


--B1L712 is CONVERTERs_engine:CE|master_ch56_out~3760 at LC1_A1
--operation mode is normal

B1L712 = M1_DFF_2 & B1_master_ch56_out[3] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[3] # !B1_nBick24_4halfs & B1_master_ch56_out[3]);


--B1_master_ch56_out[2] is CONVERTERs_engine:CE|master_ch56_out[2] at LC1_A8
--operation mode is normal

B1_master_ch56_out[2]_lut_out = B1_nBick24_3halfs & B1L812 # !B1_nBick24_3halfs & B1_master_ch56_out[1];
B1_master_ch56_out[2] = DFFE(B1_master_ch56_out[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[3] is CONVERTERs_engine:CE|slave_ch78_out[3] at LC5_D15
--operation mode is normal

B1_slave_ch78_out[3]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[3] # !L1L68Q & A1L99) # !L1L98Q & B1_slave_ch78_out[3];
B1_slave_ch78_out[3] = DFFE(B1_slave_ch78_out[3]_lut_out, GLOBAL(LB_CLK), , , );


--B1L092 is CONVERTERs_engine:CE|master_ch78_out~3760 at LC7_D19
--operation mode is normal

B1L092 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch78_out[3] # !M1_DFF_2 & B1_slave_ch78_out[3]) # !B1_nBick24_4halfs & B1_master_ch78_out[3];


--B1_master_ch78_out[2] is CONVERTERs_engine:CE|master_ch78_out[2] at LC6_D19
--operation mode is normal

B1_master_ch78_out[2]_lut_out = B1_master_ch78_out[1] & (B1L192 # !B1_nBick24_3halfs) # !B1_master_ch78_out[1] & B1_nBick24_3halfs & B1L192;
B1_master_ch78_out[2] = DFFE(B1_master_ch78_out[2]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[2] is CONVERTERs_engine:CE|slave_ch12_out[2] at LC1_C7
--operation mode is normal

B1_slave_ch12_out[2]_lut_out = A1L98 & (B1_slave_ch12_out[2] # !N1L5) # !A1L98 & N1L5 & B1_slave_ch12_out[2];
B1_slave_ch12_out[2] = DFFE(B1_slave_ch12_out[2]_lut_out, GLOBAL(LB_CLK), , , );


--B1L27 is CONVERTERs_engine:CE|master_ch12_out~3771 at LC1_A2
--operation mode is normal

B1L27 = M1_DFF_2 & B1_master_ch12_out[2] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch12_out[2] # !B1_nBick24_4halfs & B1_master_ch12_out[2]);


--B1_master_ch12_out[1] is CONVERTERs_engine:CE|master_ch12_out[1] at LC4_A11
--operation mode is normal

B1_master_ch12_out[1]_lut_out = B1_master_ch12_out[0] & (B1L37 # !B1_nBick24_3halfs) # !B1_master_ch12_out[0] & B1_nBick24_3halfs & B1L37;
B1_master_ch12_out[1] = DFFE(B1_master_ch12_out[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[2] is CONVERTERs_engine:CE|slave_ch34_out[2] at LC5_C14
--operation mode is normal

B1_slave_ch34_out[2]_lut_out = N1L6 & B1_slave_ch34_out[2] # !N1L6 & A1L98;
B1_slave_ch34_out[2] = DFFE(B1_slave_ch34_out[2]_lut_out, GLOBAL(LB_CLK), , , );


--B1L541 is CONVERTERs_engine:CE|master_ch34_out~3762 at LC7_A14
--operation mode is normal

B1L541 = M1_DFF_2 & B1_master_ch34_out[2] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[2] # !B1_nBick24_4halfs & B1_master_ch34_out[2]);


--B1_master_ch34_out[1] is CONVERTERs_engine:CE|master_ch34_out[1] at LC2_A14
--operation mode is normal

B1_master_ch34_out[1]_lut_out = B1_master_ch34_out[0] & (B1L641 # !B1_nBick24_3halfs) # !B1_master_ch34_out[0] & B1L641 & B1_nBick24_3halfs;
B1_master_ch34_out[1] = DFFE(B1_master_ch34_out[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[2] is CONVERTERs_engine:CE|slave_ch56_out[2] at LC6_C7
--operation mode is normal

B1_slave_ch56_out[2]_lut_out = N1L7 & B1_slave_ch56_out[2] # !N1L7 & A1L98;
B1_slave_ch56_out[2] = DFFE(B1_slave_ch56_out[2]_lut_out, GLOBAL(LB_CLK), , , );


--B1L812 is CONVERTERs_engine:CE|master_ch56_out~3762 at LC6_A8
--operation mode is normal

B1L812 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch56_out[2] # !M1_DFF_2 & B1_slave_ch56_out[2]) # !B1_nBick24_4halfs & B1_master_ch56_out[2];


--B1_master_ch56_out[1] is CONVERTERs_engine:CE|master_ch56_out[1] at LC9_A11
--operation mode is normal

B1_master_ch56_out[1]_lut_out = B1_nBick24_3halfs & B1L912 # !B1_nBick24_3halfs & B1_master_ch56_out[0];
B1_master_ch56_out[1] = DFFE(B1_master_ch56_out[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[2] is CONVERTERs_engine:CE|slave_ch78_out[2] at LC8_D15
--operation mode is normal

B1_slave_ch78_out[2]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[2] # !L1L68Q & A1L98) # !L1L98Q & B1_slave_ch78_out[2];
B1_slave_ch78_out[2] = DFFE(B1_slave_ch78_out[2]_lut_out, GLOBAL(LB_CLK), , , );


--B1L192 is CONVERTERs_engine:CE|master_ch78_out~3762 at LC2_D19
--operation mode is normal

B1L192 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch78_out[2] # !M1_DFF_2 & B1_slave_ch78_out[2]) # !B1_nBick24_4halfs & B1_master_ch78_out[2];


--B1_master_ch78_out[1] is CONVERTERs_engine:CE|master_ch78_out[1] at LC1_D19
--operation mode is normal

B1_master_ch78_out[1]_lut_out = B1_nBick24_3halfs & B1L292 # !B1_nBick24_3halfs & B1_master_ch78_out[0];
B1_master_ch78_out[1] = DFFE(B1_master_ch78_out[1]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[1] is CONVERTERs_engine:CE|slave_ch12_out[1] at LC3_C8
--operation mode is normal

B1_slave_ch12_out[1]_lut_out = A1L87 & (B1_slave_ch12_out[1] # !N1L5) # !A1L87 & N1L5 & B1_slave_ch12_out[1];
B1_slave_ch12_out[1] = DFFE(B1_slave_ch12_out[1]_lut_out, GLOBAL(LB_CLK), , , );


--B1L37 is CONVERTERs_engine:CE|master_ch12_out~3773 at LC2_A11
--operation mode is normal

B1L37 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch12_out[1] # !M1_DFF_2 & B1_slave_ch12_out[1]) # !B1_nBick24_4halfs & B1_master_ch12_out[1];


--B1_master_ch12_out[0] is CONVERTERs_engine:CE|master_ch12_out[0] at LC1_A11
--operation mode is normal

B1_master_ch12_out[0]_lut_out = B1_nBick24_3halfs & (M1_OUTPUT_PULSE & B1_slave_ch12_out[0] # !M1_OUTPUT_PULSE & B1_master_ch12_out[0]) # !B1_nBick24_3halfs & B1_master_ch12_out[0];
B1_master_ch12_out[0] = DFFE(B1_master_ch12_out[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch34_out[1] is CONVERTERs_engine:CE|slave_ch34_out[1] at LC5_C19
--operation mode is normal

B1_slave_ch34_out[1]_lut_out = N1L6 & B1_slave_ch34_out[1] # !N1L6 & A1L87;
B1_slave_ch34_out[1] = DFFE(B1_slave_ch34_out[1]_lut_out, GLOBAL(LB_CLK), , , );


--B1L641 is CONVERTERs_engine:CE|master_ch34_out~3764 at LC6_A14
--operation mode is normal

B1L641 = M1_DFF_2 & B1_master_ch34_out[1] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch34_out[1] # !B1_nBick24_4halfs & B1_master_ch34_out[1]);


--B1_master_ch34_out[0] is CONVERTERs_engine:CE|master_ch34_out[0] at LC1_A13
--operation mode is normal

B1_master_ch34_out[0]_lut_out = M1_OUTPUT_PULSE & (B1_nBick24_3halfs & B1_slave_ch34_out[0] # !B1_nBick24_3halfs & B1_master_ch34_out[0]) # !M1_OUTPUT_PULSE & B1_master_ch34_out[0];
B1_master_ch34_out[0] = DFFE(B1_master_ch34_out[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch56_out[1] is CONVERTERs_engine:CE|slave_ch56_out[1] at LC10_C8
--operation mode is normal

B1_slave_ch56_out[1]_lut_out = N1L7 & B1_slave_ch56_out[1] # !N1L7 & A1L87;
B1_slave_ch56_out[1] = DFFE(B1_slave_ch56_out[1]_lut_out, GLOBAL(LB_CLK), , , );


--B1L912 is CONVERTERs_engine:CE|master_ch56_out~3764 at LC6_A11
--operation mode is normal

B1L912 = M1_DFF_2 & B1_master_ch56_out[1] # !M1_DFF_2 & (B1_nBick24_4halfs & B1_slave_ch56_out[1] # !B1_nBick24_4halfs & B1_master_ch56_out[1]);


--B1_master_ch56_out[0] is CONVERTERs_engine:CE|master_ch56_out[0] at LC5_A11
--operation mode is normal

B1_master_ch56_out[0]_lut_out = B1_nBick24_3halfs & (M1_OUTPUT_PULSE & B1_slave_ch56_out[0] # !M1_OUTPUT_PULSE & B1_master_ch56_out[0]) # !B1_nBick24_3halfs & B1_master_ch56_out[0];
B1_master_ch56_out[0] = DFFE(B1_master_ch56_out[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch78_out[1] is CONVERTERs_engine:CE|slave_ch78_out[1] at LC10_D15
--operation mode is normal

B1_slave_ch78_out[1]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[1] # !L1L68Q & A1L87) # !L1L98Q & B1_slave_ch78_out[1];
B1_slave_ch78_out[1] = DFFE(B1_slave_ch78_out[1]_lut_out, GLOBAL(LB_CLK), , , );


--B1L292 is CONVERTERs_engine:CE|master_ch78_out~3764 at LC8_D19
--operation mode is normal

B1L292 = B1_nBick24_4halfs & (M1_DFF_2 & B1_master_ch78_out[1] # !M1_DFF_2 & B1_slave_ch78_out[1]) # !B1_nBick24_4halfs & B1_master_ch78_out[1];


--B1_master_ch78_out[0] is CONVERTERs_engine:CE|master_ch78_out[0] at LC4_D19
--operation mode is normal

B1_master_ch78_out[0]_lut_out = B1_nBick24_3halfs & (M1_OUTPUT_PULSE & B1_slave_ch78_out[0] # !M1_OUTPUT_PULSE & B1_master_ch78_out[0]) # !B1_nBick24_3halfs & B1_master_ch78_out[0];
B1_master_ch78_out[0] = DFFE(B1_master_ch78_out[0]_lut_out, !GLOBAL(C1_CG_generator_bick[1]), , , );


--B1_slave_ch12_out[0] is CONVERTERs_engine:CE|slave_ch12_out[0] at LC10_C3
--operation mode is normal

B1_slave_ch12_out[0]_lut_out = N1L5 & B1_slave_ch12_out[0] # !N1L5 & A1L76;
B1_slave_ch12_out[0] = DFFE(B1_slave_ch12_out[0]_lut_out, GLOBAL(LB_CLK), , , );


--B1_slave_ch34_out[0] is CONVERTERs_engine:CE|slave_ch34_out[0] at LC8_C16
--operation mode is normal

B1_slave_ch34_out[0]_lut_out = N1L6 & B1_slave_ch34_out[0] # !N1L6 & A1L76;
B1_slave_ch34_out[0] = DFFE(B1_slave_ch34_out[0]_lut_out, GLOBAL(LB_CLK), , , );


--B1_slave_ch56_out[0] is CONVERTERs_engine:CE|slave_ch56_out[0] at LC3_C3
--operation mode is normal

B1_slave_ch56_out[0]_lut_out = N1L7 & B1_slave_ch56_out[0] # !N1L7 & A1L76;
B1_slave_ch56_out[0] = DFFE(B1_slave_ch56_out[0]_lut_out, GLOBAL(LB_CLK), , , );


--B1_slave_ch78_out[0] is CONVERTERs_engine:CE|slave_ch78_out[0] at LC4_D15
--operation mode is normal

B1_slave_ch78_out[0]_lut_out = L1L98Q & (L1L68Q & B1_slave_ch78_out[0] # !L1L68Q & A1L76) # !L1L98Q & B1_slave_ch78_out[0];
B1_slave_ch78_out[0] = DFFE(B1_slave_ch78_out[0]_lut_out, GLOBAL(LB_CLK), , , );


--A1L982 is nBANK_CE~55 at LC5_A15
--operation mode is normal

A1L982 = (A1L692 & (L1L48 # L1L68Q & L1L98Q)) & CASCADE(A1L392);


--L1L73 is reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|nMEMORY_CE~54 at LC1_A14
--operation mode is normal

L1L73 = L1L98Q & !L1L68Q # !L1L98Q & (L1L68Q # L1L78Q # L1L88Q);


--A1L331 is LB_DATA[6]~3684 at LC2_B4
--operation mode is normal

A1L331 = nCS_FPGA # A1L84 # A1L64 # nLB_RD;


--A1L903 is nMemory_readEnable~2 at LC6_A15
--operation mode is normal

A1L903 = !nMemory_readEnable;


--nCS_FPGA is nCS_FPGA at PIN_57
--operation mode is input

nCS_FPGA = INPUT();


--CLOCK_DAUGHTER_CARD is CLOCK_DAUGHTER_CARD at PIN_117
--operation mode is input

CLOCK_DAUGHTER_CARD = INPUT();


--CLOCK_18MHz is CLOCK_18MHz at PIN_128
--operation mode is input

CLOCK_18MHz = INPUT();


--CLOCK_16MHz is CLOCK_16MHz at PIN_105
--operation mode is input

CLOCK_16MHz = INPUT();


--CLOCK_SYNC_IN is CLOCK_SYNC_IN at PIN_106
--operation mode is input

CLOCK_SYNC_IN = INPUT();


--LB_HOLDA is LB_HOLDA at PIN_61
--operation mode is input

LB_HOLDA = INPUT();


--DC_nFINISHED_TRANSFER is DC_nFINISHED_TRANSFER at PIN_74
--operation mode is input

DC_nFINISHED_TRANSFER = INPUT();


--LB_CLK is LB_CLK at PIN_28
--operation mode is input

LB_CLK = INPUT();


--nCS_LM is nCS_LM at PIN_59
--operation mode is input

nCS_LM = INPUT();


--nLB_WR is nLB_WR at PIN_69
--operation mode is input

nLB_WR = INPUT();


--nLB_RESET is nLB_RESET at PIN_3
--operation mode is input

nLB_RESET = INPUT();


--nLB_RD is nLB_RD at PIN_68
--operation mode is input

nLB_RD = INPUT();


--nINT_DAUGHTER_CARD is nINT_DAUGHTER_CARD at PIN_75
--operation mode is input

nINT_DAUGHTER_CARD = INPUT();


--INT_MIDI is INT_MIDI at PIN_76
--operation mode is input

INT_MIDI = INPUT();


--DC_nPRSNT is DC_nPRSNT at PIN_73
--operation mode is input

DC_nPRSNT = INPUT();


--DC_CONF_DONE is DC_CONF_DONE at PIN_173
--operation mode is input

DC_CONF_DONE = INPUT();


--DC_nSTATUS is DC_nSTATUS at PIN_172
--operation mode is input

DC_nSTATUS = INPUT();


--CONVERTER3_SERIAL_DATA_IN is CONVERTER3_SERIAL_DATA_IN at PIN_125
--operation mode is input

CONVERTER3_SERIAL_DATA_IN = INPUT();


--CONVERTER2_SERIAL_DATA_IN is CONVERTER2_SERIAL_DATA_IN at PIN_126
--operation mode is input

CONVERTER2_SERIAL_DATA_IN = INPUT();


--CONVERTER1_SERIAL_DATA_IN is CONVERTER1_SERIAL_DATA_IN at PIN_127
--operation mode is input

CONVERTER1_SERIAL_DATA_IN = INPUT();


--CONVERTER4_SERIAL_DATA_IN is CONVERTER4_SERIAL_DATA_IN at PIN_124
--operation mode is input

CONVERTER4_SERIAL_DATA_IN = INPUT();


--nCS_FPGA_DAUGHTER is nCS_FPGA_DAUGHTER at PIN_119
--operation mode is output

nCS_FPGA_DAUGHTER = OUTPUT(nCS_FPGA);


--nBANK_CE is nBANK_CE at PIN_156
--operation mode is output

nBANK_CE = OUTPUT(A1L982);


--nBANK_OE is nBANK_OE at PIN_154
--operation mode is output

nBANK_OE = OUTPUT(A1L192);


--nBANK_WE is nBANK_WE at PIN_155
--operation mode is output

nBANK_WE = OUTPUT(A1L692);


--LB_HOLD is LB_HOLD at PIN_60
--operation mode is output

LB_HOLD = OUTPUT(!L1L28);


--nLB_CLOCK_SELECT0 is nLB_CLOCK_SELECT0 at PIN_82
--operation mode is output

nLB_CLOCK_SELECT0 = OUTPUT(VCC);


--nLB_CLOCK_SELECT1 is nLB_CLOCK_SELECT1 at PIN_101
--operation mode is output

nLB_CLOCK_SELECT1 = OUTPUT(GND);


--nLB_CLOCK_SELECT2 is nLB_CLOCK_SELECT2 at PIN_103
--operation mode is output

nLB_CLOCK_SELECT2 = OUTPUT(VCC);


--CLOCK_MASTER_OUT is CLOCK_MASTER_OUT at PIN_104
--operation mode is output

CLOCK_MASTER_OUT = OUTPUT(!C1_SRE_masterClock);


--DC_DATA_BIT is DC_DATA_BIT at PIN_175
--operation mode is output

DC_DATA_BIT = OUTPUT(G1_regData[2]);


--DC_DATA_CLK is DC_DATA_CLK at PIN_174
--operation mode is output

DC_DATA_CLK = OUTPUT(G1_regData[1]);


--DC_nCONFIG is DC_nCONFIG at PIN_171
--operation mode is output

DC_nCONFIG = OUTPUT(!G1_regData[0]);


--DC_nSTART_TRANSFER is DC_nSTART_TRANSFER at PIN_81
--operation mode is output

DC_nSTART_TRANSFER = OUTPUT(!L1L87);


--DAC_DIF0 is DAC_DIF0 at PIN_136
--operation mode is output

DAC_DIF0 = OUTPUT(GND);


--nRESET_ADC_0 is nRESET_ADC_0 at PIN_121
--operation mode is output

nRESET_ADC_0 = OUTPUT(VCC);


--nRESET_ADC_1 is nRESET_ADC_1 at PIN_120
--operation mode is output

nRESET_ADC_1 = OUTPUT(VCC);


--nRESET_ADC_2 is nRESET_ADC_2 at PIN_108
--operation mode is output

nRESET_ADC_2 = OUTPUT(VCC);


--nRESET_ADC_3 is nRESET_ADC_3 at PIN_107
--operation mode is output

nRESET_ADC_3 = OUTPUT(VCC);


--CONVERTERS_96FS_ADC is CONVERTERS_96FS_ADC at PIN_123
--operation mode is output

CONVERTERS_96FS_ADC = OUTPUT(C1_CG_generator_bick[1]);


--CONVERTERS_96FS_DAC is CONVERTERS_96FS_DAC at PIN_133
--operation mode is output

CONVERTERS_96FS_DAC = OUTPUT(C1_CG_generator_bick[1]);


--CONVERTERS_LEFT_RIGHT_ADC is CONVERTERS_LEFT_RIGHT_ADC at PIN_122
--operation mode is output

CONVERTERS_LEFT_RIGHT_ADC = OUTPUT(C1_CG_generator_sampleRate[6]);


--CONVERTERS_LEFT_RIGHT_DAC is CONVERTERS_LEFT_RIGHT_DAC at PIN_134
--operation mode is output

CONVERTERS_LEFT_RIGHT_DAC = OUTPUT(C1_CG_generator_sampleRate[6]);


--CONVERTER1_SERIAL_DATA_OUT is CONVERTER1_SERIAL_DATA_OUT at PIN_140
--operation mode is output

CONVERTER1_SERIAL_DATA_OUT = OUTPUT(!B1_master_ch12_out[23]);


--CONVERTER2_SERIAL_DATA_OUT is CONVERTER2_SERIAL_DATA_OUT at PIN_139
--operation mode is output

CONVERTER2_SERIAL_DATA_OUT = OUTPUT(!B1_master_ch34_out[23]);


--CONVERTER3_SERIAL_DATA_OUT is CONVERTER3_SERIAL_DATA_OUT at PIN_138
--operation mode is output

CONVERTER3_SERIAL_DATA_OUT = OUTPUT(!B1_master_ch56_out[23]);


--CONVERTER4_SERIAL_DATA_OUT is CONVERTER4_SERIAL_DATA_OUT at PIN_137
--operation mode is output

CONVERTER4_SERIAL_DATA_OUT = OUTPUT(!B1_master_ch78_out[23]);


--nINT_OUTPUT_REQUEST is nINT_OUTPUT_REQUEST at PIN_58
--operation mode is output

nINT_OUTPUT_REQUEST_tri_out = TRI(GND, J1L9);
nINT_OUTPUT_REQUEST = OUTPUT(nINT_OUTPUT_REQUEST_tri_out);


--GAIN_CH8_IN is GAIN_CH8_IN at PIN_83
--operation mode is output

GAIN_CH8_IN = OUTPUT(E1_regData[7]);


--GAIN_CH7_IN is GAIN_CH7_IN at PIN_84
--operation mode is output

GAIN_CH7_IN = OUTPUT(E1_regData[6]);


--GAIN_CH6_IN is GAIN_CH6_IN at PIN_85
--operation mode is output

GAIN_CH6_IN = OUTPUT(E1_regData[5]);


--GAIN_CH5_IN is GAIN_CH5_IN at PIN_86
--operation mode is output

GAIN_CH5_IN = OUTPUT(E1_regData[4]);


--GAIN_CH4_IN is GAIN_CH4_IN at PIN_87
--operation mode is output

GAIN_CH4_IN = OUTPUT(E1_regData[3]);


--GAIN_CH3_IN is GAIN_CH3_IN at PIN_88
--operation mode is output

GAIN_CH3_IN = OUTPUT(E1_regData[2]);


--GAIN_CH2_IN is GAIN_CH2_IN at PIN_89
--operation mode is output

GAIN_CH2_IN = OUTPUT(E1_regData[1]);


--GAIN_CH1_IN is GAIN_CH1_IN at PIN_90
--operation mode is output

GAIN_CH1_IN = OUTPUT(E1_regData[0]);


--GAIN_CH8_OUT is GAIN_CH8_OUT at PIN_91
--operation mode is output

GAIN_CH8_OUT = OUTPUT(!E1_regData[15]);


--GAIN_CH7_OUT is GAIN_CH7_OUT at PIN_92
--operation mode is output

GAIN_CH7_OUT = OUTPUT(!E1_regData[14]);


--GAIN_CH6_OUT is GAIN_CH6_OUT at PIN_93
--operation mode is output

GAIN_CH6_OUT = OUTPUT(!E1_regData[13]);


--GAIN_CH5_OUT is GAIN_CH5_OUT at PIN_94
--operation mode is output

GAIN_CH5_OUT = OUTPUT(!E1_regData[12]);


--GAIN_CH4_OUT is GAIN_CH4_OUT at PIN_97
--operation mode is output

GAIN_CH4_OUT = OUTPUT(!E1_regData[11]);


--GAIN_CH3_OUT is GAIN_CH3_OUT at PIN_98
--operation mode is output

GAIN_CH3_OUT = OUTPUT(!E1_regData[10]);


--GAIN_CH2_OUT is GAIN_CH2_OUT at PIN_99
--operation mode is output

GAIN_CH2_OUT = OUTPUT(!E1_regData[9]);


--GAIN_CH1_OUT is GAIN_CH1_OUT at PIN_100
--operation mode is output

GAIN_CH1_OUT = OUTPUT(!E1_regData[8]);


--MUTE_CH8 is MUTE_CH8 at PIN_145
--operation mode is output

MUTE_CH8 = OUTPUT(!F1_regData[15]);


--MUTE_CH7 is MUTE_CH7 at PIN_141
--operation mode is output

MUTE_CH7 = OUTPUT(!F1_regData[14]);


--MUTE_CH6 is MUTE_CH6 at PIN_146
--operation mode is output

MUTE_CH6 = OUTPUT(!F1_regData[13]);


--MUTE_CH5 is MUTE_CH5 at PIN_142
--operation mode is output

MUTE_CH5 = OUTPUT(!F1_regData[12]);


--MUTE_CH4 is MUTE_CH4 at PIN_151
--operation mode is output

MUTE_CH4 = OUTPUT(!F1_regData[11]);


--MUTE_CH3 is MUTE_CH3 at PIN_143
--operation mode is output

MUTE_CH3 = OUTPUT(!F1_regData[10]);


--MUTE_CH2 is MUTE_CH2 at PIN_152
--operation mode is output

MUTE_CH2 = OUTPUT(!F1_regData[9]);


--MUTE_CH1 is MUTE_CH1 at PIN_144
--operation mode is output

MUTE_CH1 = OUTPUT(!F1_regData[8]);


--MON_CH8 is MON_CH8 at PIN_161
--operation mode is output

MON_CH8 = OUTPUT(F1_regData[7]);


--MON_CH7 is MON_CH7 at PIN_162
--operation mode is output

MON_CH7 = OUTPUT(F1_regData[6]);


--MON_CH6 is MON_CH6 at PIN_163
--operation mode is output

MON_CH6 = OUTPUT(F1_regData[5]);


--MON_CH5 is MON_CH5 at PIN_164
--operation mode is output

MON_CH5 = OUTPUT(F1_regData[4]);


--MON_CH4 is MON_CH4 at PIN_167
--operation mode is output

MON_CH4 = OUTPUT(F1_regData[3]);


--MON_CH3 is MON_CH3 at PIN_168
--operation mode is output

MON_CH3 = OUTPUT(F1_regData[2]);


--MON_CH2 is MON_CH2 at PIN_169
--operation mode is output

MON_CH2 = OUTPUT(F1_regData[1]);


--MON_CH1 is MON_CH1 at PIN_170
--operation mode is output

MON_CH1 = OUTPUT(F1_regData[0]);


--SPARE7 is SPARE7 at PIN_109
--operation mode is output

SPARE7 = OUTPUT(GND);


--TP_1 is TP_1 at PIN_160
--operation mode is output

TP_1 = OUTPUT(GND);


--TP_2 is TP_2 at PIN_159
--operation mode is output

TP_2 = OUTPUT(GND);


--TP_3 is TP_3 at PIN_158
--operation mode is output

TP_3 = OUTPUT(GND);


--TP_4 is TP_4 at PIN_157
--operation mode is output

TP_4 = OUTPUT(GND);


--TP_5 is TP_5 at PIN_205
--operation mode is output

TP_5 = OUTPUT(GND);


--TP_6 is TP_6 at PIN_206
--operation mode is output

TP_6 = OUTPUT(GND);


--TP_7 is TP_7 at PIN_207
--operation mode is output

TP_7 = OUTPUT(GND);


--TP_8 is TP_8 at PIN_208
--operation mode is output

TP_8 = OUTPUT(GND);


--LB_ADDRESS_16TO1[15] is LB_ADDRESS_16TO1[15] at PIN_188
--operation mode is bidir

LB_ADDRESS_16TO1[15]_tri_out = TRI(L1L77, L1L73);
LB_ADDRESS_16TO1[15] = BIDIR(LB_ADDRESS_16TO1[15]_tri_out);


--LB_ADDRESS_16TO1[14] is LB_ADDRESS_16TO1[14] at PIN_189
--operation mode is bidir

LB_ADDRESS_16TO1[14]_tri_out = TRI(L1L67, L1L73);
LB_ADDRESS_16TO1[14] = BIDIR(LB_ADDRESS_16TO1[14]_tri_out);


--LB_ADDRESS_16TO1[13] is LB_ADDRESS_16TO1[13] at PIN_190
--operation mode is bidir

LB_ADDRESS_16TO1[13]_tri_out = TRI(L1L57, L1L73);
LB_ADDRESS_16TO1[13] = BIDIR(LB_ADDRESS_16TO1[13]_tri_out);


--LB_ADDRESS_16TO1[12] is LB_ADDRESS_16TO1[12] at PIN_191
--operation mode is bidir

LB_ADDRESS_16TO1[12]_tri_out = TRI(L1_SCR_channel_status, L1L73);
LB_ADDRESS_16TO1[12] = BIDIR(LB_ADDRESS_16TO1[12]_tri_out);


--LB_ADDRESS_16TO1[11] is LB_ADDRESS_16TO1[11] at PIN_192
--operation mode is bidir

LB_ADDRESS_16TO1[11]_tri_out = TRI(L1_SCR_counter_status[10], L1L73);
LB_ADDRESS_16TO1[11] = BIDIR(LB_ADDRESS_16TO1[11]_tri_out);


--LB_ADDRESS_16TO1[10] is LB_ADDRESS_16TO1[10] at PIN_193
--operation mode is bidir

LB_ADDRESS_16TO1[10]_tri_out = TRI(L1_SCR_counter_status[9], L1L73);
LB_ADDRESS_16TO1[10] = BIDIR(LB_ADDRESS_16TO1[10]_tri_out);


--LB_ADDRESS_16TO1[9] is LB_ADDRESS_16TO1[9] at PIN_194
--operation mode is bidir

LB_ADDRESS_16TO1[9]_tri_out = TRI(L1_SCR_counter_status[8], L1L73);
LB_ADDRESS_16TO1[9] = BIDIR(LB_ADDRESS_16TO1[9]_tri_out);


--LB_ADDRESS_16TO1[8] is LB_ADDRESS_16TO1[8] at PIN_195
--operation mode is bidir

LB_ADDRESS_16TO1[8]_tri_out = TRI(L1_SCR_counter_status[7], L1L73);
LB_ADDRESS_16TO1[8] = BIDIR(LB_ADDRESS_16TO1[8]_tri_out);


--LB_ADDRESS_16TO1[7] is LB_ADDRESS_16TO1[7] at PIN_196
--operation mode is bidir

LB_ADDRESS_16TO1[7]_tri_out = TRI(L1_SCR_counter_status[6], L1L73);
LB_ADDRESS_16TO1[7] = BIDIR(LB_ADDRESS_16TO1[7]_tri_out);


--LB_ADDRESS_16TO1[6] is LB_ADDRESS_16TO1[6] at PIN_197
--operation mode is bidir

LB_ADDRESS_16TO1[6]_tri_out = TRI(L1_SCR_counter_status[5], L1L73);
LB_ADDRESS_16TO1[6] = BIDIR(LB_ADDRESS_16TO1[6]_tri_out);


--LB_ADDRESS_16TO1[5] is LB_ADDRESS_16TO1[5] at PIN_198
--operation mode is bidir

LB_ADDRESS_16TO1[5]_tri_out = TRI(L1_SCR_counter_status[4], L1L73);
LB_ADDRESS_16TO1[5] = BIDIR(LB_ADDRESS_16TO1[5]_tri_out);


--LB_ADDRESS_16TO1[4] is LB_ADDRESS_16TO1[4] at PIN_201
--operation mode is bidir

LB_ADDRESS_16TO1[4]_tri_out = TRI(L1_SCR_counter_status[3], L1L73);
LB_ADDRESS_16TO1[4] = BIDIR(LB_ADDRESS_16TO1[4]_tri_out);


--LB_ADDRESS_16TO1[3] is LB_ADDRESS_16TO1[3] at PIN_202
--operation mode is bidir

LB_ADDRESS_16TO1[3]_tri_out = TRI(L1_SCR_counter_status[2], L1L73);
LB_ADDRESS_16TO1[3] = BIDIR(LB_ADDRESS_16TO1[3]_tri_out);


--A1L05 is LB_ADDRESS_16TO1[2]~13 at PIN_203
--operation mode is bidir

A1L05 = LB_ADDRESS_16TO1[2];

--LB_ADDRESS_16TO1[2] is LB_ADDRESS_16TO1[2] at PIN_203
--operation mode is bidir

LB_ADDRESS_16TO1[2]_tri_out = TRI(L1_SCR_counter_status[1], L1L73);
LB_ADDRESS_16TO1[2] = BIDIR(LB_ADDRESS_16TO1[2]_tri_out);


--A1L84 is LB_ADDRESS_16TO1[1]~14 at PIN_204
--operation mode is bidir

A1L84 = LB_ADDRESS_16TO1[1];

--LB_ADDRESS_16TO1[1] is LB_ADDRESS_16TO1[1] at PIN_204
--operation mode is bidir

LB_ADDRESS_16TO1[1]_tri_out = TRI(L1_SCR_counter_status[0], L1L73);
LB_ADDRESS_16TO1[1] = BIDIR(LB_ADDRESS_16TO1[1]_tri_out);


--A1L64 is LB_ADDRESS_16TO1[0]~15 at PIN_54
--operation mode is bidir

A1L64 = LB_ADDRESS_16TO1[0];

--LB_ADDRESS_16TO1[0] is LB_ADDRESS_16TO1[0] at PIN_54
--operation mode is bidir

LB_ADDRESS_16TO1[0]_tri_out = TRI(GND, GND);
LB_ADDRESS_16TO1[0] = BIDIR(LB_ADDRESS_16TO1[0]_tri_out);


--A1L752 is LB_DATA[23]~0 at PIN_37
--operation mode is bidir

A1L752 = LB_DATA[23];

--LB_DATA[23] is LB_DATA[23] at PIN_37
--operation mode is bidir

LB_DATA[23]_tri_out = TRI(A1L062, A1L852);
LB_DATA[23] = BIDIR(LB_DATA[23]_tri_out);


--A1L352 is LB_DATA[22]~1 at PIN_36
--operation mode is bidir

A1L352 = LB_DATA[22];

--LB_DATA[22] is LB_DATA[22] at PIN_36
--operation mode is bidir

LB_DATA[22]_tri_out = TRI(A1L552, A1L852);
LB_DATA[22] = BIDIR(LB_DATA[22]_tri_out);


--A1L942 is LB_DATA[21]~2 at PIN_35
--operation mode is bidir

A1L942 = LB_DATA[21];

--LB_DATA[21] is LB_DATA[21] at PIN_35
--operation mode is bidir

LB_DATA[21]_tri_out = TRI(A1L152, A1L852);
LB_DATA[21] = BIDIR(LB_DATA[21]_tri_out);


--A1L542 is LB_DATA[20]~3 at PIN_34
--operation mode is bidir

A1L542 = LB_DATA[20];

--LB_DATA[20] is LB_DATA[20] at PIN_34
--operation mode is bidir

LB_DATA[20]_tri_out = TRI(A1L742, A1L852);
LB_DATA[20] = BIDIR(LB_DATA[20]_tri_out);


--A1L142 is LB_DATA[19]~4 at PIN_33
--operation mode is bidir

A1L142 = LB_DATA[19];

--LB_DATA[19] is LB_DATA[19] at PIN_33
--operation mode is bidir

LB_DATA[19]_tri_out = TRI(A1L342, A1L852);
LB_DATA[19] = BIDIR(LB_DATA[19]_tri_out);


--A1L732 is LB_DATA[18]~5 at PIN_32
--operation mode is bidir

A1L732 = LB_DATA[18];

--LB_DATA[18] is LB_DATA[18] at PIN_32
--operation mode is bidir

LB_DATA[18]_tri_out = TRI(A1L932, A1L852);
LB_DATA[18] = BIDIR(LB_DATA[18]_tri_out);


--A1L332 is LB_DATA[17]~6 at PIN_31
--operation mode is bidir

A1L332 = LB_DATA[17];

--LB_DATA[17] is LB_DATA[17] at PIN_31
--operation mode is bidir

LB_DATA[17]_tri_out = TRI(A1L532, A1L852);
LB_DATA[17] = BIDIR(LB_DATA[17]_tri_out);


--A1L922 is LB_DATA[16]~7 at PIN_30
--operation mode is bidir

A1L922 = LB_DATA[16];

--LB_DATA[16] is LB_DATA[16] at PIN_30
--operation mode is bidir

LB_DATA[16]_tri_out = TRI(A1L132, A1L852);
LB_DATA[16] = BIDIR(LB_DATA[16]_tri_out);


--A1L712 is LB_DATA[15]~8 at PIN_29
--operation mode is bidir

A1L712 = LB_DATA[15];

--LB_DATA[15] is LB_DATA[15] at PIN_29
--operation mode is bidir

LB_DATA[15]_tri_out = TRI(A1L522, A1L022);
LB_DATA[15] = BIDIR(LB_DATA[15]_tri_out);


--A1L802 is LB_DATA[14]~9 at PIN_23
--operation mode is bidir

A1L802 = LB_DATA[14];

--LB_DATA[14] is LB_DATA[14] at PIN_23
--operation mode is bidir

LB_DATA[14]_tri_out = TRI(A1L902, A1L022);
LB_DATA[14] = BIDIR(LB_DATA[14]_tri_out);


--A1L991 is LB_DATA[13]~10 at PIN_22
--operation mode is bidir

A1L991 = LB_DATA[13];

--LB_DATA[13] is LB_DATA[13] at PIN_22
--operation mode is bidir

LB_DATA[13]_tri_out = TRI(A1L002, A1L022);
LB_DATA[13] = BIDIR(LB_DATA[13]_tri_out);


--A1L091 is LB_DATA[12]~11 at PIN_21
--operation mode is bidir

A1L091 = LB_DATA[12];

--LB_DATA[12] is LB_DATA[12] at PIN_21
--operation mode is bidir

LB_DATA[12]_tri_out = TRI(A1L191, A1L022);
LB_DATA[12] = BIDIR(LB_DATA[12]_tri_out);


--A1L181 is LB_DATA[11]~12 at PIN_20
--operation mode is bidir

A1L181 = LB_DATA[11];

--LB_DATA[11] is LB_DATA[11] at PIN_20
--operation mode is bidir

LB_DATA[11]_tri_out = TRI(A1L281, A1L022);
LB_DATA[11] = BIDIR(LB_DATA[11]_tri_out);


--A1L271 is LB_DATA[10]~13 at PIN_18
--operation mode is bidir

A1L271 = LB_DATA[10];

--LB_DATA[10] is LB_DATA[10] at PIN_18
--operation mode is bidir

LB_DATA[10]_tri_out = TRI(A1L371, A1L022);
LB_DATA[10] = BIDIR(LB_DATA[10]_tri_out);


--A1L361 is LB_DATA[9]~14 at PIN_17
--operation mode is bidir

A1L361 = LB_DATA[9];

--LB_DATA[9] is LB_DATA[9] at PIN_17
--operation mode is bidir

LB_DATA[9]_tri_out = TRI(A1L461, A1L022);
LB_DATA[9] = BIDIR(LB_DATA[9]_tri_out);


--A1L251 is LB_DATA[8]~15 at PIN_16
--operation mode is bidir

A1L251 = LB_DATA[8];

--LB_DATA[8] is LB_DATA[8] at PIN_16
--operation mode is bidir

LB_DATA[8]_tri_out = TRI(A1L551, A1L022);
LB_DATA[8] = BIDIR(LB_DATA[8]_tri_out);


--A1L341 is LB_DATA[7]~16 at PIN_15
--operation mode is bidir

A1L341 = LB_DATA[7];

--LB_DATA[7] is LB_DATA[7] at PIN_15
--operation mode is bidir

LB_DATA[7]_tri_out = TRI(A1L441, A1L022);
LB_DATA[7] = BIDIR(LB_DATA[7]_tri_out);


--A1L231 is LB_DATA[6]~17 at PIN_14
--operation mode is bidir

A1L231 = LB_DATA[6];

--LB_DATA[6] is LB_DATA[6] at PIN_14
--operation mode is bidir

LB_DATA[6]_tri_out = TRI(A1L431, A1L022);
LB_DATA[6] = BIDIR(LB_DATA[6]_tri_out);


--A1L121 is LB_DATA[5]~18 at PIN_13
--operation mode is bidir

A1L121 = LB_DATA[5];

--LB_DATA[5] is LB_DATA[5] at PIN_13
--operation mode is bidir

LB_DATA[5]_tri_out = TRI(A1L221, A1L022);
LB_DATA[5] = BIDIR(LB_DATA[5]_tri_out);


--A1L011 is LB_DATA[4]~19 at PIN_12
--operation mode is bidir

A1L011 = LB_DATA[4];

--LB_DATA[4] is LB_DATA[4] at PIN_12
--operation mode is bidir

LB_DATA[4]_tri_out = TRI(A1L111, A1L022);
LB_DATA[4] = BIDIR(LB_DATA[4]_tri_out);


--A1L99 is LB_DATA[3]~20 at PIN_11
--operation mode is bidir

A1L99 = LB_DATA[3];

--LB_DATA[3] is LB_DATA[3] at PIN_11
--operation mode is bidir

LB_DATA[3]_tri_out = TRI(A1L001, A1L022);
LB_DATA[3] = BIDIR(LB_DATA[3]_tri_out);


--A1L98 is LB_DATA[2]~21 at PIN_10
--operation mode is bidir

A1L98 = LB_DATA[2];

--LB_DATA[2] is LB_DATA[2] at PIN_10
--operation mode is bidir

LB_DATA[2]_tri_out = TRI(A1L09, A1L022);
LB_DATA[2] = BIDIR(LB_DATA[2]_tri_out);


--A1L87 is LB_DATA[1]~22 at PIN_5
--operation mode is bidir

A1L87 = LB_DATA[1];

--LB_DATA[1] is LB_DATA[1] at PIN_5
--operation mode is bidir

LB_DATA[1]_tri_out = TRI(A1L97, A1L022);
LB_DATA[1] = BIDIR(LB_DATA[1]_tri_out);


--A1L76 is LB_DATA[0]~23 at PIN_4
--operation mode is bidir

A1L76 = LB_DATA[0];

--LB_DATA[0] is LB_DATA[0] at PIN_4
--operation mode is bidir

LB_DATA[0]_tri_out = TRI(A1L86, A1L022);
LB_DATA[0] = BIDIR(LB_DATA[0]_tri_out);


--LB_DATA_UPPER[7] is LB_DATA_UPPER[7] at PIN_51
--operation mode is bidir

LB_DATA_UPPER[7]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[7] = BIDIR(LB_DATA_UPPER[7]_tri_out);


--LB_DATA_UPPER[6] is LB_DATA_UPPER[6] at PIN_50
--operation mode is bidir

LB_DATA_UPPER[6]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[6] = BIDIR(LB_DATA_UPPER[6]_tri_out);


--LB_DATA_UPPER[5] is LB_DATA_UPPER[5] at PIN_49
--operation mode is bidir

LB_DATA_UPPER[5]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[5] = BIDIR(LB_DATA_UPPER[5]_tri_out);


--LB_DATA_UPPER[4] is LB_DATA_UPPER[4] at PIN_48
--operation mode is bidir

LB_DATA_UPPER[4]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[4] = BIDIR(LB_DATA_UPPER[4]_tri_out);


--LB_DATA_UPPER[3] is LB_DATA_UPPER[3] at PIN_42
--operation mode is bidir

LB_DATA_UPPER[3]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[3] = BIDIR(LB_DATA_UPPER[3]_tri_out);


--LB_DATA_UPPER[2] is LB_DATA_UPPER[2] at PIN_41
--operation mode is bidir

LB_DATA_UPPER[2]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[2] = BIDIR(LB_DATA_UPPER[2]_tri_out);


--LB_DATA_UPPER[1] is LB_DATA_UPPER[1] at PIN_40
--operation mode is bidir

LB_DATA_UPPER[1]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[1] = BIDIR(LB_DATA_UPPER[1]_tri_out);


--LB_DATA_UPPER[0] is LB_DATA_UPPER[0] at PIN_39
--operation mode is bidir

LB_DATA_UPPER[0]_tri_out = TRI(A1L752, nMemory_readEnable);
LB_DATA_UPPER[0] = BIDIR(LB_DATA_UPPER[0]_tri_out);


