# Digital System Design (FIR Filter)
> Hardware FIR Filter with Kaiser Window

## ğŸ“… Project Info
- **Period**: 2025.11
- **Target**: `DSD HW Project`
- **Stack**: `Verilog-HDL` `ModelSim` `Vivado`

## ğŸ“ Summary
Kaiser Windowë¥¼ ì ìš©í•œ **79-tap FIR Filter**ë¥¼ í•˜ë“œì›¨ì–´ë¡œ ì„¤ê³„í•˜ê³  ê²€ì¦í•œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.  
Coefficient Update ëª¨ë“œì™€ Filtering ëª¨ë“œë¥¼ ë¶„ë¦¬í•˜ì—¬ FSM ê¸°ë°˜ìœ¼ë¡œ ì œì–´í•˜ë©°, ëŒ€ì¹­ êµ¬ì¡°(Symmetric structure)ë¥¼ í™œìš©í•œ Coefficient Folding ê¸°ë²•ìœ¼ë¡œ ë©”ëª¨ë¦¬ì™€ ì—°ì‚° ìì›ì„ ìµœì í™”í–ˆìŠµë‹ˆë‹¤.

## ğŸ’¡ Technical Highlights
- **Architecture**: 4-Parallel Multiplier/Accumulator + SRAM(Coefficient Storage).
- **Optimization**: Coefficient Foldingìœ¼ë¡œ ê³±ì…ˆê¸° ì‚¬ìš©ëŸ‰ ì ˆê°.
- **Verification**: ModelSimì„ í†µí•œ RTL ì‹œë®¬ë ˆì´ì…˜ ë° Vivado í•©ì„± ê²€ì¦.

## ğŸ“‚ Artifacts
- RTL Sources (`Src/`) & Testbench (`tb/`)
- Final Report & Presentation
