

================================================================
== Vivado HLS Report for 'integrateQdot'
================================================================
* Date:           Tue Dec  5 11:58:56 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.67|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   16|   16|   10|   10| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     475|    749|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    191|
|Register         |        -|      -|     236|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     711|    956|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |MadgwickAHRSupdatcud_U34  |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdatfYi_U33  |MadgwickAHRSupdatfYi  |        0|      2|  324|  424|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  475|  749|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  16|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_107_p0            |  27|          5|   32|        160|
    |grp_fu_99_p0             |  15|          3|   32|         96|
    |grp_fu_99_p1             |  27|          5|   32|        160|
    |q_address0               |  27|          5|    2|         10|
    |q_address1               |  27|          5|    2|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 191|         38|  103|        451|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_port_reg_p_read1          |  32|   0|   32|          0|
    |ap_port_reg_p_read2          |  32|   0|   32|          0|
    |ap_port_reg_p_read3          |  32|   0|   32|          0|
    |tmp_1_reg_151                |  32|   0|   32|          0|
    |tmp_2_reg_166                |  32|   0|   32|          0|
    |tmp_3_reg_182                |  32|   0|   32|          0|
    |tmp_s_reg_136                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 236|   0|  236|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | integrateQdot | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | integrateQdot | return value |
|ap_start    |  in |    1| ap_ctrl_hs | integrateQdot | return value |
|ap_done     | out |    1| ap_ctrl_hs | integrateQdot | return value |
|ap_idle     | out |    1| ap_ctrl_hs | integrateQdot | return value |
|ap_ready    | out |    1| ap_ctrl_hs | integrateQdot | return value |
|q_address0  | out |    2|  ap_memory |       q       |     array    |
|q_ce0       | out |    1|  ap_memory |       q       |     array    |
|q_we0       | out |    1|  ap_memory |       q       |     array    |
|q_d0        | out |   32|  ap_memory |       q       |     array    |
|q_q0        |  in |   32|  ap_memory |       q       |     array    |
|q_address1  | out |    2|  ap_memory |       q       |     array    |
|q_ce1       | out |    1|  ap_memory |       q       |     array    |
|q_we1       | out |    1|  ap_memory |       q       |     array    |
|q_d1        | out |   32|  ap_memory |       q       |     array    |
|q_q1        |  in |   32|  ap_memory |       q       |     array    |
|p_read      |  in |   32|   ap_none  |     p_read    |    scalar    |
|p_read1     |  in |   32|   ap_none  |    p_read1    |    scalar    |
|p_read2     |  in |   32|   ap_none  |    p_read2    |    scalar    |
|p_read3     |  in |   32|   ap_none  |    p_read3    |    scalar    |
+------------+-----+-----+------------+---------------+--------------+

