// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vriscv_soc___024root.h"

void Vriscv_soc___024root___eval_act(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___eval_act\n"); );
}

VL_INLINE_OPT void Vriscv_soc___024root___nba_sequent__TOP__0(Vriscv_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___nba_sequent__TOP__0\n"); );
    // Init
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid = 0;
    VlWide<4>/*127:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata;
    VL_ZERO_W(128, __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata);
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata = 0;
    CData/*7:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w = 0;
    QData/*53:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag = 0;
    CData/*5:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index = 0;
    CData/*3:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write = 0;
    VlWide<4>/*127:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata;
    VL_ZERO_W(128, __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata);
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked;
    __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
    __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail = 0;
    CData/*2:0*/ __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en = 0;
    CData/*6:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state = 0;
    VlWide<3>/*64:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor;
    VL_ZERO_W(65, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor);
    VlWide<3>/*65:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend;
    VL_ZERO_W(66, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend);
    VlWide<3>/*64:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem;
    VL_ZERO_W(65, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem);
    VlWide<3>/*65:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q;
    VL_ZERO_W(66, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q);
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state = 0;
    CData/*6:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready = 0;
    CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state = 0;
    VlWide<3>/*66:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2;
    VL_ZERO_W(67, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2);
    VlWide<5>/*129:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1;
    VL_ZERO_W(130, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1);
    VlWide<5>/*129:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result;
    VL_ZERO_W(130, __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result);
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w = 0;
    CData/*6:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr = 0;
    CData/*3:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state = 0;
    QData/*63:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready = 0;
    CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready = 0;
    VlWide<5>/*159:0*/ __Vtemp_hd904ae33__0;
    VlWide<5>/*159:0*/ __Vtemp_hbce71bb4__0;
    VlWide<5>/*159:0*/ __Vtemp_hd904ae33__1;
    VlWide<5>/*159:0*/ __Vtemp_h0df9171e__0;
    VlWide<5>/*159:0*/ __Vtemp_ha85bedb9__0;
    VlWide<5>/*159:0*/ __Vtemp_h020d3480__0;
    VlWide<5>/*159:0*/ __Vtemp_hd67b668a__0;
    VlWide<5>/*159:0*/ __Vtemp_h2c26b52a__0;
    VlWide<5>/*159:0*/ __Vtemp_h735cf513__0;
    VlWide<3>/*95:0*/ __Vtemp_h639dda77__0;
    VlWide<3>/*95:0*/ __Vtemp_h3fef5ac1__0;
    VlWide<3>/*95:0*/ __Vtemp_h346bf577__0;
    VlWide<5>/*159:0*/ __Vtemp_ha14ed694__0;
    VlWide<5>/*159:0*/ __Vtemp_h7fe6aa50__0;
    VlWide<5>/*159:0*/ __Vtemp_h121be77b__0;
    VlWide<3>/*95:0*/ __Vtemp_h18f1662d__0;
    VlWide<3>/*95:0*/ __Vtemp_he1276fda__0;
    VlWide<3>/*95:0*/ __Vtemp_h7a327d38__0;
    VlWide<3>/*95:0*/ __Vtemp_h639dda77__1;
    VlWide<3>/*95:0*/ __Vtemp_hb48084ee__0;
    VlWide<3>/*95:0*/ __Vtemp_h0508f0ea__0;
    VlWide<3>/*95:0*/ __Vtemp_h32871802__0;
    VlWide<3>/*95:0*/ __Vtemp_h624b2931__1;
    VlWide<3>/*95:0*/ __Vtemp_h6abef518__0;
    VlWide<3>/*95:0*/ __Vtemp_h624b2931__2;
    VlWide<3>/*95:0*/ __Vtemp_hf8d20176__0;
    VlWide<3>/*95:0*/ __Vtemp_h624b2931__3;
    VlWide<3>/*95:0*/ __Vtemp_h74918ccc__0;
    VlWide<3>/*95:0*/ __Vtemp_h8d18e920__0;
    VlWide<4>/*127:0*/ __Vtemp_h71d6e46b__0;
    VlWide<4>/*127:0*/ __Vtemp_h9199e895__0;
    VlWide<3>/*95:0*/ __Vtemp_h7137a906__0;
    VlWide<3>/*95:0*/ __Vtemp_h1f0000fe__0;
    VlWide<64>/*2047:0*/ __Vtemp_hb695e77c__0;
    VlWide<68>/*2175:0*/ __Vtemp_hd59c5b9e__0;
    VlWide<72>/*2303:0*/ __Vtemp_hb745194b__0;
    VlWide<76>/*2431:0*/ __Vtemp_h8b2f5410__0;
    VlWide<80>/*2559:0*/ __Vtemp_h92ba4d22__0;
    VlWide<84>/*2687:0*/ __Vtemp_hc8fe18ee__0;
    VlWide<88>/*2815:0*/ __Vtemp_hc01b7c43__0;
    VlWide<92>/*2943:0*/ __Vtemp_hda9e4d73__0;
    VlWide<96>/*3071:0*/ __Vtemp_h97dc6d38__0;
    VlWide<100>/*3199:0*/ __Vtemp_h207c9b84__0;
    VlWide<104>/*3327:0*/ __Vtemp_hfc2c9564__0;
    VlWide<108>/*3455:0*/ __Vtemp_h3dde2c75__0;
    VlWide<112>/*3583:0*/ __Vtemp_h1382fd96__0;
    VlWide<116>/*3711:0*/ __Vtemp_h05bffbc0__0;
    VlWide<120>/*3839:0*/ __Vtemp_hde166281__0;
    VlWide<124>/*3967:0*/ __Vtemp_h4298c7f5__0;
    VlWide<128>/*4095:0*/ __Vtemp_h754cb906__0;
    VlWide<132>/*4223:0*/ __Vtemp_h6ff622eb__0;
    VlWide<136>/*4351:0*/ __Vtemp_h65afb051__0;
    VlWide<140>/*4479:0*/ __Vtemp_h20c5cc9e__0;
    VlWide<144>/*4607:0*/ __Vtemp_h826877a9__0;
    VlWide<148>/*4735:0*/ __Vtemp_hba3fc1ca__0;
    VlWide<152>/*4863:0*/ __Vtemp_h35302663__0;
    VlWide<156>/*4991:0*/ __Vtemp_h0efa846c__0;
    VlWide<160>/*5119:0*/ __Vtemp_h7b818fbf__0;
    VlWide<164>/*5247:0*/ __Vtemp_h98c4287b__0;
    VlWide<168>/*5375:0*/ __Vtemp_h29549d14__0;
    VlWide<172>/*5503:0*/ __Vtemp_hd45d034e__0;
    VlWide<176>/*5631:0*/ __Vtemp_h4fc1f600__0;
    VlWide<180>/*5759:0*/ __Vtemp_hdd388217__0;
    VlWide<184>/*5887:0*/ __Vtemp_hb21eb058__0;
    VlWide<188>/*6015:0*/ __Vtemp_hd6cf3314__0;
    VlWide<192>/*6143:0*/ __Vtemp_h264b3bf1__0;
    VlWide<196>/*6271:0*/ __Vtemp_h7ed60991__0;
    VlWide<200>/*6399:0*/ __Vtemp_hf733e858__0;
    VlWide<204>/*6527:0*/ __Vtemp_h2c13b1f4__0;
    VlWide<208>/*6655:0*/ __Vtemp_ha28efad3__0;
    VlWide<212>/*6783:0*/ __Vtemp_h1950c338__0;
    VlWide<216>/*6911:0*/ __Vtemp_h9367f3c5__0;
    VlWide<220>/*7039:0*/ __Vtemp_hd02c1d29__0;
    VlWide<224>/*7167:0*/ __Vtemp_h6c698981__0;
    VlWide<228>/*7295:0*/ __Vtemp_hc444c29d__0;
    VlWide<232>/*7423:0*/ __Vtemp_he32d4da3__0;
    VlWide<236>/*7551:0*/ __Vtemp_h72afa95f__0;
    VlWide<240>/*7679:0*/ __Vtemp_h33e914d7__0;
    VlWide<244>/*7807:0*/ __Vtemp_h1006a528__0;
    VlWide<248>/*7935:0*/ __Vtemp_h2772a269__0;
    VlWide<252>/*8063:0*/ __Vtemp_hde47c10f__0;
    VlWide<256>/*8191:0*/ __Vtemp_h270355f3__0;
    VlWide<16>/*511:0*/ __Vtemp_h35e25ae8__0;
    VlWide<12>/*383:0*/ __Vtemp_h4b1eef28__0;
    // Body
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter 
        = vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__inst_counter;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime;
    __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip 
        = vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip;
    __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
        = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked;
    __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
        = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
    __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
        = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w;
    __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
        = vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_head;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_3 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_3;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_2 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_2;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_1 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_1;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_0 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_valid_0;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail;
    vlSelf->__Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U];
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
        = vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
    __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
        = vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
    __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
        = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rlast)) 
                                         & (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready) 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_2)) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok))));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)) 
                                         & (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready) 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_AXI_Bus_aw_valid_T_9)) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok))));
    __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
        = (1U & ((IData)(vlSelf->reset) | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) 
                                           | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__valid)
                                               ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_w_sram))
                                               : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready)))));
    vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_valid 
        = ((~ (IData)(vlSelf->reset)) & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)) 
                                         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready)
                                             ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_0)
                                             : (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_valid))));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_commit 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_irq 
        = ((~ (IData)(vlSelf->reset)) & ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_time_irq) 
                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_soft_irq)));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_except 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_is_except));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_is_w 
        = ((~ (IData)(vlSelf->reset)) & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2) 
                                         & (IData)(
                                                   ((0U 
                                                     != 
                                                     (0x1cU 
                                                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) 
                                                    | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret)))));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_w_valid 
        = ((~ (IData)(vlSelf->reset)) & (((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2) 
                                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2)) 
                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_is_reg)) 
                                          & (0U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_addr))) 
                                         & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready)));
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_peripheral 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_difftest_peripheral));
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__inst_counter 
            = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr = 0ULL;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen = 0U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready = 1U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid = 0U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state = 0U;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail;
        __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
            = __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr = 0ULL;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w = 0U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready = 1U;
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready = 0U;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
            = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_1 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_2 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_3 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_4 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_5 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp = 0xffffffffffffffffULL;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
            = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
        __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
            = __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready = 1U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_commit = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_inst = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_27 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_28 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_29 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_30 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_31 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_wdata = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_is_pre = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready = 1U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 = 0x80000000ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 = 0U;
    } else {
        if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter 
                = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__inst_counter);
        }
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__inst_counter 
            = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__inst_counter;
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail = 0U;
        } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__is_pre) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
                = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail)));
        }
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_tail;
        if (vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state) {
            if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state)) 
                           | (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid))) 
                          | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4))))) {
                __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr 
                    = (8ULL + vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr);
                __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen 
                    = (0xfU & ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen) 
                               - (IData)(1U)));
            }
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
                = ((((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state) 
                     & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid)) 
                    & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4)) 
                   | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready));
            if (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state) 
                 & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid))) {
                __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
                    = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4)));
            }
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state 
                = ((((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state)) 
                     | (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid))) 
                    | (~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4))) 
                   & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state));
        } else {
            vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1 
                = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_2));
            if (vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1) {
                __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr 
                    = (8ULL + vlSelf->riscv_soc__DOT___core_io_axi_bus_ar_bits_araddr);
                __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen 
                    = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0))
                        ? 1U : (0xfU & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_0))));
            }
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
                = ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1)) 
                   & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready));
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state 
                = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT__unnamedblk2__DOT___T_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state));
        }
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_state 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_ar_ready 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_raddr 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_raddr;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_rlen;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail = 0U;
        } else if (((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_valid))) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
                = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail)));
        }
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_tail;
        if (vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_7) {
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) {
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1)
                        ? 1U : 2U);
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 0U;
            } else if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) {
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1)
                        ? 1U : 2U);
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 1U;
            } else if (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid) {
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                    = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1)));
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId = 2U;
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk2__DOT___T_9 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid) 
                       & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)));
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk2__DOT___T_9)
                        ? (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4)))
                        : 0U);
                __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
                    = (3U & (- (IData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk2__DOT___T_9))));
            }
        } else if ((((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid)) 
                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1))) {
            __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                         - (IData)(1U)));
        } else if ((((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid)) 
                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1))) {
            __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                         - (IData)(1U)));
        } else if ((((2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid)) 
                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus1_ready_T_1))) {
            __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                         - (IData)(1U)));
        } else if (((((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId)) 
                      & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid)) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4)) 
                    & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)))) {
            __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
                = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt) 
                         - (IData)(1U)));
        }
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId 
            = __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_AXI_Bus_aw_valid_T_9));
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready) 
               & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_valid));
        vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___GEN 
            = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6)) 
                     | (~ (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast))));
        if (vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5) {
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
                = ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                    ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr
                    : ((1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN))
                        ? vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr
                        : 0ULL));
        } else if (vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6) {
            __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
                = (8ULL + vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr);
        }
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5) 
               | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___GEN) 
                  & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w)));
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5)) 
               & (((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_6) 
                   & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast)) 
                  | (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready)));
        __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
            = ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___T_5) 
               | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__unnamedblk1__DOT___GEN) 
                  & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)));
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_aw_ready 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_addr 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_is_w 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_is_w;
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle 
                = ((0xb00U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
                    : (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle));
            if ((0xb02U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr))) {
                __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            } else if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit) {
                __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
                    = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret);
            }
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle 
                = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcycle);
            if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_commit) {
                __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
                    = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret);
            }
        }
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret 
            = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_minstret;
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write) {
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[3U] = 0U;
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[3U] = 0U;
        } else {
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT___GEN_0[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT___GEN_0[3U];
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write) {
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[3U] = 0U;
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[3U] = 0U;
        } else {
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT___GEN_0[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT___GEN_0[3U];
        }
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_tag_valid_index;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1 
            = (1U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]));
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)) 
                       | (2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) 
                            & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)) 
                       | (2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) 
                            & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_1 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)) 
                       | (2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) 
                            & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_2 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)) 
                       | (2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) 
                            & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_3 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)) 
                       | (2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) 
                            & (4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_4 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)) 
                       | (2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) 
                            & (5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)))))))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_5 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid) {
            if ((2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))) {
                __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
                    = (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                             - (IData)(1U)));
            } else if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___T_1) {
                __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
                    = (7U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head)));
            }
        }
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head;
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_valid 
                = (((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                            >> 0x1fU)) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid)) 
                   & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)));
        }
        if ((1U & (~ ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid))) 
                       | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w))) 
                      | (0U != (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr))))))) {
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip 
                = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata));
        }
        __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime 
            = (1ULL + vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime);
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) 
                      | (~ (((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w)) 
                            & (0x4000U == (0xffffU 
                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr))))))))) {
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata;
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) {
            vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__unnamedblk1__DOT___GEN 
                = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state)) 
                         | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready)))));
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__unnamedblk1__DOT___GEN) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__unnamedblk1__DOT___GEN) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready));
            __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state));
        }
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_clint_bus_valid)))))) {
            vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__red_rdata 
                = ((0xbff8U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr)))
                    ? vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime
                    : ((0x4000U == (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr)))
                        ? vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp
                        : ((0U != (0xffffU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr)))
                            ? 0ULL : (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip)))));
        }
        vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state 
            = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_state;
        if (vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked) {
            __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
                = ((~ (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk1__DOT___T_3 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus2_valid) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w));
            __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk1__DOT___T_3));
            vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)
                    ? 0U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__unnamedblk1__DOT___T_3));
        }
        vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked 
            = __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__w_locked;
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag);
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag);
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[0U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[1U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[2U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
        vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
               | (vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[3U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram6__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram6__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[0U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[1U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[2U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
        vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
               | (vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[3U] 
                  & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT___core_io_dsram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                       >> 0xaU));
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = (IData)(((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                        >> 0xaU) >> 0x20U));
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U] = 0U;
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram2__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram2__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram3__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram3__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                       >> 0xaU));
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U] 
            = (IData)(((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                        >> 0xaU) >> 0x20U));
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U] = 0U;
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3fU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_63[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3eU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_62[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3dU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_61[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3cU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_60[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3bU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_59[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x3aU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_58[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x39U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_57[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x38U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_56[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x37U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_55[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x36U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_54[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x35U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_53[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x34U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_52[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x33U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_51[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x32U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_50[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x31U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_49[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x30U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_48[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2fU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_47[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2eU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_46[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2dU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_45[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2cU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_44[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2bU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_43[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x2aU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_42[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x29U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_41[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x28U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_40[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x27U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_39[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x26U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_38[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x25U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_37[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x24U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_36[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x23U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_35[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x22U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_34[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x21U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_33[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x20U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_32[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1fU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_31[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1eU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_30[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1dU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_29[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1cU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_28[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1bU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_27[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x1aU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_26[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x19U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_25[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x18U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_24[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x17U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_23[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x16U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_22[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x15U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_21[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x14U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_20[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x13U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_19[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x12U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_18[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x11U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_17[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0x10U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_16[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xfU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_15[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xeU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_14[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xdU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_13[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xcU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_12[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xbU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_11[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0xaU != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_10[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (9U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_9[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (8U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_8[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (7U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_7[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (6U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_6[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (5U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_5[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (4U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_4[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (3U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_3[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (2U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_2[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (1U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_1[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if ((1U & (~ ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write)) 
                      | (0U != (IData)(vlSelf->riscv_soc__DOT___core_io_isram_addr)))))) {
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram0__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram0__DOT__unnamedblk1__DOT___sram_T_3[3U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[0U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[0U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[1U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[1U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[2U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[2U];
            vlSelf->riscv_soc__DOT__sram1__DOT__sram_0[3U] 
                = vlSelf->riscv_soc__DOT__sram1__DOT__unnamedblk1__DOT___sram_T_3[3U];
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_data 
                = vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_rd_csr_data;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_commit 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid;
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_is_pre 
                = (1U & ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_3) 
                           << 3U) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_2) 
                                      << 2U) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_1) 
                                                 << 1U) 
                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__ibuf_is_pre_0)))) 
                         >> (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_tail)));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))
                        ? 8U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___GEN))
                    : 0U);
        }
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready)) 
                & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T))) 
               & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN 
            = (QData)((IData)((0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                                >> 4U)))));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___LRU_1_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__hit_valid 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_0)) 
               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit) 
                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_1)));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__is_hit 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__is_hit) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__hit_valid));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_5 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_6 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_ICache_bus_r_ready_T_1));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_5) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast));
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_chosen_tag 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) 
                   & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__is_hit)
                       ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit))
                       : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_0) 
                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_1))
                           ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___LRU_1_T)
                           : (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_0))));
            if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) 
                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__is_hit)) 
                 & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__hit_valid))) {
                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit)
                        ? ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                          >> 3U))) ? 
                           (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[2U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_0[0U]))))
                        : ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                                          >> 3U))) ? 
                           (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[3U])) 
                             << 0x20U) | (QData)((IData)(
                                                         vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[2U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_sram_sram_data_1[0U])))));
            }
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
                    = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0;
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__is_hit)
                        ? (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__hit_valid)))
                        : 1U);
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
                    = ((3U <= (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
                = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid)) 
                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0)));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid) 
                   & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__is_hit)) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__hit_valid))));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_2 
                = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_5) 
                    & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_6)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready));
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_2) {
                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata 
                    = ((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                      >> 3U))) ? vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data
                        : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))));
            }
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_2) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
                = ((((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_5)) 
                     | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_6))) 
                    | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast))) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid));
        }
        if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3)) 
                       | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid))) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_0))))) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_raddr 
                = (0xfffffffffffffff0ULL & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr);
        }
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) 
                      | (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_5) 
                            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_6))))))) {
            if (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_ICache_bus_r_bits_rlast) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
                    = (IData)((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
                    = (IData)(((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U]))) 
                               >> 0x20U));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
                    = (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data);
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
                    = (IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data 
                               >> 0x20U));
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
                    = (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data);
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
                    = (IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data 
                               >> 0x20U));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] = 0U;
            }
        }
        __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN_1) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write)));
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) 
             & (3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)))) {
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___T_3) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__valid))) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit 
                = VL_SHIFTL_QQQ(64,64,64, 1ULL, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___GEN);
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__lru_1_or_chose 
                = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit);
            if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_0_hit) {
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                    = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__lru_1_or_chose;
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__unnamedblk4__DOT__lru_1_and_neg_chose 
                    = (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                       & (~ vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__chose_bit));
                __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_cache_stage1_bits_sram_1_hit)
                        ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__unnamedblk4__DOT__lru_1_and_neg_chose
                        : (((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_0) 
                            & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_1))
                            ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT___LRU_1_T))
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__unnamedblk4__DOT__lru_1_and_neg_chose
                                : vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__lru_1_or_chose)
                            : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT____Vcellinp__cache_stage1__io_tag_valid_tag_valid_0)
                                ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__unnamedblk4__DOT__lru_1_and_neg_chose
                                : vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__unnamedblk1__DOT__unnamedblk3__DOT__lru_1_or_chose)));
            }
        }
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_lru_1;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_bus_state;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_r_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram_r_ready;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cache_write;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_inst 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_difftest_inst;
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x1bU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_27 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x1aU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_26 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x19U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_25 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x18U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_24 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x17U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_23 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x16U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_22 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x15U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_21 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_20 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x13U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_19 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x12U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_18 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x11U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_17 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_16 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0xfU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_15 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0xeU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_14 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0xdU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_13 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0xcU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_12 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_1 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_3 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_0 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (5U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_5 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_2 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (7U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_7 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_4 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (9U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_9 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (6U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_6 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0xaU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_10 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0xbU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_11 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (8U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_8 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x1cU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_28 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x1dU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_29 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x1eU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_30 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_valid_T_2) 
             & (0x1fU == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_dest_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__reg_file_31 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_wb_dest_data_T_3;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_sys_alu_wdata 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_T_2)
                ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data
                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2)
                    ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                        ? (((QData)((IData)((- (IData)(
                                                       (1U 
                                                        & (IData)(
                                                                  (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data 
                                                                   >> 0x1fU))))))) 
                            << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data)))
                        : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__dst_data)
                    : 0ULL));
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__difftest_pc 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[0U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[1U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[2U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[3U] 
            = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[4U] 
            = (3U & (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U]));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T_1 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state));
        __Vtemp_hd904ae33__0[0U] = 1U;
        __Vtemp_hd904ae33__0[1U] = 0U;
        __Vtemp_hd904ae33__0[2U] = 0U;
        __Vtemp_hd904ae33__0[3U] = 0U;
        __Vtemp_hd904ae33__0[4U] = 0U;
        VL_ADD_W(5, __Vtemp_hbce71bb4__0, __Vtemp_hd904ae33__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9);
        __Vtemp_hd904ae33__1[0U] = 1U;
        __Vtemp_hd904ae33__1[1U] = 0U;
        __Vtemp_hd904ae33__1[2U] = 0U;
        __Vtemp_hd904ae33__1[3U] = 0U;
        __Vtemp_hd904ae33__1[4U] = 0U;
        VL_ADD_W(5, __Vtemp_h0df9171e__0, __Vtemp_hd904ae33__1, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9);
        __Vtemp_ha85bedb9__0[0U] = 1U;
        __Vtemp_ha85bedb9__0[1U] = 0U;
        __Vtemp_ha85bedb9__0[2U] = 0U;
        __Vtemp_ha85bedb9__0[3U] = 0U;
        __Vtemp_ha85bedb9__0[4U] = 0U;
        __Vtemp_h020d3480__0[0U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[0U];
        __Vtemp_h020d3480__0[1U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[1U];
        __Vtemp_h020d3480__0[2U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[2U];
        __Vtemp_h020d3480__0[3U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[3U];
        __Vtemp_h020d3480__0[4U] = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___pp_T_9[4U];
        VL_ADD_W(5, __Vtemp_hd67b668a__0, __Vtemp_ha85bedb9__0, __Vtemp_h020d3480__0);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[4U] 
            = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
               << 2U);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[5U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[6U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[7U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[8U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                << 4U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                           >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                                        << 2U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[9U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xaU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xbU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xcU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                << 7U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                           >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                                        << 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xdU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                >> 0x19U) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                             << 7U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xeU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                >> 0x19U) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                             << 7U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0xfU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                >> 0x19U) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                             << 7U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x10U] 
            = ((__Vtemp_hd67b668a__0[0U] << 9U) | (
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                                    >> 0x19U) 
                                                   | (0x80U 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                                                         << 7U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x11U] 
            = ((0xffU & (__Vtemp_hd67b668a__0[0U] >> 0x17U)) 
               | ((0x100U & (__Vtemp_hd67b668a__0[0U] 
                             >> 0x17U)) | (__Vtemp_hd67b668a__0[1U] 
                                           << 9U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x12U] 
            = ((0xffU & (__Vtemp_hd67b668a__0[1U] >> 0x17U)) 
               | ((0x100U & (__Vtemp_hd67b668a__0[1U] 
                             >> 0x17U)) | (__Vtemp_hd67b668a__0[2U] 
                                           << 9U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x13U] 
            = ((0xffU & (__Vtemp_hd67b668a__0[2U] >> 0x17U)) 
               | ((0x100U & (__Vtemp_hd67b668a__0[2U] 
                             >> 0x17U)) | (__Vtemp_hd67b668a__0[3U] 
                                           << 9U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x14U] 
            = ((0xffU & (__Vtemp_hd67b668a__0[3U] >> 0x17U)) 
               | ((__Vtemp_h0df9171e__0[0U] << 0xaU) 
                  | ((0x100U & (__Vtemp_hd67b668a__0[3U] 
                                >> 0x17U)) | (0x200U 
                                              & (__Vtemp_hd67b668a__0[4U] 
                                                 << 9U)))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x15U] 
            = ((0xffU & (__Vtemp_h0df9171e__0[0U] >> 0x16U)) 
               | ((0x300U & (__Vtemp_h0df9171e__0[0U] 
                             >> 0x16U)) | (__Vtemp_h0df9171e__0[1U] 
                                           << 0xaU)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x16U] 
            = ((0xffU & (__Vtemp_h0df9171e__0[1U] >> 0x16U)) 
               | ((0x300U & (__Vtemp_h0df9171e__0[1U] 
                             >> 0x16U)) | (__Vtemp_h0df9171e__0[2U] 
                                           << 0xaU)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x17U] 
            = ((0xffU & (__Vtemp_h0df9171e__0[2U] >> 0x16U)) 
               | ((0x300U & (__Vtemp_h0df9171e__0[2U] 
                             >> 0x16U)) | (__Vtemp_h0df9171e__0[3U] 
                                           << 0xaU)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x18U] 
            = ((0xffU & (__Vtemp_h0df9171e__0[3U] >> 0x16U)) 
               | ((0x300U & (__Vtemp_h0df9171e__0[3U] 
                             >> 0x16U)) | ((__Vtemp_hbce71bb4__0[0U] 
                                            << 0xcU) 
                                           | (0xc00U 
                                              & (__Vtemp_h0df9171e__0[4U] 
                                                 << 0xaU)))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x19U] 
            = ((0xffU & (__Vtemp_hbce71bb4__0[0U] >> 0x14U)) 
               | ((0x300U & (__Vtemp_hbce71bb4__0[0U] 
                             >> 0x14U)) | ((0xc00U 
                                            & (__Vtemp_hbce71bb4__0[0U] 
                                               >> 0x14U)) 
                                           | (__Vtemp_hbce71bb4__0[1U] 
                                              << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1aU] 
            = ((0xffU & (__Vtemp_hbce71bb4__0[1U] >> 0x14U)) 
               | ((0x300U & (__Vtemp_hbce71bb4__0[1U] 
                             >> 0x14U)) | ((0xc00U 
                                            & (__Vtemp_hbce71bb4__0[1U] 
                                               >> 0x14U)) 
                                           | (__Vtemp_hbce71bb4__0[2U] 
                                              << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1bU] 
            = ((0xffU & (__Vtemp_hbce71bb4__0[2U] >> 0x14U)) 
               | ((0x300U & (__Vtemp_hbce71bb4__0[2U] 
                             >> 0x14U)) | ((0xc00U 
                                            & (__Vtemp_hbce71bb4__0[2U] 
                                               >> 0x14U)) 
                                           | (__Vtemp_hbce71bb4__0[3U] 
                                              << 0xcU))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1cU] 
            = ((0xffU & (__Vtemp_hbce71bb4__0[3U] >> 0x14U)) 
               | ((0x300U & (__Vtemp_hbce71bb4__0[3U] 
                             >> 0x14U)) | ((0xc00U 
                                            & (__Vtemp_hbce71bb4__0[3U] 
                                               >> 0x14U)) 
                                           | (0x3000U 
                                              & (__Vtemp_hbce71bb4__0[4U] 
                                                 << 0xcU)))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1dU] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1eU] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x1fU] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[0x20U] = 0U;
        if ((0x40fU >= (0x7ffU & ((IData)(0x82U) * 
                                  (7U & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))) {
            __Vtemp_h2c26b52a__0[0U] = (((0U == (0x1fU 
                                                 & ((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                                          ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                                  ((IData)(1U) 
                                                   + 
                                                   (0x3fU 
                                                    & (((IData)(0x82U) 
                                                        * 
                                                        (7U 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                       >> 5U)))] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x82U) 
                                                       * 
                                                       (7U 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                           (0x3fU & 
                                            (((IData)(0x82U) 
                                              * (7U 
                                                 & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                             >> 5U))] 
                                           >> (0x1fU 
                                               & ((IData)(0x82U) 
                                                  * 
                                                  (7U 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp_h2c26b52a__0[1U] = (((0U == (0x1fU 
                                                 & ((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                                          ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                                  ((IData)(2U) 
                                                   + 
                                                   (0x3fU 
                                                    & (((IData)(0x82U) 
                                                        * 
                                                        (7U 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                       >> 5U)))] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x82U) 
                                                       * 
                                                       (7U 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                           ((IData)(1U) 
                                            + (0x3fU 
                                               & (((IData)(0x82U) 
                                                   * 
                                                   (7U 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                  >> 5U)))] 
                                           >> (0x1fU 
                                               & ((IData)(0x82U) 
                                                  * 
                                                  (7U 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp_h2c26b52a__0[2U] = (((0U == (0x1fU 
                                                 & ((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                                          ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                                  ((IData)(3U) 
                                                   + 
                                                   (0x3fU 
                                                    & (((IData)(0x82U) 
                                                        * 
                                                        (7U 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                       >> 5U)))] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x82U) 
                                                       * 
                                                       (7U 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                           ((IData)(2U) 
                                            + (0x3fU 
                                               & (((IData)(0x82U) 
                                                   * 
                                                   (7U 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                  >> 5U)))] 
                                           >> (0x1fU 
                                               & ((IData)(0x82U) 
                                                  * 
                                                  (7U 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp_h2c26b52a__0[3U] = (((0U == (0x1fU 
                                                 & ((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                                          ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                                  ((IData)(4U) 
                                                   + 
                                                   (0x3fU 
                                                    & (((IData)(0x82U) 
                                                        * 
                                                        (7U 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                       >> 5U)))] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x82U) 
                                                       * 
                                                       (7U 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                           ((IData)(3U) 
                                            + (0x3fU 
                                               & (((IData)(0x82U) 
                                                   * 
                                                   (7U 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                  >> 5U)))] 
                                           >> (0x1fU 
                                               & ((IData)(0x82U) 
                                                  * 
                                                  (7U 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
            __Vtemp_h2c26b52a__0[4U] = (((0U == (0x1fU 
                                                 & ((IData)(0x82U) 
                                                    * 
                                                    (7U 
                                                     & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U]))))
                                          ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                                  ((IData)(5U) 
                                                   + 
                                                   (0x3fU 
                                                    & (((IData)(0x82U) 
                                                        * 
                                                        (7U 
                                                         & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                       >> 5U)))] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x82U) 
                                                       * 
                                                       (7U 
                                                        & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))))) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN[
                                           ((IData)(4U) 
                                            + (0x3fU 
                                               & (((IData)(0x82U) 
                                                   * 
                                                   (7U 
                                                    & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])) 
                                                  >> 5U)))] 
                                           >> (0x1fU 
                                               & ((IData)(0x82U) 
                                                  * 
                                                  (7U 
                                                   & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U])))));
        } else {
            __Vtemp_h2c26b52a__0[0U] = 0U;
            __Vtemp_h2c26b52a__0[1U] = 0U;
            __Vtemp_h2c26b52a__0[2U] = 0U;
            __Vtemp_h2c26b52a__0[3U] = 0U;
            __Vtemp_h2c26b52a__0[4U] = 0U;
        }
        VL_ADD_W(5, __Vtemp_h735cf513__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result, __Vtemp_h2c26b52a__0);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
            = __Vtemp_h735cf513__0[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
            = __Vtemp_h735cf513__0[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
            = __Vtemp_h735cf513__0[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
            = __Vtemp_h735cf513__0[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[4U] 
            = (3U & __Vtemp_h735cf513__0[4U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_1 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T_1)) 
               & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid)));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid) {
                if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                        = (IData)((0x1ffffffffULL & 
                                   (- (QData)((IData)(
                                                      (1U 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                  >> 0x1fU))))))));
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                        = (IData)(((0x1ffffffffULL 
                                    & (- (QData)((IData)(
                                                         (1U 
                                                          & (IData)(
                                                                    (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                     >> 0x1fU))))))) 
                                   >> 0x20U));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                        = (- (IData)((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                    >> 0x1fU)))));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                        = (- (IData)((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                    >> 0x1fU)))));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                        = (- (IData)((1U & (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                    >> 0x1fU)))));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                        = (3U & (- (IData)((1U & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                          >> 0x1fU))))));
                } else {
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                   >> 0x20U));
                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                           & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                              >> 0x3fU));
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                        = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                        = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                   >> 0x20U));
                    if ((2U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                            = (- (IData)((1U & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                        >> 0x3fU)))));
                        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                            = (- (IData)((1U & (IData)(
                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                        >> 0x3fU)))));
                        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                            = (3U & (- (IData)((1U 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                           >> 0x3fU))))));
                    } else {
                        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] = 0U;
                        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] = 0U;
                        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] = 0U;
                    }
                }
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                       << 1U);
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[0U] 
                        >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                                     << 1U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                    = ((4U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                              << 2U)) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[1U] 
                                          >> 0x1fU) 
                                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT__unnamedblk2__DOT__mul_data2[2U] 
                                            << 1U)));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType = 0U;
            }
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T_1) {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                        << 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
                                     >> 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                        << 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
                                     >> 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                    = (1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
                             >> 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                       << 2U);
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
                        >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                                     << 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
                        >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                                     << 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                    = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
                        >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                                     << 2U));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
                    = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
                       >> 0x1eU);
            }
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_2 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state) 
                << 6U) | ((((0x20U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt))
                             ? 2U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                           << 2U) | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__mul__io_valid)));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_2) 
                     >> (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state) 
                               << 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[4U] 
            = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
               << 2U);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[5U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[6U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[7U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[8U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
                << 4U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                           >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[4U] 
                                        << 2U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[9U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[0U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xaU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[1U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xbU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[2U] 
                >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                             << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xcU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                << 6U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[3U] 
                           >> 0x1cU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_0[4U] 
                                        << 4U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xdU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xeU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0xfU] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[0x10U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
                >> 0x1aU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
                             << 6U));
        if ((0x207U >= (0x3ffU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(1U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      (0x1fU & (((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                >> 5U))] >> (0x1fU 
                                             & ((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(2U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(1U) + (0x1fU & (((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                               >> 5U)))] 
                      >> (0x1fU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(3U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(2U) + (0x1fU & (((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                               >> 5U)))] 
                      >> (0x1fU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
                = (((0U == (0x1fU & ((IData)(0x82U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(4U) + (0x1fU 
                                             & (((IData)(0x82U) 
                                                 * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x82U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(3U) + (0x1fU & (((IData)(0x82U) 
                                                * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                               >> 5U)))] 
                      >> (0x1fU & ((IData)(0x82U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
                = (3U & (((0U == (0x1fU & ((IData)(0x82U) 
                                           * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                           ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                                   ((IData)(5U) + (0x1fU 
                                                   & (((IData)(0x82U) 
                                                       * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x82U) 
                                                   * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))) 
                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_3[
                            ((IData)(4U) + (0x1fU & 
                                            (((IData)(0x82U) 
                                              * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x82U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] = 0U;
        }
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___T)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_1) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_4 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt) 
                << 0x15U) | (0x3f80U & (((IData)(1U) 
                                         + (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt)) 
                                        << 7U)));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
            = ((0x1bU >= (0x1fU & ((IData)(7U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state))))
                ? (0x7fU & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__unnamedblk1__DOT___GEN_4 
                            >> (0x1fU & ((IData)(7U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state)))))
                : 0U);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1[4U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_dest_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result[4U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[1U] 
            = (IData)(((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                        ? 0ULL : (0x1ffffffffULL & 
                                  (- (QData)((IData)(
                                                     (1U 
                                                      & (IData)(
                                                                (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                 >> 0x1fU)))))))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[2U] 
            = (IData)((((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                         ? 0ULL : (0x1ffffffffULL & 
                                   (- (QData)((IData)(
                                                      (1U 
                                                       & (IData)(
                                                                 (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                                  >> 0x1fU)))))))) 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[0U] 
            = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[1U] 
            = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                       >> 0x20U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[2U] 
            = (IData)(((~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                           >> 2U)) & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                      >> 0x3fU)));
        if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                = (IData)(((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                            ? 0ULL : (0x1ffffffffULL 
                                      & (- (QData)((IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                                       >> 0x1fU)))))))));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U] 
                = (IData)((((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))
                             ? 0ULL : (0x1ffffffffULL 
                                       & (- (QData)((IData)(
                                                            (1U 
                                                             & (IData)(
                                                                       (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                                        >> 0x1fU)))))))) 
                           >> 0x20U));
            if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[0U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[1U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[2U] 
                    = (1U & 0U);
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[0U] 
                    = (- (IData)((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                >> 0x1fU)))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[1U] 
                    = (- (IData)((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                >> 0x1fU)))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[2U] 
                    = (1U & (- (IData)((1U & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                      >> 0x1fU))))));
            }
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[0U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[1U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[2U];
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data);
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                           >> 0x20U));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U] 
                = (IData)(((~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                               >> 2U)) & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                          >> 0x3fU)));
            if ((4U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[0U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[1U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[2U] 
                    = (1U & 0U);
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[0U] 
                    = (- (IData)((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                >> 0x3fU)))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[1U] 
                    = (- (IData)((1U & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                >> 0x3fU)))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem[2U] 
                    = (1U & (- (IData)((1U & (IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs1_data 
                                                      >> 0x3fU))))));
            }
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[0U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[1U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[2U];
        }
        __Vtemp_h639dda77__0[0U] = 1U;
        __Vtemp_h639dda77__0[1U] = 0U;
        __Vtemp_h639dda77__0[2U] = 0U;
        __Vtemp_h3fef5ac1__0[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U]);
        __Vtemp_h3fef5ac1__0[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U]);
        __Vtemp_h3fef5ac1__0[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]);
        VL_ADD_W(3, __Vtemp_h346bf577__0, __Vtemp_h639dda77__0, __Vtemp_h3fef5ac1__0);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U] 
            = __Vtemp_h346bf577__0[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U] 
            = __Vtemp_h346bf577__0[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[2U] 
            = (1U & __Vtemp_h346bf577__0[2U]);
        __Vtemp_ha14ed694__0[0U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                                    << 1U);
        __Vtemp_ha14ed694__0[1U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                                     >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                                  << 1U));
        __Vtemp_ha14ed694__0[2U] = (((IData)((((QData)((IData)(
                                                               vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U])))) 
                                     << 3U) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                                >> 0x1fU) 
                                               | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
                                                  << 1U)));
        __Vtemp_ha14ed694__0[3U] = (((IData)((((QData)((IData)(
                                                               vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U])))) 
                                     >> 0x1dU) | ((IData)(
                                                          ((((QData)((IData)(
                                                                             vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                                             << 0x20U) 
                                                            | (QData)((IData)(
                                                                              vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]))) 
                                                           >> 0x20U)) 
                                                  << 3U));
        __Vtemp_ha14ed694__0[4U] = ((IData)(((((QData)((IData)(
                                                               vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U])) 
                                               << 0x20U) 
                                              | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]))) 
                                             >> 0x20U)) 
                                    >> 0x1dU);
        if ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
             ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U])) {
            __Vtemp_h7fe6aa50__0[0U] = 0U;
            __Vtemp_h7fe6aa50__0[1U] = 0U;
            __Vtemp_h7fe6aa50__0[2U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                                        << 2U);
            __Vtemp_h7fe6aa50__0[3U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                                         >> 0x1eU) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                                           << 2U));
            __Vtemp_h7fe6aa50__0[4U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                                         >> 0x1eU) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
                                           << 2U));
        } else {
            __Vtemp_h7fe6aa50__0[0U] = 1U;
            __Vtemp_h7fe6aa50__0[1U] = 0U;
            __Vtemp_h7fe6aa50__0[2U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U] 
                                        << 2U);
            __Vtemp_h7fe6aa50__0[3U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U] 
                                         >> 0x1eU) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U] 
                                           << 2U));
            __Vtemp_h7fe6aa50__0[4U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U] 
                                         >> 0x1eU) 
                                        | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[2U] 
                                           << 2U));
        }
        VL_ADD_W(5, __Vtemp_h121be77b__0, __Vtemp_ha14ed694__0, __Vtemp_h7fe6aa50__0);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[0U] 
            = __Vtemp_h121be77b__0[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[1U] 
            = __Vtemp_h121be77b__0[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[2U] 
            = __Vtemp_h121be77b__0[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
            = __Vtemp_h121be77b__0[3U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
            = (7U & __Vtemp_h121be77b__0[4U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[0U] 
            = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
               << 1U);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[1U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[0U] 
                >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                             << 1U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[1U] 
                >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U] 
                             << 1U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2 
            = (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6 
            = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
               ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U]);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0 
            = ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
               & ((((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                     ^ (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
                        >> 1U)) & (0U != ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                                           | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U]) 
                                          | vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U]))) 
                   | (0U == (((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                               ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[0U]) 
                              | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                                 ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[1U])) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                                ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor[2U])))) 
                  | (0U == (((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                              ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U]) 
                             | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                                ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U])) 
                            | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                               ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U])))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_1 
            = (((1U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2))) 
               & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T) {
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid) {
                if ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))) {
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[0U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[1U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_8[2U];
                } else {
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[0U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[1U];
                    __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
                        = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___divisor_T_14[2U];
                }
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[0U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[1U];
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[2U];
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_1) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready));
        }
        VL_ADD_W(3, __Vtemp_h18f1662d__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor);
        VL_ADD_W(3, __Vtemp_he1276fda__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__neg_divisor);
        VL_ADD_W(3, __Vtemp_h7a327d38__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor);
        __Vtemp_h639dda77__1[0U] = 1U;
        __Vtemp_h639dda77__1[1U] = 0U;
        __Vtemp_h639dda77__1[2U] = 0U;
        __Vtemp_hb48084ee__0[0U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[0U]);
        __Vtemp_hb48084ee__0[1U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[1U]);
        __Vtemp_hb48084ee__0[2U] = (~ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U]);
        VL_ADD_W(3, __Vtemp_h0508f0ea__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__rem, __Vtemp_hb48084ee__0);
        VL_ADD_W(3, __Vtemp_h32871802__0, __Vtemp_h639dda77__1, __Vtemp_h0508f0ea__0);
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid) {
            if ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                 ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U])) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[0U] 
                    = __Vtemp_h7a327d38__0[0U];
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[1U] 
                    = __Vtemp_h7a327d38__0[1U];
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[0U] 
                    = __Vtemp_h32871802__0[0U];
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[1U] 
                    = __Vtemp_h32871802__0[1U];
            }
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[0U];
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[1U];
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[0U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[1U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[0U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[1U] = 0U;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[2U] 
            = (((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
                 << 0x1fU) | (0x7ffffffeU & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[2U] 
                                             >> 1U))) 
               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)
                   ? (1U & ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__divisor[2U] 
                             ^ vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT__dividend[2U])
                             ? __Vtemp_h7a327d38__0[2U]
                             : __Vtemp_h32871802__0[2U]))
                   : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[3U] 
            = ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
                      >> 1U)) | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
                                  << 0x1fU) | (0x7ffffffeU 
                                               & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[3U] 
                                                  >> 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[4U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                << 2U) | ((1U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
                                 >> 1U)) | (2U & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[4U] 
                                                  >> 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[5U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[6U] 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]
                  : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp_h18f1662d__0[0U] : 
                     __Vtemp_he1276fda__0[0U])) << 3U) 
               | ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                   >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                                << 2U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[7U] 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U]
                  : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp_h18f1662d__0[0U] : 
                     __Vtemp_he1276fda__0[0U])) >> 0x1dU) 
               | (((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                          | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U]
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                        ? __Vtemp_h18f1662d__0[1U] : 
                       __Vtemp_he1276fda__0[1U])) << 3U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[8U] 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                  ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U]
                  : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp_h18f1662d__0[1U] : 
                     __Vtemp_he1276fda__0[1U])) >> 0x1dU) 
               | (8U & (((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                                | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0))))
                          ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U]
                          : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                              ? __Vtemp_h18f1662d__0[2U]
                              : __Vtemp_he1276fda__0[2U])) 
                        << 3U)));
        if ((0x103U >= (0x1ffU & ((IData)(0x41U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
                = (((0U == (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x41U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x41U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                      (0xfU & (((IData)(0x41U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x41U) 
                                             * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
                = (((0U == (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x41U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x41U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                      ((IData)(1U) + (0xfU & (((IData)(0x41U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                      >> (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
                = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                           * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                           ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                                   ((IData)(3U) + (0xfU 
                                                   & (((IData)(0x41U) 
                                                       * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x41U) 
                                                   * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_2[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0x41U) 
                                              * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x41U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] = 0U;
        }
        __Vtemp_h624b2931__1[0U] = 1U;
        __Vtemp_h624b2931__1[1U] = 0U;
        __Vtemp_h624b2931__1[2U] = 0U;
        VL_SUB_W(3, __Vtemp_h6abef518__0, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q, __Vtemp_h624b2931__1);
        __Vtemp_h624b2931__2[0U] = 1U;
        __Vtemp_h624b2931__2[1U] = 0U;
        __Vtemp_h624b2931__2[2U] = 0U;
        VL_ADD_W(3, __Vtemp_hf8d20176__0, __Vtemp_h624b2931__2, vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q);
        __Vtemp_h624b2931__3[0U] = 1U;
        __Vtemp_h624b2931__3[1U] = 0U;
        __Vtemp_h624b2931__3[2U] = 0U;
        __Vtemp_h74918ccc__0[0U] = (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                                    << 1U);
        __Vtemp_h74918ccc__0[1U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                                     >> 0x1fU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                                  << 1U));
        __Vtemp_h74918ccc__0[2U] = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                                     >> 0x1fU) | (2U 
                                                  & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
                                                     << 1U)));
        VL_ADD_W(3, __Vtemp_h8d18e920__0, __Vtemp_h624b2931__3, __Vtemp_h74918ccc__0);
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[2U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[0U] 
                << 2U) | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)
                           ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___reg_q_T[2U]
                           : 0U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[3U] 
            = ((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[0U] 
                >> 0x1eU) | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[1U] 
                             << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[4U] 
            = ((__Vtemp_h8d18e920__0[0U] << 4U) | (
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[1U] 
                                                    >> 0x1eU) 
                                                   | (0xcU 
                                                      & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN[2U] 
                                                         << 2U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[5U] 
            = ((__Vtemp_h8d18e920__0[0U] >> 0x1cU) 
               | (__Vtemp_h8d18e920__0[1U] << 4U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[6U] 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp_h6abef518__0[0U] : 
                     __Vtemp_hf8d20176__0[0U]) : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U]) 
                << 6U) | ((__Vtemp_h8d18e920__0[1U] 
                           >> 0x1cU) | (0x30U & (__Vtemp_h8d18e920__0[2U] 
                                                 << 4U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[7U] 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp_h6abef518__0[0U] : 
                     __Vtemp_hf8d20176__0[0U]) : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U]) 
                >> 0x1aU) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                               ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                                   ? __Vtemp_h6abef518__0[1U]
                                   : __Vtemp_hf8d20176__0[1U])
                               : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U]) 
                             << 6U));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[8U] 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                  ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                      ? __Vtemp_h6abef518__0[1U] : 
                     __Vtemp_hf8d20176__0[1U]) : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U]) 
                >> 0x1aU) | (0xc0U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_0)
                                        ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_6)
                                            ? __Vtemp_h6abef518__0[2U]
                                            : __Vtemp_hf8d20176__0[2U])
                                        : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U]) 
                                      << 6U)));
        if ((0x107U >= (0x1ffU & ((IData)(0x42U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))) {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
                = (((0U == (0x1fU & ((IData)(0x42U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(1U) + (0xfU & 
                                             (((IData)(0x42U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x42U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                      (0xfU & (((IData)(0x42U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                               >> 5U))] >> (0x1fU & 
                                            ((IData)(0x42U) 
                                             * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
                = (((0U == (0x1fU & ((IData)(0x42U) 
                                     * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                     ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                             ((IData)(2U) + (0xfU & 
                                             (((IData)(0x42U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                             << ((IData)(0x20U) - (0x1fU 
                                                   & ((IData)(0x42U) 
                                                      * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                   | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                      ((IData)(1U) + (0xfU & (((IData)(0x42U) 
                                               * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                              >> 5U)))] 
                      >> (0x1fU & ((IData)(0x42U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
                = (3U & (((0U == (0x1fU & ((IData)(0x42U) 
                                           * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                           ? 0U : (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                                   ((IData)(3U) + (0xfU 
                                                   & (((IData)(0x42U) 
                                                       * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x42U) 
                                                   * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))) 
                         | (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_3[
                            ((IData)(2U) + (0xfU & 
                                            (((IData)(0x42U) 
                                              * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x42U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] = 0U;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_4 
            = (0x30U | ((((0x40U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt))
                           ? 2U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)) 
                         << 2U) | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vcellinp__div__io_valid)));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_4) 
                     >> (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state) 
                               << 1U))));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_5 
            = ((((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T_2) 
                        | (~ (IData)((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))))
                  ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt)
                  : 0U) << 0x15U) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt) 
                                      << 0xeU) | (0x3f80U 
                                                  & (((IData)(1U) 
                                                      + (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt)) 
                                                     << 7U))));
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
            = ((0x1bU >= (0x1fU & ((IData)(7U) * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state))))
                ? (0x7fU & (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_5 
                            >> (0x1fU & ((IData)(7U) 
                                         * (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state)))))
                : 0U);
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___T)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__unnamedblk1__DOT___GEN_1) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[0U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[1U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q[2U];
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dest_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___GEN 
            = (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___cache_stage1_io_tag_valid_index));
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_fence_i) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready))) {
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid = 0ULL;
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid = 0ULL;
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__chose_bit 
                = (1ULL << (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                                             >> 4U))));
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
                = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram0_write))) 
                    & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__chose_bit) 
                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid);
            __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
                = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__is_sram1_write))) 
                    & vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__chose_bit) 
                   | vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid);
        }
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram0_valid_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram0_valid 
            = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram0_valid_T));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram1_valid_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid, vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_sram1_valid 
            = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__unnamedblk1__DOT___reg_temp_sram1_valid_T));
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram0_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_sram1_valid;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
            = __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_addr_ready) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 = 0ULL;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 = 0ULL;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 = 0ULL;
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 = 0ULL;
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head = 0U;
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid));
            if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) {
                __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head 
                    = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)));
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_0 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_1 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_2 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT__unnamedblk2__DOT__pre_enq) 
                 & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head)))) {
                vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_fifo_3 
                    = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc;
            }
            if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) {
                __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head 
                    = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)));
            }
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush)
                        ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc
                        : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                            ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc
                            : (4ULL + vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0))));
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
                = ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
        } else {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
                = ((3U > (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT__reg_ibuf_size)) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
        }
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush)));
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_flush_T)))))) {
            __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc;
        }
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0)));
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1)));
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2)));
        __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___io_out_flush_T)) 
               & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__unnamedblk1__DOT___T_3) 
                   & (3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head)))
                   ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
                   : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3)));
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__pre_info_head;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_head;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_0;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_1;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_2;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__is_pre_fifo_3;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid;
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush 
        = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
    vlSelf->riscv_soc__DOT__axi_ram__DOT___T_4 = (0U 
                                                  == (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen));
    vlSelf->riscv_soc__DOT___axi_ram_io_ram_bus_r_bits_rlast 
        = ((0U == (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_rlen)) 
           & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_valid));
    vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___T_7 
        = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt));
    vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT___w_r_pass1_val_T 
        = ((0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_cpu_addr 
                             >> 4U))) == (IData)(vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__reg_temp_r_index));
    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_fence_i 
        = ((~ (IData)(vlSelf->reset)) & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__in_data_valid) 
                                          & (4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_opType))) 
                                         & (0x45U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[0U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[1U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[2U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[3U] = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_0 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_1 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_2 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_3 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_4 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_5 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_6 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_7 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_8 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_9 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_10 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_11 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_12 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_13 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_14 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_15 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_16 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_17 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_18 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_19 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_20 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_21 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_22 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_23 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_24 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_25 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_26 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_27 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_28 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_29 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_30 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_31 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_32 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_33 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_34 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_35 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_36 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_37 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_38 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_39 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_40 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_41 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_42 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_43 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_44 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_45 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_46 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_47 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_48 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_49 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_50 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_51 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_52 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_53 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_54 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_55 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_56 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_57 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_58 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_59 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_60 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_61 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_62 = 2U;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_63 = 2U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_6 
            = (0U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_7 
            = (1U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_8 
            = (2U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_9 
            = (3U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_10 
            = (4U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_11 
            = (5U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_12 
            = (6U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_13 
            = (7U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_14 
            = (8U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_15 
            = (9U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_16 
            = (0xaU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                         >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_17 
            = (0xbU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                         >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_18 
            = (0xcU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                         >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_19 
            = (0xdU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                         >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_20 
            = (0xeU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                         >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_21 
            = (0xfU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                         >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_22 
            = (0x10U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_23 
            = (0x11U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_24 
            = (0x12U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_25 
            = (0x13U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_26 
            = (0x14U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_27 
            = (0x15U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_28 
            = (0x16U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_29 
            = (0x17U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_30 
            = (0x18U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_31 
            = (0x19U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_32 
            = (0x1aU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_33 
            = (0x1bU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_34 
            = (0x1cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_35 
            = (0x1dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_36 
            = (0x1eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_37 
            = (0x1fU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_38 
            = (0x20U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_39 
            = (0x21U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_40 
            = (0x22U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_41 
            = (0x23U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_42 
            = (0x24U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_43 
            = (0x25U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_44 
            = (0x26U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_45 
            = (0x27U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_46 
            = (0x28U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_47 
            = (0x29U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_48 
            = (0x2aU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_49 
            = (0x2bU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_50 
            = (0x2cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_51 
            = (0x2dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_52 
            = (0x2eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_53 
            = (0x2fU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_54 
            = (0x30U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_55 
            = (0x31U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_56 
            = (0x32U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_57 
            = (0x33U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_58 
            = (0x34U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_59 
            = (0x35U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_60 
            = (0x36U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_61 
            = (0x37U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_62 
            = (0x38U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_63 
            = (0x39U == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_64 
            = (0x3aU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_65 
            = (0x3bU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_66 
            = (0x3cU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_67 
            = (0x3dU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_68 
            = (0x3eU == (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U))));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2 
            = (3U & ((IData)(1U) + (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0) 
                     - (IData)(1U)));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U] 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc) 
               << 2U);
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U] 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc) 
                >> 0x1eU) | ((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc 
                                      >> 0x20U)) << 2U));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U] 
            = (((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                         >> 9U)) << 3U) | ((4U & ((IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                           >> 2U)) 
                                                  << 2U)) 
                                           | ((IData)(
                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc 
                                                       >> 0x20U)) 
                                              >> 0x1eU)));
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U] 
            = (0x4000000U | (((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                       >> 9U)) >> 0x1dU) 
                             | ((IData)(((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 9U) >> 0x20U)) 
                                << 3U)));
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_6))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_7))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_8))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_9))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_10))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_11))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_12))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_13))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_14))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_15))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_16))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_17))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_18))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_19))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_20))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_21))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_22))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_23))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_24))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_25))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_26))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_27))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_28))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_29))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_30))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_31))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_32))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_33))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_34))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_35))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_36))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_37))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_38))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_39))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_40))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_41))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_42))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_43))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_44))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_45))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_46))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_47))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_48))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_49))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_50))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_51))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_52))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_53))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_54))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_55))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_56))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_57))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_58))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_59))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_60))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_61))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_62))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_63))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_64))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_65))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_66))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_67))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_68))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict)) 
             & (0x1f8ULL == (0x1f8ULL & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc)))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[0U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[0U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[1U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[1U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[2U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[2U];
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[3U] 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_69[3U];
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_6))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_0 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_7))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_1 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_8))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_2 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_9))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_3 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_10))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_4 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_11))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_5 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_12))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_6 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_13))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_7 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_14))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_8 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_15))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_9 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_16))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_10 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_17))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_11 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_18))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_12 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_19))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_13 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_20))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_14 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_21))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_15 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_22))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_16 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_23))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_17 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_24))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_18 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_25))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_19 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_26))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_20 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_27))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_21 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_28))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_22 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_29))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_23 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_30))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_24 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_31))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_25 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_32))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_26 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_33))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_27 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_34))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_28 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_35))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_29 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_36))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_30 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_37))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_31 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_38))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_32 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_39))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_33 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_40))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_34 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_41))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_35 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_42))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_36 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_43))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_37 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_44))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_38 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_45))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_39 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_46))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_40 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_47))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_41 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_48))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_42 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_49))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_43 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_50))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_44 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_51))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_45 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_52))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_46 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_53))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_47 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_54))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_48 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_55))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_49 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_56))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_50 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_57))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_51 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_58))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_52 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_59))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_53 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_60))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_54 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_61))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_55 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_62))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_56 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_63))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_57 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_64))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_58 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_65))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_59 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_66))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_60 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_67))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_61 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___GEN_68))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_62 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid) 
             & (0x1f8ULL == (0x1f8ULL & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc)))) {
            vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_63 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken)
                    ? ((3U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0))
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_2))
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_4)
                        ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0)
                        : (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__unnamedblk1__DOT___chage_pht_counter_T_6)));
        }
    }
    __Vtemp_h7137a906__0[0U] = (IData)((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_31)) 
                                         << 0x3eU) 
                                        | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_30)) 
                                            << 0x3cU) 
                                           | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_29)) 
                                               << 0x3aU) 
                                              | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_28)) 
                                                  << 0x38U) 
                                                 | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_27)) 
                                                     << 0x36U) 
                                                    | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_26)) 
                                                        << 0x34U) 
                                                       | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_25)) 
                                                           << 0x32U) 
                                                          | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_24)) 
                                                              << 0x30U) 
                                                             | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_23)) 
                                                                 << 0x2eU) 
                                                                | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_22)) 
                                                                    << 0x2cU) 
                                                                   | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_21)) 
                                                                       << 0x2aU) 
                                                                      | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_20)) 
                                                                          << 0x28U) 
                                                                         | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_19)) 
                                                                             << 0x26U) 
                                                                            | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_18)) 
                                                                                << 0x24U) 
                                                                               | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_17)) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_16)) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(
                                                                                (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_15) 
                                                                                << 0x1eU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_14) 
                                                                                << 0x1cU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_13) 
                                                                                << 0x1aU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_12) 
                                                                                << 0x18U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_11) 
                                                                                << 0x16U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_10) 
                                                                                << 0x14U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_9) 
                                                                                << 0x12U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_8) 
                                                                                << 0x10U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_7) 
                                                                                << 0xeU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_6) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_5) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_4) 
                                                                                << 8U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_3) 
                                                                                << 6U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_2) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_1) 
                                                                                << 2U) 
                                                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_0)))))))))))))))))))))))))))))))))));
    __Vtemp_h7137a906__0[1U] = (IData)(((((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_31)) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_30)) 
                                             << 0x3cU) 
                                            | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_29)) 
                                                << 0x3aU) 
                                               | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_28)) 
                                                   << 0x38U) 
                                                  | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_27)) 
                                                      << 0x36U) 
                                                     | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_26)) 
                                                         << 0x34U) 
                                                        | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_25)) 
                                                            << 0x32U) 
                                                           | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_24)) 
                                                               << 0x30U) 
                                                              | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_23)) 
                                                                  << 0x2eU) 
                                                                 | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_22)) 
                                                                     << 0x2cU) 
                                                                    | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_21)) 
                                                                        << 0x2aU) 
                                                                       | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_20)) 
                                                                           << 0x28U) 
                                                                          | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_19)) 
                                                                              << 0x26U) 
                                                                             | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_18)) 
                                                                                << 0x24U) 
                                                                                | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_17)) 
                                                                                << 0x22U) 
                                                                                | (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_16)) 
                                                                                << 0x20U) 
                                                                                | (QData)((IData)(
                                                                                (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_15) 
                                                                                << 0x1eU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_14) 
                                                                                << 0x1cU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_13) 
                                                                                << 0x1aU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_12) 
                                                                                << 0x18U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_11) 
                                                                                << 0x16U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_10) 
                                                                                << 0x14U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_9) 
                                                                                << 0x12U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_8) 
                                                                                << 0x10U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_7) 
                                                                                << 0xeU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_6) 
                                                                                << 0xcU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_5) 
                                                                                << 0xaU) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_4) 
                                                                                << 8U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_3) 
                                                                                << 6U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_2) 
                                                                                << 4U) 
                                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_1) 
                                                                                << 2U) 
                                                                                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_0)))))))))))))))))))))))))))))))))) 
                                        >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[0U] 
        = __Vtemp_h7137a906__0[0U];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[1U] 
        = __Vtemp_h7137a906__0[1U];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[2U] 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_47) 
            << 0x1eU) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_46) 
                          << 0x1cU) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_45) 
                                        << 0x1aU) | 
                                       (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_44) 
                                         << 0x18U) 
                                        | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_43) 
                                            << 0x16U) 
                                           | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_42) 
                                               << 0x14U) 
                                              | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_41) 
                                                  << 0x12U) 
                                                 | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_40) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_39) 
                                                        << 0xeU) 
                                                       | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_38) 
                                                           << 0xcU) 
                                                          | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_37) 
                                                              << 0xaU) 
                                                             | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_36) 
                                                                 << 8U) 
                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_35) 
                                                                    << 6U) 
                                                                   | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_34) 
                                                                       << 4U) 
                                                                      | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_33) 
                                                                          << 2U) 
                                                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_32))))))))))))))));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[3U] 
        = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_63) 
            << 0x1eU) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_62) 
                          << 0x1cU) | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_61) 
                                        << 0x1aU) | 
                                       (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_60) 
                                         << 0x18U) 
                                        | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_59) 
                                            << 0x16U) 
                                           | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_58) 
                                               << 0x14U) 
                                              | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_57) 
                                                  << 0x12U) 
                                                 | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_56) 
                                                     << 0x10U) 
                                                    | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_55) 
                                                        << 0xeU) 
                                                       | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_54) 
                                                           << 0xcU) 
                                                          | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_53) 
                                                              << 0xaU) 
                                                             | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_52) 
                                                                 << 8U) 
                                                                | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_51) 
                                                                    << 6U) 
                                                                   | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_50) 
                                                                       << 4U) 
                                                                      | (((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_49) 
                                                                          << 2U) 
                                                                         | (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__PHT_48))))))))))))))));
    if (vlSelf->reset) {
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish = 1U;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_difftest_inst = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready = 1U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data = 0ULL;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_difftest_peripheral = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_time_irq = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_soft_irq = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid_next_pc = 0U;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN 
            = (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit 
            = VL_SHIFTL_QQQ(64,64,64, 1ULL, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0 
            = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
               == (0x3fffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U])))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2 
            = (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
               == (0x3fffffffffffffULL & (((QData)((IData)(
                                                           vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U])) 
                                           << 0x20U) 
                                          | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U])))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2 
            = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T)) 
               | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2) 
                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_1 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_4 
            = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_2_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_0_T 
            = VL_SHIFTR_QQQ(64,64,64, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty, vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN);
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_8 
            = (1U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_0_T) 
                      & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))) 
                     | ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_dirty_2_T) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_2 
            = (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit)) 
                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_4)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_8));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_3 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_4) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_8));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9 
            = (2U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_10 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_DCache_bus_r_ready_T_1));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11 
            = (((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
                & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready)) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12 
            = (0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_16 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready) 
               & ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN)) 
                  & (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_18 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_16) 
                  | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish)));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4 
            = (3U != (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state));
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_5 
            = ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_18)
                  ? 3U : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state)) 
                << 4U) | ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit)
                             ? (2U | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3))
                             : 2U) << 2U) | (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid)));
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
            = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_5) 
                     >> (7U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state) 
                               << 1U))));
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
             & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid))) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wdata;
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_wstrb;
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
                = vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_is_w;
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
                = (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                   >> 0xaU);
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
                = (0x3fU & (IData)((vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                                    >> 4U)));
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
                = (0xfU & (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_1) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)
                       ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_18) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready)))));
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_DCache_valid) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[0U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[1U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[2U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata);
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[3U] 
                = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
                           >> 0x20U));
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[0U] 
                = (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata);
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[1U] 
                = (IData)((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
                           >> 0x20U));
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[2U] = 0U;
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[3U] = 0U;
            if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2) {
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_6 
                    = (1U & (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit) 
                              | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_4))) 
                             | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_8))));
                if ((1U & (~ (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit)) 
                               | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3))) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w))))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata 
                        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0)
                            ? ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U]))))
                            : ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                ? (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U])))
                                : (((QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U])) 
                                    << 0x20U) | (QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U])))));
                }
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb 
                    = ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                        ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb) 
                           << 8U) : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb));
                if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0) {
                    if ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))) {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[0U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[1U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[2U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[3U];
                    } else {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[0U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[1U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[2U];
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                            = vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[3U];
                    }
                }
                if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit) 
                              | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_3)))))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata 
                        = ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))
                            ? (((QData)((IData)(vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U]))));
                    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt = 1U;
                }
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_6) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast));
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
                    = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3)) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish));
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_6) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish));
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___GEN_7 
                    = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_10)) 
                       & (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast));
                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___T_13 
                    = (1U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt));
                if ((1U & (~ ((((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)) 
                                | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_10))) 
                               | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast))) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w))))) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata 
                        = ((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                            ? vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))));
                }
                if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___GEN_7) {
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb = 0xffffU;
                }
                if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_10))) {
                    if (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast) {
                        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w) {
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                                = ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[0U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[0U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U]) 
                                   | ((IData)((((QData)((IData)(
                                                                vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                                << 0x20U) 
                                               | (QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U])))) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U])));
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                                = ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[1U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[1U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U]) 
                                   | ((IData)(((((QData)((IData)(
                                                                 vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                                 << 0x20U) 
                                                | (QData)((IData)(
                                                                  vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))) 
                                               >> 0x20U)) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U])));
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                                = ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[2U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[2U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U]) 
                                   | ((IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U])));
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                                = ((((8U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset))
                                      ? vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_1[3U]
                                      : vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT___cache_wdata_T_2[3U]) 
                                    & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U]) 
                                   | ((IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data 
                                               >> 0x20U)) 
                                      & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U])));
                        } else {
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                                = (IData)((((QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))));
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                                = (IData)(((((QData)((IData)(
                                                             vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U])) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U]))) 
                                           >> 0x20U));
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
                                = (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data);
                            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
                                = (IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data 
                                           >> 0x20U));
                        }
                    } else {
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
                            = (IData)(vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data);
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
                            = (IData)((vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data 
                                       >> 0x20U));
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] = 0U;
                        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] = 0U;
                    }
                }
                if ((1U & (~ ((((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)) 
                                | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11))) 
                               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)) 
                              | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___T_13)))))) {
                    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
                        = (3U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt) 
                                 - (IData)(1U)));
                    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata 
                        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)
                            ? (((QData)((IData)(vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U])))
                            : (((QData)((IData)(vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U])) 
                                << 0x20U) | (QData)((IData)(
                                                            vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U]))));
                }
                if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9) 
                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11))) {
                    __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
                        = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12)) 
                           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___T_13) 
                              | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast)));
                }
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
                    = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk4__DOT___GEN_7) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish));
                __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
                    = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9) 
                        & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_16)) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish));
            }
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
                = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_0) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)
                       ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_18) 
                          | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write)))));
        if ((1U & (~ ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)))))) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
                = (1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit)
                          ? (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0))
                          : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_4)
                              ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T)
                              : (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T))));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
            = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write))) 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit) 
               | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid);
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
                       | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)
                    : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
                       & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
            = (((- (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write))) 
                & vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit) 
               | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid);
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
                       | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)
                    : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
                       & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)));
        }
        if ((1U & (~ (((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
                       | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2))) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_1))))) {
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr 
                = ((vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
                    << 0xaU) | (QData)((IData)(((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index) 
                                                << 4U))));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
            = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
                     & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                         ? (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit)) 
                             | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_3))) 
                            | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid))
                         : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)
                             ? (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_10)) 
                                 | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_io_DCache_bus_r_bits_rlast))) 
                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid))
                             : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid))))));
        if ((1U & (~ ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1) 
                        | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2))) 
                       | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__or_hit)) 
                      | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_3)))))) {
            vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr 
                = ((((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))
                      ? (((QData)((IData)(vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U])))
                      : (((QData)((IData)(vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U])) 
                          << 0x20U) | (QData)((IData)(
                                                      vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U])))) 
                    << 0xaU) | (QData)((IData)(((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index) 
                                                << 4U))));
        }
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_2) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)
                       ? (((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_11)) 
                           | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_12))) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid)))));
        __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
            = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_1)) 
               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_2)
                   ? ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_2) 
                      | (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready))
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_9)
                       ? ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___T_16)) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready))
                       : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___GEN_4) 
                          & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready)))));
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation) {
            __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_0)
                    ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                       | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__hit_2)
                        ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                           & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                        : ((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T) 
                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_2_T)))
                            ? ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___LRU_2_T))
                                ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                                : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                            : ((1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT___tag_valid_0_T))
                                ? (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   & (~ vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit))
                                : (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
                                   | vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__unnamedblk1__DOT__chose_bit)))));
        }
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram0_dirty;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_sram2_dirty;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[0U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[1U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[2U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U] 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata[3U];
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_w_ready 
            = __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_valid 
                = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__valid;
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__reg_cpu_addr 
                = vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr;
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_difftest_inst 
                = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_inst;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___T_2 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___io_bus_valid_T) 
               & ((0U != (vlSelf->riscv_soc__DOT__core__DOT___execute_io_bus_bits_addr 
                          >> 0x1fU)) ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready)
                   : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar_1__DOT__not_clint)
                       ? (IData)(vlSelf->riscv_soc__DOT__core__DOT__cross_bar__DOT___io_bus2_ready_T_4)
                       : (IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready))));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___T_2;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0) 
                   | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready));
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1 
                = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state)) 
                         | (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___T_2))));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0U] 
                    = (IData)(vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata);
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[1U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[2U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 8U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[3U] 
                    = (IData)(((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                >> 8U) >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[4U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 0x10U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[5U] 
                    = (IData)(((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                >> 0x10U) >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[6U] 
                    = (IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                               >> 0x18U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[7U] 
                    = (IData)(((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                >> 0x18U) >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[8U] 
                    = (IData)((QData)((IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                               >> 0x20U))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[9U] 
                    = (IData)(((QData)((IData)((vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                >> 0x20U))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xaU] 
                    = (IData)((QData)((IData)((0xffffffU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                          >> 0x28U))))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xbU] 
                    = (IData)(((QData)((IData)((0xffffffU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                           >> 0x28U))))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xcU] 
                    = (IData)((QData)((IData)((0xffffU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                          >> 0x30U))))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xdU] 
                    = (IData)(((QData)((IData)((0xffffU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                           >> 0x30U))))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xeU] 
                    = (IData)((QData)((IData)((0xffU 
                                               & (IData)(
                                                         (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                          >> 0x38U))))));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[0xfU] 
                    = (IData)(((QData)((IData)((0xffU 
                                                & (IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_wb_bits_rdata 
                                                           >> 0x38U))))) 
                               >> 0x20U));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                    = (((QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[
                                        (((IData)(0x3fU) 
                                          + (0x1c0U 
                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr) 
                                                << 6U))) 
                                         >> 5U)])) 
                        << 0x20U) | (QData)((IData)(
                                                    vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT___GEN_2[
                                                    (0xeU 
                                                     & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr) 
                                                        << 1U))])));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data 
                    = ((0x18U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                        ? (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data))
                        : ((8U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                            ? (((QData)((IData)((- (IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                                                                       >> 0x1fU))))))) 
                                << 0x20U) | (QData)((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data)))
                            : ((0x14U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                ? (QData)((IData)((0xffffU 
                                                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data))))
                                : ((4U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                    ? (((- (QData)((IData)(
                                                           (1U 
                                                            & (IData)(
                                                                      (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                                                                       >> 0xfU)))))) 
                                        << 0x10U) | (QData)((IData)(
                                                                    (0xffffU 
                                                                     & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data)))))
                                    : ((0x10U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                        ? (QData)((IData)(
                                                          (0xffU 
                                                           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data))))
                                        : ((0U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                            ? (((- (QData)((IData)(
                                                                   (1U 
                                                                    & (IData)(
                                                                              (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data 
                                                                               >> 7U)))))) 
                                                << 8U) 
                                               | (QData)((IData)(
                                                                 (0xffU 
                                                                  & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data)))))
                                            : ((0xcU 
                                                == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType))
                                                ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT__unnamedblk3__DOT__mem_r_data
                                                : 0ULL)))))));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
                    = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w)));
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
                    = (1U & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en));
            }
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid));
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_1) 
                   & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__unnamedblk1__DOT___GEN_0 = 0U;
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
                = (1U & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid)));
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__mem_exu__io_valid) {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr;
                __Vtemp_h71d6e46b__0[0U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data);
                __Vtemp_h71d6e46b__0[1U] = (IData)(
                                                   (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__rs2_data 
                                                    >> 0x20U));
                __Vtemp_h71d6e46b__0[2U] = 0U;
                __Vtemp_h71d6e46b__0[3U] = 0U;
                VL_SHIFTL_WWI(127,127,6, __Vtemp_h9199e895__0, __Vtemp_h71d6e46b__0, 
                              (0x38U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr) 
                                        << 3U)));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata 
                    = (((QData)((IData)(__Vtemp_h9199e895__0[1U])) 
                        << 0x20U) | (QData)((IData)(
                                                    __Vtemp_h9199e895__0[0U])));
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT___GEN;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__w_mem_en;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid = 1U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_difftest_peripheral 
                    = (0ULL == (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__mem_addr 
                                >> 0x1fU));
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state = 1U;
            } else {
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wdata = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_wstrb = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_result_data = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_difftest_peripheral = 0U;
                __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state = 0U;
            }
            __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en = 0U;
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_exuType;
        vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_is_w;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_valid;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_bus_addr;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ls_state;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_w_rs_en;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready 
            = __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mem_exu__DOT__reg_ready;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__time_irq 
            = (((vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
                 <= vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime) 
                & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
                           >> 3U))) & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mie 
                                               >> 7U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__soft_irq 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip) 
                & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
                           >> 3U))) & (IData)((vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mie 
                                               >> 3U)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___reg_valid_next_pc_T 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__time_irq) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__soft_irq)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_is_except));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_time_irq 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__time_irq;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_is_soft_irq 
            = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT__soft_irq;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___reg_valid_next_pc_T)
                ? (0xfffffffffffffffcULL & (((0x305U 
                                              == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)) 
                                             & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T))
                                             ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data
                                             : vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec))
                : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T)
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T
                    : ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc)
                        ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_next_pc
                        : 0ULL)));
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_valid_next_pc 
            = (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___reg_valid_next_pc_T) 
                | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T)) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc));
    }
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtimecmp;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_mtime;
    vlSelf->riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip 
        = __Vdly__riscv_soc__DOT__core__DOT__clint_de__DOT__reg_msip;
    __Vtemp_h1f0000fe__0[0U] = (IData)((((QData)((IData)(
                                                         (0xffU 
                                                          & (- (IData)(
                                                                       (1U 
                                                                        & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                           >> 7U))))))) 
                                         << 0x38U) 
                                        | (((QData)((IData)(
                                                            (0xffU 
                                                             & (- (IData)(
                                                                          (1U 
                                                                           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                              >> 6U))))))) 
                                            << 0x30U) 
                                           | (((QData)((IData)(
                                                               (0xffU 
                                                                & (- (IData)(
                                                                             (1U 
                                                                              & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 5U))))))) 
                                               << 0x28U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & (- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 4U))))))) 
                                                  << 0x20U) 
                                                 | (QData)((IData)(
                                                                   (((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 3U)))) 
                                                                     << 0x18U) 
                                                                    | ((0xff0000U 
                                                                        & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 2U)))) 
                                                                           << 0x10U)) 
                                                                       | ((0xff00U 
                                                                           & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 1U)))) 
                                                                              << 8U)) 
                                                                          | (0xffU 
                                                                             & (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb)))))))))))))));
    __Vtemp_h1f0000fe__0[1U] = (IData)(((((QData)((IData)(
                                                          (0xffU 
                                                           & (- (IData)(
                                                                        (1U 
                                                                         & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                            >> 7U))))))) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             (0xffU 
                                                              & (- (IData)(
                                                                           (1U 
                                                                            & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                               >> 6U))))))) 
                                             << 0x30U) 
                                            | (((QData)((IData)(
                                                                (0xffU 
                                                                 & (- (IData)(
                                                                              (1U 
                                                                               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 5U))))))) 
                                                << 0x28U) 
                                               | (((QData)((IData)(
                                                                   (0xffU 
                                                                    & (- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 4U))))))) 
                                                   << 0x20U) 
                                                  | (QData)((IData)(
                                                                    (((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 3U)))) 
                                                                      << 0x18U) 
                                                                     | ((0xff0000U 
                                                                         & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 2U)))) 
                                                                            << 0x10U)) 
                                                                        | ((0xff00U 
                                                                            & ((- (IData)(
                                                                                (1U 
                                                                                & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                                                >> 1U)))) 
                                                                               << 8U)) 
                                                                           | (0xffU 
                                                                              & (- (IData)(
                                                                                (1U 
                                                                                & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb)))))))))))))) 
                                        >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[0U] 
        = __Vtemp_h1f0000fe__0[0U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[1U] 
        = __Vtemp_h1f0000fe__0[1U];
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[2U] 
        = (((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                              >> 0xbU)))) << 0x18U) 
           | ((0xff0000U & ((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                              >> 0xaU)))) 
                            << 0x10U)) | ((0xff00U 
                                           & ((- (IData)(
                                                         (1U 
                                                          & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                             >> 9U)))) 
                                              << 8U)) 
                                          | (0xffU 
                                             & (- (IData)(
                                                          (1U 
                                                           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                              >> 8U))))))));
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask[3U] 
        = (((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                              >> 0xfU)))) << 0x18U) 
           | ((0xff0000U & ((- (IData)((1U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                              >> 0xeU)))) 
                            << 0x10U)) | ((0xff00U 
                                           & ((- (IData)(
                                                         (1U 
                                                          & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                             >> 0xdU)))) 
                                              << 8U)) 
                                          | (0xffU 
                                             & (- (IData)(
                                                          (1U 
                                                           & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb) 
                                                              >> 0xcU))))))));
    vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_b_valid 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->riscv_soc__DOT___core_io_axi_bus_w_bits_wlast));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc = 0ULL;
    } else {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___T 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___alu_exu_io_valid_T_2) 
               & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready));
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__unnamedblk1__DOT___T) {
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__br_valid) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid = 1U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                    = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____VdfgTmp_h0b2f13a9__0;
            } else {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid = 0U;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_mispredict 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc = 0ULL;
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_taken = 0U;
            }
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_next_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T;
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_valid = 0U;
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_0 
        = (3U & (((0U == (0x1eU & ((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                            >> 3U)) 
                                   << 1U))) ? 0U : 
                  (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[
                   (((IData)(1U) + (0x7eU & ((IData)(
                                                     (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                      >> 3U)) 
                                             << 1U))) 
                    >> 5U)] << ((IData)(0x20U) - (0x1eU 
                                                  & ((IData)(
                                                             (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                                              >> 3U)) 
                                                     << 1U))))) 
                 | (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[
                    (3U & ((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                    >> 3U)) >> 4U))] 
                    >> (0x1eU & ((IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_br_pc 
                                          >> 3U)) << 1U)))));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data = 0ULL;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram5__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram7__DOT__Q[3U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data 
            = vlSelf->riscv_soc__DOT__axi_ram__DOT___mem_rdata;
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write) {
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[3U] = 0U;
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U] = 0U;
        } else {
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram5__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram5__DOT___GEN_0[3U];
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram4__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram4__DOT___GEN_0[3U];
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write) {
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U] = 0U;
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U] = 0U;
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[2U] = 0U;
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[3U] = 0U;
        } else {
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[0U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT___GEN_0[0U];
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[1U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT___GEN_0[1U];
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[2U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT___GEN_0[2U];
            vlSelf->riscv_soc__DOT__sram7__DOT__Q[3U] 
                = vlSelf->riscv_soc__DOT__sram7__DOT___GEN_0[3U];
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram0_write 
        = ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag)) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U] = 0U;
    } else if (vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write) {
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U] = 0U;
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U] = 0U;
    } else {
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[0U] = 
            vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[0U];
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[1U] = 
            vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[1U];
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[2U] = 
            vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[2U];
        vlSelf->riscv_soc__DOT__sram6__DOT__Q[3U] = 
            vlSelf->riscv_soc__DOT__sram6__DOT___GEN_0[3U];
    }
    vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__is_sram2_write 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write) 
           & (IData)(vlSelf->riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_inst = 0U;
        __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mscratch = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval = 0ULL;
    } else {
        if (vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage1__DOT__ready) {
            vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage0__DOT__reg_addr 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        }
        vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
            = __Vdly__riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
            vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_inst 
                = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__ibuf__DOT___GEN_4;
        }
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq 
            = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_time_irq) 
               | (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_soft_irq));
        vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2 
            = (1U & ((~ (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq)) 
                     & (~ (IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except))));
        if (vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                = (0x1800ULL | ((0xffffffffffffff77ULL 
                                 & vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus) 
                                | (QData)((IData)((0x80U 
                                                   & ((IData)(
                                                              (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                                                               >> 3U)) 
                                                      << 7U))))));
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc;
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause 
                = (QData)((IData)((0x1fU & (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exception))));
        } else if (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq) {
            __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                = (0x1800ULL | ((0xffffffffffffff77ULL 
                                 & vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus) 
                                | (QData)((IData)((0x80U 
                                                   & ((IData)(
                                                              (vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                                                               >> 3U)) 
                                                      << 7U))))));
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc 
                = ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except)
                    ? vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc
                    : vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc);
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause 
                = (0x8000000000000000ULL | (QData)((IData)(
                                                           (3U 
                                                            | ((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_time_irq) 
                                                               << 2U)))));
        } else {
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                 & (0x300U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
                __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                 & (0x341U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
                vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mepc 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
            if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                 & (0x342U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
                vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mcause 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
            }
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2)) 
             & (0x304U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mie 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2)) 
             & (0x305U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtvec 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
        if ((((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
              & (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT___T_2)) 
             & (0x340U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mscratch 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
        if (((IData)(vlSelf->riscv_soc__DOT__core__DOT___execute_io_csr_except_is_except) 
             | (IData)(vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__unnamedblk1__DOT__irq))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval = 0ULL;
        } else if (((IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___io_csr_valid_T) 
                    & (0x343U == (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr)))) {
            vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mtval 
                = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data;
        }
    }
    vlSelf->riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus 
        = __Vdly__riscv_soc__DOT__core__DOT__commit__DOT__csr_reg__DOT__reg_mstatus;
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_fetch_cpu_data_bits_data 
        = ((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                   >> 0x1fU)) ? vlSelf->riscv_soc__DOT__core__DOT__i_cache__DOT__cache_stage2__DOT__reg_rdata
            : vlSelf->riscv_soc__DOT__axi_ram__DOT__reg_r_data);
    __Vtemp_hb695e77c__0[0U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[0U];
    __Vtemp_hb695e77c__0[1U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[1U];
    __Vtemp_hb695e77c__0[2U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[2U];
    __Vtemp_hb695e77c__0[3U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_48[3U];
    __Vtemp_hb695e77c__0[4U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[0U];
    __Vtemp_hb695e77c__0[5U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[1U];
    __Vtemp_hb695e77c__0[6U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[2U];
    __Vtemp_hb695e77c__0[7U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_49[3U];
    __Vtemp_hb695e77c__0[8U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[0U];
    __Vtemp_hb695e77c__0[9U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[1U];
    __Vtemp_hb695e77c__0[0xaU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[2U];
    __Vtemp_hb695e77c__0[0xbU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_50[3U];
    __Vtemp_hb695e77c__0[0xcU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[0U];
    __Vtemp_hb695e77c__0[0xdU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[1U];
    __Vtemp_hb695e77c__0[0xeU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[2U];
    __Vtemp_hb695e77c__0[0xfU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_51[3U];
    __Vtemp_hb695e77c__0[0x10U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[0U];
    __Vtemp_hb695e77c__0[0x11U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[1U];
    __Vtemp_hb695e77c__0[0x12U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[2U];
    __Vtemp_hb695e77c__0[0x13U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_52[3U];
    __Vtemp_hb695e77c__0[0x14U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[0U];
    __Vtemp_hb695e77c__0[0x15U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[1U];
    __Vtemp_hb695e77c__0[0x16U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[2U];
    __Vtemp_hb695e77c__0[0x17U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_53[3U];
    __Vtemp_hb695e77c__0[0x18U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[0U];
    __Vtemp_hb695e77c__0[0x19U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[1U];
    __Vtemp_hb695e77c__0[0x1aU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[2U];
    __Vtemp_hb695e77c__0[0x1bU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_54[3U];
    __Vtemp_hb695e77c__0[0x1cU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[0U];
    __Vtemp_hb695e77c__0[0x1dU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[1U];
    __Vtemp_hb695e77c__0[0x1eU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[2U];
    __Vtemp_hb695e77c__0[0x1fU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_55[3U];
    __Vtemp_hb695e77c__0[0x20U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[0U];
    __Vtemp_hb695e77c__0[0x21U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[1U];
    __Vtemp_hb695e77c__0[0x22U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[2U];
    __Vtemp_hb695e77c__0[0x23U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_56[3U];
    __Vtemp_hb695e77c__0[0x24U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[0U];
    __Vtemp_hb695e77c__0[0x25U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[1U];
    __Vtemp_hb695e77c__0[0x26U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[2U];
    __Vtemp_hb695e77c__0[0x27U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_57[3U];
    __Vtemp_hb695e77c__0[0x28U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[0U];
    __Vtemp_hb695e77c__0[0x29U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[1U];
    __Vtemp_hb695e77c__0[0x2aU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[2U];
    __Vtemp_hb695e77c__0[0x2bU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_58[3U];
    __Vtemp_hb695e77c__0[0x2cU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[0U];
    __Vtemp_hb695e77c__0[0x2dU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[1U];
    __Vtemp_hb695e77c__0[0x2eU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[2U];
    __Vtemp_hb695e77c__0[0x2fU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_59[3U];
    __Vtemp_hb695e77c__0[0x30U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[0U];
    __Vtemp_hb695e77c__0[0x31U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[1U];
    __Vtemp_hb695e77c__0[0x32U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[2U];
    __Vtemp_hb695e77c__0[0x33U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_60[3U];
    __Vtemp_hb695e77c__0[0x34U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[0U];
    __Vtemp_hb695e77c__0[0x35U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[1U];
    __Vtemp_hb695e77c__0[0x36U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[2U];
    __Vtemp_hb695e77c__0[0x37U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_61[3U];
    __Vtemp_hb695e77c__0[0x38U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[0U];
    __Vtemp_hb695e77c__0[0x39U] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[1U];
    __Vtemp_hb695e77c__0[0x3aU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[2U];
    __Vtemp_hb695e77c__0[0x3bU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_62[3U];
    __Vtemp_hb695e77c__0[0x3cU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[0U];
    __Vtemp_hb695e77c__0[0x3dU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[1U];
    __Vtemp_hb695e77c__0[0x3eU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[2U];
    __Vtemp_hb695e77c__0[0x3fU] = vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_63[3U];
    VL_CONCAT_WWW(2176,2048,128, __Vtemp_hd59c5b9e__0, __Vtemp_hb695e77c__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_47);
    VL_CONCAT_WWW(2304,2176,128, __Vtemp_hb745194b__0, __Vtemp_hd59c5b9e__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_46);
    VL_CONCAT_WWW(2432,2304,128, __Vtemp_h8b2f5410__0, __Vtemp_hb745194b__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_45);
    VL_CONCAT_WWW(2560,2432,128, __Vtemp_h92ba4d22__0, __Vtemp_h8b2f5410__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_44);
    VL_CONCAT_WWW(2688,2560,128, __Vtemp_hc8fe18ee__0, __Vtemp_h92ba4d22__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_43);
    VL_CONCAT_WWW(2816,2688,128, __Vtemp_hc01b7c43__0, __Vtemp_hc8fe18ee__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_42);
    VL_CONCAT_WWW(2944,2816,128, __Vtemp_hda9e4d73__0, __Vtemp_hc01b7c43__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_41);
    VL_CONCAT_WWW(3072,2944,128, __Vtemp_h97dc6d38__0, __Vtemp_hda9e4d73__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_40);
    VL_CONCAT_WWW(3200,3072,128, __Vtemp_h207c9b84__0, __Vtemp_h97dc6d38__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_39);
    VL_CONCAT_WWW(3328,3200,128, __Vtemp_hfc2c9564__0, __Vtemp_h207c9b84__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_38);
    VL_CONCAT_WWW(3456,3328,128, __Vtemp_h3dde2c75__0, __Vtemp_hfc2c9564__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_37);
    VL_CONCAT_WWW(3584,3456,128, __Vtemp_h1382fd96__0, __Vtemp_h3dde2c75__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_36);
    VL_CONCAT_WWW(3712,3584,128, __Vtemp_h05bffbc0__0, __Vtemp_h1382fd96__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_35);
    VL_CONCAT_WWW(3840,3712,128, __Vtemp_hde166281__0, __Vtemp_h05bffbc0__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_34);
    VL_CONCAT_WWW(3968,3840,128, __Vtemp_h4298c7f5__0, __Vtemp_hde166281__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_33);
    VL_CONCAT_WWW(4096,3968,128, __Vtemp_h754cb906__0, __Vtemp_h4298c7f5__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_32);
    VL_CONCAT_WWW(4224,4096,128, __Vtemp_h6ff622eb__0, __Vtemp_h754cb906__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_31);
    VL_CONCAT_WWW(4352,4224,128, __Vtemp_h65afb051__0, __Vtemp_h6ff622eb__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_30);
    VL_CONCAT_WWW(4480,4352,128, __Vtemp_h20c5cc9e__0, __Vtemp_h65afb051__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_29);
    VL_CONCAT_WWW(4608,4480,128, __Vtemp_h826877a9__0, __Vtemp_h20c5cc9e__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_28);
    VL_CONCAT_WWW(4736,4608,128, __Vtemp_hba3fc1ca__0, __Vtemp_h826877a9__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_27);
    VL_CONCAT_WWW(4864,4736,128, __Vtemp_h35302663__0, __Vtemp_hba3fc1ca__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_26);
    VL_CONCAT_WWW(4992,4864,128, __Vtemp_h0efa846c__0, __Vtemp_h35302663__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_25);
    VL_CONCAT_WWW(5120,4992,128, __Vtemp_h7b818fbf__0, __Vtemp_h0efa846c__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_24);
    VL_CONCAT_WWW(5248,5120,128, __Vtemp_h98c4287b__0, __Vtemp_h7b818fbf__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_23);
    VL_CONCAT_WWW(5376,5248,128, __Vtemp_h29549d14__0, __Vtemp_h98c4287b__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_22);
    VL_CONCAT_WWW(5504,5376,128, __Vtemp_hd45d034e__0, __Vtemp_h29549d14__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_21);
    VL_CONCAT_WWW(5632,5504,128, __Vtemp_h4fc1f600__0, __Vtemp_hd45d034e__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_20);
    VL_CONCAT_WWW(5760,5632,128, __Vtemp_hdd388217__0, __Vtemp_h4fc1f600__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_19);
    VL_CONCAT_WWW(5888,5760,128, __Vtemp_hb21eb058__0, __Vtemp_hdd388217__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_18);
    VL_CONCAT_WWW(6016,5888,128, __Vtemp_hd6cf3314__0, __Vtemp_hb21eb058__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_17);
    VL_CONCAT_WWW(6144,6016,128, __Vtemp_h264b3bf1__0, __Vtemp_hd6cf3314__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_16);
    VL_CONCAT_WWW(6272,6144,128, __Vtemp_h7ed60991__0, __Vtemp_h264b3bf1__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_15);
    VL_CONCAT_WWW(6400,6272,128, __Vtemp_hf733e858__0, __Vtemp_h7ed60991__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_14);
    VL_CONCAT_WWW(6528,6400,128, __Vtemp_h2c13b1f4__0, __Vtemp_hf733e858__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_13);
    VL_CONCAT_WWW(6656,6528,128, __Vtemp_ha28efad3__0, __Vtemp_h2c13b1f4__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_12);
    VL_CONCAT_WWW(6784,6656,128, __Vtemp_h1950c338__0, __Vtemp_ha28efad3__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_11);
    VL_CONCAT_WWW(6912,6784,128, __Vtemp_h9367f3c5__0, __Vtemp_h1950c338__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_10);
    VL_CONCAT_WWW(7040,6912,128, __Vtemp_hd02c1d29__0, __Vtemp_h9367f3c5__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_9);
    VL_CONCAT_WWW(7168,7040,128, __Vtemp_h6c698981__0, __Vtemp_hd02c1d29__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_8);
    VL_CONCAT_WWW(7296,7168,128, __Vtemp_hc444c29d__0, __Vtemp_h6c698981__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_7);
    VL_CONCAT_WWW(7424,7296,128, __Vtemp_he32d4da3__0, __Vtemp_hc444c29d__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_6);
    VL_CONCAT_WWW(7552,7424,128, __Vtemp_h72afa95f__0, __Vtemp_he32d4da3__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_5);
    VL_CONCAT_WWW(7680,7552,128, __Vtemp_h33e914d7__0, __Vtemp_h72afa95f__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_4);
    VL_CONCAT_WWW(7808,7680,128, __Vtemp_h1006a528__0, __Vtemp_h33e914d7__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_3);
    VL_CONCAT_WWW(7936,7808,128, __Vtemp_h2772a269__0, __Vtemp_h1006a528__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_2);
    VL_CONCAT_WWW(8064,7936,128, __Vtemp_hde47c10f__0, __Vtemp_h2772a269__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_1);
    VL_CONCAT_WWW(8192,8064,128, __Vtemp_h270355f3__0, __Vtemp_hde47c10f__0, vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__BTB_0);
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U] 
        = __Vtemp_h270355f3__0[(0xfcU & ((IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                  >> 3U)) 
                                         << 2U))];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[1U] 
        = __Vtemp_h270355f3__0[((IData)(1U) + (0xfcU 
                                               & ((IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U)) 
                                                  << 2U)))];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[2U] 
        = __Vtemp_h270355f3__0[((IData)(2U) + (0xfcU 
                                               & ((IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U)) 
                                                  << 2U)))];
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[3U] 
        = __Vtemp_h270355f3__0[((IData)(3U) + (0xfcU 
                                               & ((IData)(
                                                          (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                           >> 3U)) 
                                                  << 2U)))];
    vlSelf->riscv_soc__DOT__core__DOT___cross_bar_1_io_bus1_valid 
        = ((~ (IData)((0U != (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                              >> 0x1fU)))) & (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_bus_valid));
    __Vtemp_h35e25ae8__0[0U] = 0U;
    __Vtemp_h35e25ae8__0[1U] = 0U;
    __Vtemp_h35e25ae8__0[2U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data);
    __Vtemp_h35e25ae8__0[3U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__op_data 
                                        >> 0x20U));
    __Vtemp_h35e25ae8__0[4U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result);
    __Vtemp_h35e25ae8__0[5U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result 
                                        >> 0x20U));
    __Vtemp_h35e25ae8__0[6U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result);
    __Vtemp_h35e25ae8__0[7U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result 
                                        >> 0x20U));
    __Vtemp_h35e25ae8__0[8U] = 0U;
    __Vtemp_h35e25ae8__0[9U] = 0U;
    __Vtemp_h35e25ae8__0[0xaU] = (IData)(((0xffffffffffffffe0ULL 
                                           & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data) 
                                          | (QData)((IData)(
                                                            (0x1fU 
                                                             & vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm)))));
    __Vtemp_h35e25ae8__0[0xbU] = (IData)((((0xffffffffffffffe0ULL 
                                            & vlSelf->riscv_soc__DOT__core__DOT__execute__DOT____Vcellinp__system_exu__io_csr_data) 
                                           | (QData)((IData)(
                                                             (0x1fU 
                                                              & vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_imm)))) 
                                          >> 0x20U));
    __Vtemp_h35e25ae8__0[0xcU] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result);
    __Vtemp_h35e25ae8__0[0xdU] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__or_result 
                                          >> 0x20U));
    __Vtemp_h35e25ae8__0[0xeU] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result);
    __Vtemp_h35e25ae8__0[0xfU] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__and_result 
                                          >> 0x20U));
    if (vlSelf->reset) {
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exception = 0U;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc = 0ULL;
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data = 0ULL;
    } else {
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__ready) {
            if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_valid_next_pc) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT___system_exu_io_next_pc;
            } else if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_mispredict_T) {
                vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_next_pc 
                    = vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___io_br_info_target_next_pc_T;
            }
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_except_pc 
                = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_pc;
        }
        if (vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__system_exu__DOT__is_ret) {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr = 0x300U;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data 
                = (0x80ULL | ((0xffffffffffffff77ULL 
                               & vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus) 
                              | (QData)((IData)((8U 
                                                 & ((IData)(
                                                            (vlSelf->riscv_soc__DOT__core__DOT___commit_io_csr_pass_csr_mstatus 
                                                             >> 7U)) 
                                                    << 3U))))));
        } else {
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_addr 
                = vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_csr_addr;
            vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_csr_data 
                = (((QData)((IData)(__Vtemp_h35e25ae8__0[
                                    (((IData)(0x3fU) 
                                      + (0x1c0U & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                   << 4U))) 
                                     >> 5U)])) << 0x20U) 
                   | (QData)((IData)(__Vtemp_h35e25ae8__0[
                                     (0xeU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                              >> 1U))])));
        }
        vlSelf->riscv_soc__DOT__core__DOT__execute__DOT__reg_exception 
            = ((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                >> 2U))) ? 0xbU : (3U 
                                                   & (- (IData)(
                                                                (8U 
                                                                 == 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType) 
                                                                     >> 2U)))))));
    }
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid 
        = ((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[3U] 
            >> 0x1aU) & (((0xffffffffffffffULL & (((QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[3U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[2U])) 
                                                     >> 2U))) 
                          == ((0xfffffffffffffeULL 
                               & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                  >> 8U)) | (QData)((IData)(
                                                            (1U 
                                                             & (IData)(
                                                                       (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                                        >> 2U))))))) 
                         & (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN[
                            (((IData)(1U) + (0x7eU 
                                             & ((IData)(
                                                        (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                         >> 3U)) 
                                                << 1U))) 
                             >> 5U)] >> (0x1fU & ((IData)(1U) 
                                                  + 
                                                  (0x7eU 
                                                   & ((IData)(
                                                              (vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0 
                                                               >> 3U)) 
                                                      << 1U)))))));
    __Vtemp_h4b1eef28__0[0U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0);
    __Vtemp_h4b1eef28__0[1U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0 
                                        >> 0x20U));
    __Vtemp_h4b1eef28__0[2U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_1);
    __Vtemp_h4b1eef28__0[3U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_1 
                                        >> 0x20U));
    __Vtemp_h4b1eef28__0[4U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_2);
    __Vtemp_h4b1eef28__0[5U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_2 
                                        >> 0x20U));
    __Vtemp_h4b1eef28__0[6U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_3);
    __Vtemp_h4b1eef28__0[7U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_3 
                                        >> 0x20U));
    __Vtemp_h4b1eef28__0[8U] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_4);
    __Vtemp_h4b1eef28__0[9U] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_4 
                                        >> 0x20U));
    __Vtemp_h4b1eef28__0[0xaU] = (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_5);
    __Vtemp_h4b1eef28__0[0xbU] = (IData)((vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_5 
                                          >> 0x20U));
    vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT___br_predictor_io_pre_next_pc 
        = ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__pre_valid)
            ? ((2U == (3U & vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U]))
                ? ((5U < (IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head))
                    ? vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__RAS_0
                    : ((0x17fU >= (0x1ffU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                             << 6U)))
                        ? (((QData)((IData)(__Vtemp_h4b1eef28__0[
                                            (((IData)(0x3fU) 
                                              + (0x1ffU 
                                                 & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                    << 6U))) 
                                             >> 5U)])) 
                            << ((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                 << 6U)))
                                 ? 0x20U : ((IData)(0x40U) 
                                            - (0x1fU 
                                               & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                  << 6U))))) 
                           | (((0U == (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                << 6U)))
                                ? 0ULL : ((QData)((IData)(
                                                          __Vtemp_h4b1eef28__0[
                                                          (((IData)(0x1fU) 
                                                            + 
                                                            (0x1ffU 
                                                             & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                                << 6U))) 
                                                           >> 5U)])) 
                                          << ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                    << 6U))))) 
                              | ((QData)((IData)(__Vtemp_h4b1eef28__0[
                                                 (0xeU 
                                                  & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                                     << 1U))])) 
                                 >> (0x1fU & ((IData)(vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT__reg_head) 
                                              << 6U)))))
                        : 0ULL)) : (((QData)((IData)(
                                                     vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[2U])) 
                                     << 0x3eU) | (((QData)((IData)(
                                                                   vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[1U])) 
                                                   << 0x1eU) 
                                                  | ((QData)((IData)(
                                                                     vlSelf->riscv_soc__DOT__core__DOT__fetch__DOT__br_predictor__DOT___GEN_3[0U])) 
                                                     >> 2U))))
            : 0ULL);
}
