lib_name: bliss
cell_name: dll
pins: [ "CLK_IN", "CLK_OUT", "VDD", "VSS", "VGP", "VGN", "VPD" ]
instances:
  XDELAY:
    lib_name: bag2_digital
    cell_name: delay_line_inv_starved
    instpins:
      outb:
        direction: output
        net_name: "net1"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "CLK_OUT"
        num_bits: 1
      VN:
        direction: input
        net_name: "VPD"
        num_bits: 1
      VP:
        direction: input
        net_name: "VP"
        num_bits: 1
      in:
        direction: input
        net_name: "CLK_IN"
        num_bits: 1
  XPFD:
    lib_name: bag2_digital
    cell_name: pfd
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      DOWN:
        direction: output
        net_name: "DOWN"
        num_bits: 1
      DOWNb:
        direction: output
        net_name: "DOWNb"
        num_bits: 1
      UP:
        direction: output
        net_name: "UP"
        num_bits: 1
      UPb:
        direction: output
        net_name: "UPb"
        num_bits: 1
      CLKA:
        direction: input
        net_name: "CLK_OUT"
        num_bits: 1
      CLKB:
        direction: input
        net_name: "CLK_IN"
        num_bits: 1
  XCP:
    lib_name: bliss
    cell_name: charge_pump
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      IOUT:
        direction: output
        net_name: "VPD"
        num_bits: 1
      DOWN:
        direction: input
        net_name: "DOWN"
        num_bits: 1
      UPb:
        direction: input
        net_name: "UPb"
        num_bits: 1
      VGN:
        direction: input
        net_name: "VGN"
        num_bits: 1
      VGP:
        direction: input
        net_name: "VGP"
        num_bits: 1
  XCLF:
    lib_name: bag2_wrappers
    cell_name: cap_ideal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VPD"
        num_bits: 1
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
