#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr 24 23:42:30 2024
# Process ID: 17132
# Current directory: C:/Users/hp/Downloads/nano/Lab 9/Lab 9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4244 C:\Users\hp\Downloads\nano\Lab 9\Lab 9\Lab 9.xpr
# Log file: C:/Users/hp/Downloads/nano/Lab 9/Lab 9/vivado.log
# Journal file: C:/Users/hp/Downloads/nano/Lab 9/Lab 9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/hp/Downloads/Lab 9/Lab 9' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 900.344 ; gain = 139.957
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Add_Sub_4bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1007.191 ; gain = 79.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (3#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.664 ; gain = 122.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.664 ; gain = 122.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.664 ; gain = 122.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'S_LED[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry_out'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry_out'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[4]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[4]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[5]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[5]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[6]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[6]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Res'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Res'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.371 ; gain = 467.074
16 Infos, 37 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.371 ; gain = 467.074
set_property top TB_Add_Sub_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Add_Sub_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Add_Sub_4bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sim_1/new/TB_Add_Sub_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub_4bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7afbd1882c634727a65e46526c21fe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_4bit_behav xil_defaultlib.TB_Add_Sub_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4bit [add_sub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_add_sub_4bit
Built simulation snapshot TB_Add_Sub_4bit_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Downloads/nano/Lab -notrace
couldn't read file "C:/Users/hp/Downloads/nano/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 23:45:50 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Add_Sub_4bit_behav -key {Behavioral:sim_1:Functional:TB_Add_Sub_4bit} -tclbatch {TB_Add_Sub_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Add_Sub_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Add_Sub_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1425.496 ; gain = 14.812
set_property top NanoProcessor [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1443.344 ; gain = 10.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:34' bound to instance 'PC_0' of component 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:62]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (5#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Mux_2_way_3_bit_0' of component 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (6#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:34' bound to instance 'ROM_0' of component 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (7#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_2_way_4_bit_0' of component 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'R7_7_seg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:34' bound to instance 'R7_7_seg_0' of component 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT_0' of component 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (14#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'R7_7_seg' (15#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_0' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (16#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:74]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:88]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (17#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_1' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:240]
INFO: [Synth 8-3491] module 'Add_Sub_4bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:34' bound to instance 'Add_Sub_4bit_0' of component 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:253]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (18#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (19#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (20#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
WARNING: [Synth 8-3331] design R7_7_seg has unconnected port Clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1487.316 ; gain = 54.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1487.316 ; gain = 54.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1487.316 ; gain = 54.344
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1500.715 ; gain = 67.742
set_property top TB_NanoProcessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity R7_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sim_1/new/TB_NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_NanoProcessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7afbd1882c634727a65e46526c21fe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.R7_7_seg [r7_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4bit [add_sub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1500.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7afbd1882c634727a65e46526c21fe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.R7_7_seg [r7_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4bit [add_sub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 24 23:53:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.runs/synth_1/runme.log
[Wed Apr 24 23:53:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2078.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2078.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2127.266 ; gain = 626.551
set_property top Add_Sub_4bit [current_fileset]
update_compile_order -fileset sources_1
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2169.777 ; gain = 16.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (3#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.406 ; gain = 52.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.406 ; gain = 52.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2205.406 ; gain = 52.168
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'S_LED[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_LED[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry_out'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Carry_out'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[4]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[4]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[5]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[5]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[6]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S_7Seg[6]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Res'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Res'. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2245.137 ; gain = 91.898
set_property top TB_Add_Sub_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Add_Sub_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Add_Sub_4bit_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7afbd1882c634727a65e46526c21fe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Add_Sub_4bit_behav xil_defaultlib.TB_Add_Sub_4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Add_Sub_4bit_behav -key {Behavioral:sim_1:Functional:TB_Add_Sub_4bit} -tclbatch {TB_Add_Sub_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Add_Sub_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Add_Sub_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2245.137 ; gain = 0.000
set_property top NanoProcessor [current_fileset]
update_compile_order -fileset sources_1
set_property top TB_NanoProcessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2245.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:34' bound to instance 'PC_0' of component 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:62]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (5#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Mux_2_way_3_bit_0' of component 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (6#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:34' bound to instance 'ROM_0' of component 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (7#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (8#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_2_way_4_bit_0' of component 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (9#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:116]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-3491] module 'R7_7_seg' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:34' bound to instance 'R7_7_seg_0' of component 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-638] synthesizing module 'R7_7_seg' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT_0' of component 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (14#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'R7_7_seg' (15#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/R7_7_seg.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_0' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (16#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:74]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:88]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (17#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_1' of component 'Mux_8_way_4_bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:240]
INFO: [Synth 8-3491] module 'Add_Sub_4bit' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:34' bound to instance 'Add_Sub_4bit_0' of component 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:253]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (18#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (19#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (20#1) [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sources_1/new/NanoProcessor.vhd:46]
WARNING: [Synth 8-3331] design R7_7_seg has unconnected port Clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.137 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2245.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.016 ; gain = 9.879
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7afbd1882c634727a65e46526c21fe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.srcs/sim_1/new/TB_NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_NanoProcessor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7afbd1882c634727a65e46526c21fe60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.R7_7_seg [r7_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4bit [add_sub_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Downloads/nano/Lab 9/Lab 9/Lab 9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2255.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 00:14:27 2024...
