Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: procesador_4final.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador_4final.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador_4final"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : procesador_4final
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/npc.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/im.vhd" in Library work.
Entity <im> compiled.
Entity <im> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/uc.vhd" in Library work.
Architecture behavioral of Entity uc is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/wm.vhd" in Library work.
Architecture arqwm of Entity wm is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/rf.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/seu.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/psrmodifier.vhd" in Library work.
Architecture behavioral of Entity psr_modifier is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/psr.vhd" in Library work.
Architecture arqpsr of Entity psr is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/procesador.vhd" in Library work.
Entity <procesador_4final> compiled.
Entity <procesador_4final> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <procesador_4final> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumadOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <iM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <wm> in library <work> (architecture <arqwm>).
WARNING:Xst:2094 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/wm.vhd" line 42: Default value is ignored for signal <cocwp>.

Analyzing hierarchy for entity <rF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pSR_modifier> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pSR> in library <work> (architecture <arqpsr>).

Analyzing hierarchy for entity <aLU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <procesador_4final> in library <work> (Architecture <behavioral>).
Entity <procesador_4final> analyzed. Unit <procesador_4final> generated.

Analyzing Entity <sumadOR> in library <work> (Architecture <behavioral>).
Entity <sumadOR> analyzed. Unit <sumadOR> generated.

Analyzing Entity <nPC> in library <work> (Architecture <behavioral>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <iM> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/im.vhd" line 67: Index value(s) does not match array range, simulation mismatch.
Entity <iM> analyzed. Unit <iM> generated.

Analyzing Entity <uC> in library <work> (Architecture <behavioral>).
Entity <uC> analyzed. Unit <uC> generated.

Analyzing Entity <wm> in library <work> (Architecture <arqwm>).
WARNING:Xst:2094 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/wm.vhd" line 42: Default value is ignored for signal <cocwp>.
Entity <wm> analyzed. Unit <wm> generated.

Analyzing Entity <rF> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/rf.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/rf.vhd" line 59: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/rf.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/rf.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <miregistro>
Entity <rF> analyzed. Unit <rF> generated.

Analyzing Entity <mUX> in library <work> (Architecture <behavioral>).
Entity <mUX> analyzed. Unit <mUX> generated.

Analyzing Entity <sEU> in library <work> (Architecture <behavioral>).
Entity <sEU> analyzed. Unit <sEU> generated.

Analyzing Entity <pSR_modifier> in library <work> (Architecture <behavioral>).
Entity <pSR_modifier> analyzed. Unit <pSR_modifier> generated.

Analyzing Entity <pSR> in library <work> (Architecture <arqpsr>).
Entity <pSR> analyzed. Unit <pSR> generated.

Analyzing Entity <aLU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/alu.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Carry>
Entity <aLU> analyzed. Unit <aLU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <miregistro<0>> in unit <rF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <sumadOR>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/sumador.vhd".
    Found 32-bit adder for signal <salida>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sumadOR> synthesized.


Synthesizing Unit <nPC>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/npc.vhd".
    Found 32-bit register for signal <salida>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <iM>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/im.vhd".
WARNING:Xst:647 - Input <direccion<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 40x32-bit ROM for signal <$varindex0000> created at line 67.
    Summary:
	inferred   1 ROM(s).
Unit <iM> synthesized.


Synthesizing Unit <uC>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/uc.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salidaout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <uC> synthesized.


Synthesizing Unit <wm>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/wm.vhd".
WARNING:Xst:646 - Signal <cocwp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 3-bit latch for signal <rs1int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <rs2int>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <rdint>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ncwp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0000> created at line 109.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0001> created at line 103.
    Found 5-bit comparator greatequal for signal <rdint$cmp_ge0002> created at line 106.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0000> created at line 109.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0001> created at line 100.
    Found 5-bit comparator lessequal for signal <rdint$cmp_le0002> created at line 106.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0000> created at line 75.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0001> created at line 69.
    Found 5-bit comparator greatequal for signal <rs1int$cmp_ge0002> created at line 72.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0000> created at line 75.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0001> created at line 66.
    Found 5-bit comparator lessequal for signal <rs1int$cmp_le0002> created at line 72.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0000> created at line 93.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0001> created at line 87.
    Found 5-bit comparator greatequal for signal <rs2int$cmp_ge0002> created at line 90.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0000> created at line 93.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0001> created at line 84.
    Found 5-bit comparator lessequal for signal <rs2int$cmp_le0002> created at line 90.
    Summary:
	inferred  18 Comparator(s).
Unit <wm> synthesized.


Synthesizing Unit <rF>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/rf.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_33>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_34>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_35>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_36>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_37>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_38>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_39>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <miregistro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 58.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 59.
    Summary:
	inferred  64 Multiplexer(s).
Unit <rF> synthesized.


Synthesizing Unit <mUX>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/mux.vhd".
Unit <mUX> synthesized.


Synthesizing Unit <sEU>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/seu.vhd".
Unit <sEU> synthesized.


Synthesizing Unit <pSR_modifier>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/psrmodifier.vhd".
WARNING:Xst:647 - Input <Crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nzvc_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <pSR_modifier> synthesized.


Synthesizing Unit <pSR>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/psr.vhd".
WARNING:Xst:647 - Input <nzvc<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <carry>.
    Found 1-bit register for signal <cwp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pSR> synthesized.


Synthesizing Unit <aLU>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/alu.vhd".
    Found 32-bit adder carry in for signal <salida$addsub0000>.
    Found 32-bit subtractor for signal <salida$addsub0001> created at line 62.
    Found 32-bit subtractor for signal <salida$addsub0002> created at line 68.
    Found 32-bit xor2 for signal <salida$xor0000> created at line 98.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <aLU> synthesized.


Synthesizing Unit <procesador_4final>.
    Related source file is "D:/Desktop/PROCESADOR NUEVO/PROCESADOR4/procesador.vhd".
WARNING:Xst:1780 - Signal <crsToMux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <procesador_4final> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 40x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 4
 1-bit register                                        : 2
 32-bit register                                       : 2
# Latches                                              : 48
 1-bit latch                                           : 5
 3-bit latch                                           : 3
 32-bit latch                                          : 39
 6-bit latch                                           : 1
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <salida_6> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_7> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_8> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_9> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_10> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_11> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_12> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_13> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_14> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_15> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_16> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_17> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_18> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_19> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_20> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_21> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_22> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_23> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_24> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_25> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_26> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_27> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_28> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_29> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_30> of sequential type is unconnected in block <Inst_PC>.
WARNING:Xst:2677 - Node <salida_31> of sequential type is unconnected in block <Inst_PC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 40x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 66
 Flip-Flops                                            : 66
# Latches                                              : 48
 1-bit latch                                           : 5
 3-bit latch                                           : 3
 32-bit latch                                          : 39
 6-bit latch                                           : 1
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <procesador_4final> ...

Optimizing unit <nPC> ...

Optimizing unit <iM> ...

Optimizing unit <pSR_modifier> ...

Optimizing unit <aLU> ...

Optimizing unit <uC> ...

Optimizing unit <wm> ...

Optimizing unit <rF> ...
WARNING:Xst:1293 - FF/Latch <Inst_rF/miregistro_10_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_10_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_39_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_12_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_11_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_36_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_35_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_38_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_37_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_21_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_16_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_22_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_17_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_14_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_13_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_20_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_15_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_30_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_25_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_26_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_8_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_23_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_18_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_24_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_19_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_33_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_28_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_34_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_29_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_9_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_31_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_27_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_31> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_30> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_29> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_28> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_27> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_26> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_25> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_24> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_23> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_22> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_21> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_20> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_19> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_18> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_17> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_16> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_15> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_14> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_13> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_12> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_11> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_10> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_9> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_8> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_7> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_6> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_5> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_4> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_3> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_2> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_1> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_rF/miregistro_32_0> has a constant value of 0 in block <procesador_4final>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_psr/cwp> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_31> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_30> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_29> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_28> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_27> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_26> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_25> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_24> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_23> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_22> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_21> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_20> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_19> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_18> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_17> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_16> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_15> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_14> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_13> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_12> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_11> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_10> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_9> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_8> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_7> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_PC/salida_6> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_31> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_30> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_29> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_28> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_27> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_26> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_25> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_24> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_23> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_22> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_21> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_20> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_19> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_18> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_17> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_16> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_15> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_14> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_13> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_12> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_11> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_10> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_9> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_8> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_7> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_nPC/salida_6> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_pSR_modifier/nzvc_1> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_pSR_modifier/nzvc_2> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_pSR_modifier/nzvc_3> of sequential type is unconnected in block <procesador_4final>.
WARNING:Xst:2677 - Node <Inst_wm/ncwp> of sequential type is unconnected in block <procesador_4final>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesador_4final, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : procesador_4final.ngr
Top Level Output File Name         : procesador_4final
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 2038
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 453
#      LUT2                        : 76
#      LUT2_L                      : 28
#      LUT3                        : 70
#      LUT3_D                      : 2
#      LUT4                        : 258
#      LUT4_D                      : 29
#      LUT4_L                      : 8
#      MUXCY                       : 98
#      MUXF5                       : 486
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 9
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 253
#      FDR                         : 13
#      LD                          : 7
#      LDC                         : 224
#      LDCPE                       : 9
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      732  out of   4656    15%  
 Number of Slice Flip Flops:            253  out of   9312     2%  
 Number of 4 input LUTs:                957  out of   9312    10%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                         8  out of     24    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                             | Clock buffer(FF name)            | Load  |
-------------------------------------------------------------------------+----------------------------------+-------+
clk                                                                      | BUFGP                            | 13    |
Inst_pSR_modifier/nzvc_0_not0001(Inst_pSR_modifier/nzvc_0_not000148_f5:O)| NONE(*)(Inst_pSR_modifier/nzvc_0)| 1     |
Inst_uC/salidaout_cmp_eq0000(Inst_iM/instruccion<31>1:O)                 | NONE(*)(Inst_uC/salidaout_5)     | 6     |
Inst_wm/rs1int_cmp_ge0000(Inst_wm/rs1int_cmp_ge00001:O)                  | NONE(*)(Inst_wm/rs1int_2)        | 3     |
Inst_wm/rs2int_cmp_ge0000(Inst_wm/rs2int_cmp_ge00001:O)                  | NONE(*)(Inst_wm/rs2int_2)        | 3     |
Inst_wm/rdint_cmp_ge0000(Inst_wm/rdint_cmp_ge00001:O)                    | NONE(*)(Inst_wm/rdint_2)         | 3     |
Inst_rF/miregistro_5_cmp_eq00001(Inst_rF/miregistro_5_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_5_31) | 32    |
Inst_rF/miregistro_6_cmp_eq00001(Inst_rF/miregistro_6_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_6_31) | 32    |
Inst_rF/miregistro_7_cmp_eq00001(Inst_rF/miregistro_7_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_7_31) | 32    |
Inst_rF/miregistro_1_cmp_eq00001(Inst_rF/miregistro_1_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_1_31) | 32    |
Inst_rF/miregistro_2_cmp_eq00001(Inst_rF/miregistro_2_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_2_31) | 32    |
Inst_rF/miregistro_3_cmp_eq00001(Inst_rF/miregistro_3_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_3_31) | 32    |
Inst_rF/miregistro_4_cmp_eq00001(Inst_rF/miregistro_4_cmp_eq00001:O)     | BUFG(*)(Inst_rF/miregistro_4_31) | 32    |
-------------------------------------------------------------------------+----------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
reset                                                  | IBUF                   | 224   |
Inst_wm/rdint_0__and0000(Inst_wm/rdint_0__and00001:O)  | NONE(Inst_wm/rdint_0)  | 1     |
Inst_wm/rdint_0__and0001(Inst_wm/rdint_0__and00011:O)  | NONE(Inst_wm/rdint_0)  | 1     |
Inst_wm/rdint_1__and0000(Inst_wm/rdint_1__and00001:O)  | NONE(Inst_wm/rdint_1)  | 1     |
Inst_wm/rdint_1__and0001(Inst_wm/rdint_1__and00011:O)  | NONE(Inst_wm/rdint_1)  | 1     |
Inst_wm/rdint_2__and0000(Inst_wm/rdint_2__and00001:O)  | NONE(Inst_wm/rdint_2)  | 1     |
Inst_wm/rdint_2__and0001(Inst_wm/rdint_2__and00011:O)  | NONE(Inst_wm/rdint_2)  | 1     |
Inst_wm/rs1int_0__and0000(Inst_wm/rs1int_0__and00001:O)| NONE(Inst_wm/rs1int_0) | 1     |
Inst_wm/rs1int_0__and0001(Inst_wm/rs1int_0__and00011:O)| NONE(Inst_wm/rs1int_0) | 1     |
Inst_wm/rs1int_1__and0000(Inst_wm/rs1int_1__and00001:O)| NONE(Inst_wm/rs1int_1) | 1     |
Inst_wm/rs1int_1__and0001(Inst_wm/rs1int_1__and00011:O)| NONE(Inst_wm/rs1int_1) | 1     |
Inst_wm/rs1int_2__and0000(Inst_wm/rs1int_2__and00001:O)| NONE(Inst_wm/rs1int_2) | 1     |
Inst_wm/rs1int_2__and0001(Inst_wm/rs1int_2__and00011:O)| NONE(Inst_wm/rs1int_2) | 1     |
Inst_wm/rs2int_0__and0000(Inst_wm/rs2int_0__and00001:O)| NONE(Inst_wm/rs2int_0) | 1     |
Inst_wm/rs2int_0__and0001(Inst_wm/rs2int_0__and00011:O)| NONE(Inst_wm/rs2int_0) | 1     |
Inst_wm/rs2int_1__and0000(Inst_wm/rs2int_1__and00001:O)| NONE(Inst_wm/rs2int_1) | 1     |
Inst_wm/rs2int_1__and0001(Inst_wm/rs2int_1__and00011:O)| NONE(Inst_wm/rs2int_1) | 1     |
Inst_wm/rs2int_2__and0000(Inst_wm/rs2int_2__and00001:O)| NONE(Inst_wm/rs2int_2) | 1     |
Inst_wm/rs2int_2__and0001(Inst_wm/rs2int_2__and00011:O)| NONE(Inst_wm/rs2int_2) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.218ns (Maximum Frequency: 75.654MHz)
   Minimum input arrival time before clock: 19.267ns
   Maximum output required time after clock: 18.842ns
   Maximum combinational path delay: 18.178ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.670ns (frequency: 272.480MHz)
  Total number of paths / destination ports: 27 / 12
-------------------------------------------------------------------------
Delay:               3.670ns (Levels of Logic = 6)
  Source:            Inst_nPC/salida_1 (FF)
  Destination:       Inst_nPC/salida_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nPC/salida_1 to Inst_nPC/salida_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_nPC/salida_1 (Inst_nPC/salida_1)
     LUT1:I0->O            1   0.704   0.000  Inst_sumadOR/Madd_salida_cy<1>_rt (Inst_sumadOR/Madd_salida_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_sumadOR/Madd_salida_cy<1> (Inst_sumadOR/Madd_salida_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumadOR/Madd_salida_cy<2> (Inst_sumadOR/Madd_salida_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumadOR/Madd_salida_cy<3> (Inst_sumadOR/Madd_salida_cy<3>)
     MUXCY:CI->O           0   0.059   0.000  Inst_sumadOR/Madd_salida_cy<4> (Inst_sumadOR/Madd_salida_cy<4>)
     XORCY:CI->O           1   0.804   0.000  Inst_sumadOR/Madd_salida_xor<5> (sumadorToNPC<5>)
     FDR:D                     0.308          Inst_nPC/salida_5
    ----------------------------------------
    Total                      3.670ns (3.048ns logic, 0.622ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_5_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_5_0 (LATCH)
  Destination:       Inst_rF/miregistro_5_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_5_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_5_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_5_0 to Inst_rF/miregistro_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_5_0 (Inst_rF/miregistro_5_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_9_f5_0_rt (Inst_rF/Mmux__varindex0001_9_f5_0_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_9_f5_0 (Inst_rF/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6 (Inst_rF/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_5_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_6_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_6_0 (LATCH)
  Destination:       Inst_rF/miregistro_6_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_6_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_6_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_6_0 to Inst_rF/miregistro_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_6_0 (Inst_rF/miregistro_6_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_9_f5_rt (Inst_rF/Mmux__varindex0001_9_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_9_f5 (Inst_rF/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f6 (Inst_rF/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_6_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_7_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_7_0 (LATCH)
  Destination:       Inst_rF/miregistro_7_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_7_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_7_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_7_0 to Inst_rF/miregistro_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_7_0 (Inst_rF/miregistro_7_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_8_f5_rt (Inst_rF/Mmux__varindex0001_8_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_8_f5 (Inst_rF/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f6 (Inst_rF/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_7_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_1_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_1_0 (LATCH)
  Destination:       Inst_rF/miregistro_1_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_1_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_1_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_1_0 to Inst_rF/miregistro_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_1_0 (Inst_rF/miregistro_1_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_10_f5_1_rt (Inst_rF/Mmux__varindex0001_10_f5_1_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_10_f5_1 (Inst_rF/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_9_f6 (Inst_rF/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f7 (Inst_rF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_1_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_2_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_2_0 (LATCH)
  Destination:       Inst_rF/miregistro_2_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_2_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_2_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_2_0 to Inst_rF/miregistro_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_2_0 (Inst_rF/miregistro_2_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_10_f5_0_rt (Inst_rF/Mmux__varindex0001_10_f5_0_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_10_f5_0 (Inst_rF/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6_0 (Inst_rF/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f7 (Inst_rF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_2_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_3_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_3_0 (LATCH)
  Destination:       Inst_rF/miregistro_3_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_3_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_3_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_3_0 to Inst_rF/miregistro_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_3_0 (Inst_rF/miregistro_3_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_9_f5_1_rt (Inst_rF/Mmux__varindex0001_9_f5_1_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_9_f5_1 (Inst_rF/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6_0 (Inst_rF/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f7 (Inst_rF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_3_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_rF/miregistro_4_cmp_eq00001'
  Clock period: 13.218ns (frequency: 75.654MHz)
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Delay:               13.218ns (Levels of Logic = 42)
  Source:            Inst_rF/miregistro_4_0 (LATCH)
  Destination:       Inst_rF/miregistro_4_31 (LATCH)
  Source Clock:      Inst_rF/miregistro_4_cmp_eq00001 falling
  Destination Clock: Inst_rF/miregistro_4_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_4_0 to Inst_rF/miregistro_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_4_0 (Inst_rF/miregistro_4_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_10_f5_rt (Inst_rF/Mmux__varindex0001_10_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_10_f5 (Inst_rF/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6 (Inst_rF/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_4_31
    ----------------------------------------
    Total                     13.218ns (10.635ns logic, 2.583ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.687ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_psr/carry (FF)
  Destination Clock: clk rising

  Data Path: reset to Inst_psr/carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.434  reset_IBUF (reset_IBUF)
     LUT2:I1->O            1   0.704   0.420  Inst_psr/carry_or00001 (Inst_psr/carry_or0000)
     FDR:R                     0.911          Inst_psr/carry
    ----------------------------------------
    Total                      4.687ns (2.833ns logic, 1.854ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_pSR_modifier/nzvc_0_not0001'
  Total number of paths / destination ports: 34629 / 1
-------------------------------------------------------------------------
Offset:              19.267ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_pSR_modifier/nzvc_0 (LATCH)
  Destination Clock: Inst_pSR_modifier/nzvc_0_not0001 falling

  Data Path: reset to Inst_pSR_modifier/nzvc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<29> (Inst_aLU/salida_addsub0001<29>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<29>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<29>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<29> (Inst_aLU/Msub_salida_addsub0002_cy<29>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<30> (Inst_aLU/salida_addsub0002<30>)
     LUT4:I3->O            9   0.704   0.824  Inst_aLU/salida<30>98 (salida_30_OBUF)
     LUT4:I3->O            1   0.704   0.424  Inst_pSR_modifier/nzvc_0_or0000112_SW0 (N118)
     LUT4:I3->O            1   0.704   0.499  Inst_pSR_modifier/nzvc_0_or0000112 (Inst_pSR_modifier/nzvc_0_or0000112)
     LUT4:I1->O            2   0.704   0.447  Inst_pSR_modifier/nzvc_0_or0000264 (Inst_pSR_modifier/nzvc_0_or0000)
     MUXF5:S->O            1   0.739   0.000  Inst_pSR_modifier/nzvc_0_mux0003111 (Inst_pSR_modifier/nzvc_0_mux0003)
     LD:D                      0.308          Inst_pSR_modifier/nzvc_0
    ----------------------------------------
    Total                     19.267ns (12.789ns logic, 6.478ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_uC/salidaout_cmp_eq0000'
  Total number of paths / destination ports: 35 / 6
-------------------------------------------------------------------------
Offset:              7.678ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       Inst_uC/salidaout_2 (LATCH)
  Destination Clock: Inst_uC/salidaout_cmp_eq0000 falling

  Data Path: reset to Inst_uC/salidaout_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.359  reset_IBUF (reset_IBUF)
     LUT4:I3->O            1   0.704   0.424  Inst_iM/instruccion<19>_SW0 (N17)
     LUT4:I3->O            3   0.704   0.610  Inst_iM/instruccion<19> (imToURS<19>)
     LUT4:I1->O            4   0.704   0.622  Inst_uC/salidaout_mux0001<0>1 (Inst_uC/salidaout_mux0001<0>)
     LUT4:I2->O            1   0.704   0.000  Inst_uC/salidaout_mux0001<3>11 (Inst_uC/salidaout_mux0001<3>1)
     MUXF5:I0->O           1   0.321   0.000  Inst_uC/salidaout_mux0001<3>1_f5 (Inst_uC/salidaout_mux0001<3>)
     LD:D                      0.308          Inst_uC/salidaout_2
    ----------------------------------------
    Total                      7.678ns (4.663ns logic, 3.015ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_wm/rs1int_cmp_ge0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_wm/rs1int_2 (LATCH)
  Destination Clock: Inst_wm/rs1int_cmp_ge0000 falling

  Data Path: reset to Inst_wm/rs1int_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.704   0.622  Inst_iM/instruccion<18>_SW0 (N111)
     LUT4:I0->O            3   0.704   0.531  Inst_wm/rs1int_cmp_le00001 (Inst_wm/rs1int_cmp_le0000)
     LDCPE:GE                  0.555          Inst_wm/rs1int_2
    ----------------------------------------
    Total                      5.864ns (3.181ns logic, 2.683ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_wm/rs2int_cmp_ge0000'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              4.919ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_wm/rs2int_0 (LATCH)
  Destination Clock: Inst_wm/rs2int_cmp_ge0000 falling

  Data Path: reset to Inst_wm/rs2int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.000  Inst_iM/instruccion<0>129 (imToURS<0>)
     LDCPE:D                   0.308          Inst_wm/rs2int_0
    ----------------------------------------
    Total                      4.919ns (2.934ns logic, 1.985ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_wm/rdint_cmp_ge0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.442ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Inst_wm/rdint_2 (LATCH)
  Destination Clock: Inst_wm/rdint_cmp_ge0000 falling

  Data Path: reset to Inst_wm/rdint_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.434  reset_IBUF (reset_IBUF)
     LUT3:I1->O            3   0.704   0.531  Inst_wm/rdint_cmp_le00001 (Inst_wm/rdint_cmp_le0000)
     LDCPE:GE                  0.555          Inst_wm/rdint_2
    ----------------------------------------
    Total                      4.442ns (2.477ns logic, 1.965ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_5_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_5_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_5_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_5_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_6_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_6_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_6_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_6_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_7_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_7_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_7_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_7_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_1_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_1_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_1_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_1_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_2_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_2_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_2_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_2_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_3_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_3_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_3_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_3_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_rF/miregistro_4_cmp_eq00001'
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Offset:              14.281ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_rF/miregistro_4_31 (LATCH)
  Destination Clock: Inst_rF/miregistro_4_cmp_eq00001 falling

  Data Path: reset to Inst_rF/miregistro_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.000  Inst_aLU/salida<31>98 (salida_31_OBUF)
     LDC:D                     0.308          Inst_rF/miregistro_4_31
    ----------------------------------------
    Total                     14.281ns (9.997ns logic, 4.284ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_uC/salidaout_cmp_eq0000'
  Total number of paths / destination ports: 1531 / 32
-------------------------------------------------------------------------
Offset:              13.415ns (Levels of Logic = 37)
  Source:            Inst_uC/salidaout_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_uC/salidaout_cmp_eq0000 falling

  Data Path: Inst_uC/salidaout_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              19   0.676   1.164  Inst_uC/salidaout_0 (Inst_uC/salidaout_0)
     LUT4:I1->O            2   0.704   0.622  Inst_aLU/salida_mux000011 (Inst_aLU/N109)
     LUT3:I0->O            1   0.704   0.420  Inst_aLU/salida_mux00002 (Inst_aLU/salida_mux0000)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<0> (Inst_aLU/Madd_salida_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<1> (Inst_aLU/Madd_salida_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<2> (Inst_aLU/Madd_salida_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<3> (Inst_aLU/Madd_salida_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<4> (Inst_aLU/Madd_salida_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<5> (Inst_aLU/Madd_salida_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<6> (Inst_aLU/Madd_salida_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<7> (Inst_aLU/Madd_salida_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<8> (Inst_aLU/Madd_salida_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<9> (Inst_aLU/Madd_salida_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<10> (Inst_aLU/Madd_salida_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<11> (Inst_aLU/Madd_salida_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<12> (Inst_aLU/Madd_salida_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<13> (Inst_aLU/Madd_salida_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<14> (Inst_aLU/Madd_salida_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<15> (Inst_aLU/Madd_salida_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<16> (Inst_aLU/Madd_salida_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<17> (Inst_aLU/Madd_salida_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<18> (Inst_aLU/Madd_salida_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<19> (Inst_aLU/Madd_salida_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<20> (Inst_aLU/Madd_salida_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<21> (Inst_aLU/Madd_salida_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<22> (Inst_aLU/Madd_salida_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<23> (Inst_aLU/Madd_salida_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<24> (Inst_aLU/Madd_salida_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<25> (Inst_aLU/Madd_salida_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<26> (Inst_aLU/Madd_salida_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<27> (Inst_aLU/Madd_salida_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<28> (Inst_aLU/Madd_salida_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<29> (Inst_aLU/Madd_salida_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_aLU/Madd_salida_addsub0000_cy<30> (Inst_aLU/Madd_salida_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Madd_salida_addsub0000_xor<31> (Inst_aLU/salida_addsub0000<31>)
     LUT4:I3->O            1   0.704   0.455  Inst_aLU/salida<31>72 (Inst_aLU/salida<31>72)
     LUT4:I2->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     13.415ns (9.397ns logic, 4.018ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_wm/rs1int_cmp_ge0000'
  Total number of paths / destination ports: 94892 / 32
-------------------------------------------------------------------------
Offset:              16.696ns (Levels of Logic = 40)
  Source:            Inst_wm/rs1int_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_wm/rs1int_cmp_ge0000 falling

  Data Path: Inst_wm/rs1int_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q          128   0.676   1.293  Inst_wm/rs1int_0 (Inst_wm/rs1int_0)
     MUXF6:S->O            1   0.850   0.000  Inst_rF/Mmux__varindex0000_7_f6 (Inst_rF/Mmux__varindex0000_7_f6)
     MUXF7:I1->O           1   0.521   0.455  Inst_rF/Mmux__varindex0000_6_f7 (Inst_rF/Mmux__varindex0000_6_f7)
     LUT4:I2->O            4   0.704   0.762  Inst_rF/crs1<0>1 (rfToalup1<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     16.696ns (12.382ns logic, 4.314ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_4_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_4_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_4_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_4_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_4_0 (Inst_rF/miregistro_4_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_10_f5_rt (Inst_rF/Mmux__varindex0001_10_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_10_f5 (Inst_rF/Mmux__varindex0001_10_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6 (Inst_rF/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_5_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_5_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_5_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_5_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_5_0 (Inst_rF/miregistro_5_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_9_f5_0_rt (Inst_rF/Mmux__varindex0001_9_f5_0_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_9_f5_0 (Inst_rF/Mmux__varindex0001_9_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6 (Inst_rF/Mmux__varindex0001_8_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_6_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_6_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_6_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_6_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_6_0 (Inst_rF/miregistro_6_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_9_f5_rt (Inst_rF/Mmux__varindex0001_9_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_9_f5 (Inst_rF/Mmux__varindex0001_9_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f6 (Inst_rF/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_7_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_7_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_7_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_7_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_7_0 (Inst_rF/miregistro_7_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_8_f5_rt (Inst_rF/Mmux__varindex0001_8_f5_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_8_f5 (Inst_rF/Mmux__varindex0001_8_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f6 (Inst_rF/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_1_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_1_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_1_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_1_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_1_0 (Inst_rF/miregistro_1_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_10_f5_1_rt (Inst_rF/Mmux__varindex0001_10_f5_1_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_10_f5_1 (Inst_rF/Mmux__varindex0001_10_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_9_f6 (Inst_rF/Mmux__varindex0001_9_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f7 (Inst_rF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_2_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_2_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_2_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_2_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_2_0 (Inst_rF/miregistro_2_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_10_f5_0_rt (Inst_rF/Mmux__varindex0001_10_f5_0_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_10_f5_0 (Inst_rF/Mmux__varindex0001_10_f51)
     MUXF6:I0->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6_0 (Inst_rF/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f7 (Inst_rF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_rF/miregistro_3_cmp_eq00001'
  Total number of paths / destination ports: 20723 / 32
-------------------------------------------------------------------------
Offset:              17.115ns (Levels of Logic = 43)
  Source:            Inst_rF/miregistro_3_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_rF/miregistro_3_cmp_eq00001 falling

  Data Path: Inst_rF/miregistro_3_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.622  Inst_rF/miregistro_3_0 (Inst_rF/miregistro_3_0)
     LUT1:I0->O            1   0.704   0.000  Inst_rF/Mmux__varindex0001_9_f5_1_rt (Inst_rF/Mmux__varindex0001_9_f5_1_rt)
     MUXF5:I0->O           1   0.321   0.000  Inst_rF/Mmux__varindex0001_9_f5_1 (Inst_rF/Mmux__varindex0001_9_f52)
     MUXF6:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_8_f6_0 (Inst_rF/Mmux__varindex0001_8_f61)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_7_f7 (Inst_rF/Mmux__varindex0001_7_f7)
     MUXF8:I0->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.115ns (13.599ns logic, 3.516ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 102449 / 32
-------------------------------------------------------------------------
Offset:              18.842ns (Levels of Logic = 39)
  Source:            Inst_PC/salida_2 (FF)
  Destination:       salida<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/salida_2 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             31   0.591   1.437  Inst_PC/salida_2 (Inst_PC/salida_2)
     LUT3:I0->O            7   0.704   0.787  Inst_iM/Mrom__varindex0000621 (Inst_iM/N281)
     LUT4:I1->O            1   0.704   0.455  Inst_iM/instruccion<2>_SW1 (N34)
     LUT4:I2->O            6   0.704   0.844  Inst_iM/instruccion<2> (imToURS<2>)
     LUT2:I0->O            1   0.704   0.595  Inst_mUX/salida<2>1_SW0 (N71)
     LUT4:I0->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<2> (Inst_aLU/Msub_salida_addsub0001_lut<2>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     18.842ns (12.920ns logic, 5.922ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_wm/rs2int_cmp_ge0000'
  Total number of paths / destination ports: 50169 / 32
-------------------------------------------------------------------------
Offset:              17.090ns (Levels of Logic = 41)
  Source:            Inst_wm/rs2int_0 (LATCH)
  Destination:       salida<31> (PAD)
  Source Clock:      Inst_wm/rs2int_cmp_ge0000 falling

  Data Path: Inst_wm/rs2int_0 to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q          128   0.676   1.293  Inst_wm/rs2int_0 (Inst_wm/rs2int_0)
     MUXF6:S->O            1   0.850   0.000  Inst_rF/Mmux__varindex0001_7_f6 (Inst_rF/Mmux__varindex0001_7_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_rF/Mmux__varindex0001_6_f7 (Inst_rF/Mmux__varindex0001_6_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_rF/Mmux__varindex0001_5_f8 (Inst_rF/Mmux__varindex0001_5_f8)
     LUT4_D:I3->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     17.090ns (12.903ns logic, 4.187ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 29983 / 32
-------------------------------------------------------------------------
Delay:               18.178ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       salida<31> (PAD)

  Data Path: reset to salida<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           325   1.218   1.530  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_iM/instruccion<0>126 (Inst_iM/instruccion<0>126)
     LUT4:I2->O            4   0.704   0.762  Inst_iM/instruccion<0>129 (imToURS<0>)
     LUT4_D:I0->O          4   0.704   0.666  Inst_mUX/salida<0>1 (muxToAlu<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_aLU/Msub_salida_addsub0001_lut<0> (Inst_aLU/Msub_salida_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_aLU/Msub_salida_addsub0001_cy<0> (Inst_aLU/Msub_salida_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<1> (Inst_aLU/Msub_salida_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<2> (Inst_aLU/Msub_salida_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<3> (Inst_aLU/Msub_salida_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<4> (Inst_aLU/Msub_salida_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<5> (Inst_aLU/Msub_salida_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<6> (Inst_aLU/Msub_salida_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<7> (Inst_aLU/Msub_salida_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<8> (Inst_aLU/Msub_salida_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<9> (Inst_aLU/Msub_salida_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<10> (Inst_aLU/Msub_salida_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<11> (Inst_aLU/Msub_salida_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<12> (Inst_aLU/Msub_salida_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<13> (Inst_aLU/Msub_salida_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<14> (Inst_aLU/Msub_salida_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<15> (Inst_aLU/Msub_salida_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<16> (Inst_aLU/Msub_salida_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<17> (Inst_aLU/Msub_salida_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<18> (Inst_aLU/Msub_salida_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<19> (Inst_aLU/Msub_salida_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<20> (Inst_aLU/Msub_salida_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<21> (Inst_aLU/Msub_salida_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<22> (Inst_aLU/Msub_salida_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<23> (Inst_aLU/Msub_salida_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<24> (Inst_aLU/Msub_salida_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<25> (Inst_aLU/Msub_salida_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<26> (Inst_aLU/Msub_salida_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<27> (Inst_aLU/Msub_salida_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<28> (Inst_aLU/Msub_salida_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_aLU/Msub_salida_addsub0001_cy<29> (Inst_aLU/Msub_salida_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_aLU/Msub_salida_addsub0001_xor<30> (Inst_aLU/salida_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_aLU/Msub_salida_addsub0002_lut<30>_INV_0 (Inst_aLU/Msub_salida_addsub0002_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_aLU/Msub_salida_addsub0002_cy<30> (Inst_aLU/Msub_salida_addsub0002_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_aLU/Msub_salida_addsub0002_xor<31> (Inst_aLU/salida_addsub0002<31>)
     LUT4:I3->O           11   0.704   0.933  Inst_aLU/salida<31>98 (salida_31_OBUF)
     OBUF:I->O                 3.272          salida_31_OBUF (salida<31>)
    ----------------------------------------
    Total                     18.178ns (12.961ns logic, 5.217ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.19 secs
 
--> 

Total memory usage is 440124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2194 (   0 filtered)
Number of infos    :    8 (   0 filtered)

