{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from scipy import signal, constants, optimize\n",
    "%matplotlib inline\n",
    "np.set_printoptions(precision=3)\n",
    "\n",
    "import math\n",
    "import migen\n",
    "from migen import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "-107.95880017344075"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "20*np.log10(4e-6)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 459,
   "metadata": {},
   "outputs": [],
   "source": [
    "from migen import *\n",
    "\n",
    "# CIC interpolation filter implementation\n",
    "#\n",
    "# * Designed with an eye on efficient use of resources, especially on ice40\n",
    "# * multi-channel time-domain-multuplexing, pipelined\n",
    "# * Using a wide BRAM for channel stage data storage\n",
    "# * one output sample per clock cycle\n",
    "#    (minimum output sample period per channel: number of channels)\n",
    "\n",
    "# TODO\n",
    "# [x] proper reset sequencing\n",
    "# [x] check ice40 ebr mapping/mask\n",
    "# [x] resource usage (clock domain (spi 2x16ch or word 3x11ch))\n",
    "# [ ] Fastino integration\n",
    "# [x] per channel interpolation rates\n",
    "# [x] bypass for rate change and fast bursting\n",
    "# ([ ] pipe draining: not possible/not required)\n",
    "# ([ ] non-power-of-two number of channels: not necessary)\n",
    "# ([ ] rate change/reset sequencing with output integrator\n",
    "#     forced update: not necessary)\n",
    "# ([ ] possibly n-by-m channels (iter-by-parallel) and a single BRAM:\n",
    "#     not necessary)\n",
    "\n",
    "\n",
    "class CIC(Module):\n",
    "    def __init__(self, width=16, rate_width=16, order=3, channels=4):\n",
    "        \"\"\"\n",
    "        width: input and output data width in bits including sign bit\n",
    "        rate_width: rate ratio register width\n",
    "        order: polynomial order (3 for cubic interpolation),\n",
    "            CIC terminology order is `order + 1`\n",
    "        channels: number of channels, must be power of two (currently,\n",
    "            for easy wrapping)\n",
    "        \"\"\"\n",
    "        # Current input sample for the given channel\n",
    "        self.x = Signal((width, True), reset_less=True)\n",
    "        # Input sample valid\n",
    "        self.stb = Signal()\n",
    "        # Clear combs and integrators to establish new rate for current channel.\n",
    "        # This settles and bypasses the filter for `order` input samples\n",
    "        # using the previous input sample. In bypass while settling\n",
    "        # the gain is exactly 1.\n",
    "        # This module needs a reset on all channels after a clock domain reset.\n",
    "        self.reset = Signal()\n",
    "        # Rate ratio is `r_output/r_input = rate + 1`\n",
    "        # Only change `rate` when applying `reset` as well.\n",
    "        self.rate = Signal(rate_width)\n",
    "        # Output right shift to compensate filter gain\n",
    "        # The overall filter gain is `(rate + 1) << order`\n",
    "        # gain_shift should be `ceil(order * log2(rate + 1))`\n",
    "        # Thus to ensure overall gain of 1 choose rates that are powers\n",
    "        # of two.\n",
    "        self.shift = Signal(max=order*rate_width + 1)\n",
    "\n",
    "        # current channel\n",
    "        self.xi = Signal(max=channels)\n",
    "        # input sample acknowledged\n",
    "        self.ack = Signal()\n",
    "\n",
    "        # output sample for given output channel\n",
    "        self.y = Signal((width, True), reset_less=True)\n",
    "        # output channel\n",
    "        self.yi = Signal(max=channels)\n",
    "\n",
    "        ###\n",
    "\n",
    "        # channel counter\n",
    "        channel = Signal(max=channels)\n",
    "        self.sync += [\n",
    "            channel.eq(channel + 1),\n",
    "            If(channel == channels - 1,\n",
    "                channel.eq(0),\n",
    "            ),\n",
    "        ]\n",
    "        self.comb += [\n",
    "            self.xi.eq(channel),\n",
    "            # pipeline latency, # TODO: modulo\n",
    "            self.yi.eq(channel - 2*order - 1),\n",
    "        ]\n",
    "\n",
    "        # Memory and ports to work on. This is a pipelined CIC.\n",
    "        layout = [\n",
    "            # output sample counter per input sample\n",
    "            (\"i_rate\", rate_width),\n",
    "            # bypass input sample counter\n",
    "            (\"i_bypass\", log2_int(order, need_pow2=False)),\n",
    "            # input memory to ensure constancy over one output sample\n",
    "            # and to support bypass\n",
    "            (\"x\", (width, True)),\n",
    "        ]\n",
    "        # See Hogenauer 1981 for bitgrowth\n",
    "        # Comb stages\n",
    "        for n in range(order):\n",
    "            layout.append(\n",
    "                (\"c{}\".format(n), (width + n, True)))\n",
    "        # Integrator stages\n",
    "        for n in range(order):\n",
    "            layout.append(\n",
    "                (\"i{}\".format(n),\n",
    "                (width + order + (rate_width - 1)*(n + 1), True)))\n",
    "        read = Record(layout)\n",
    "        write = Record(layout, reset_less=True)\n",
    "        we = Signal(len(layout), reset_less=True)\n",
    "\n",
    "        mem = Memory(len(read), channels)\n",
    "        mem_r = mem.get_port()\n",
    "        mem_w = mem.get_port(write_capable=True, we_granularity=1)\n",
    "        self.specials += mem, mem_r, mem_w\n",
    "        self.comb += [\n",
    "            read.raw_bits().eq(mem_r.dat_r),\n",
    "            mem_w.dat_w.eq(write.raw_bits()),\n",
    "            mem_r.adr.eq(mem_w.adr + 2),  # TODO: modulo if not power of two\n",
    "            mem_w.adr.eq(channel),\n",
    "            mem_w.we.eq(Cat(\n",
    "                Replicate(we[i], len(sig))\n",
    "                for i, (sig, _) in enumerate(write.iter_flat()))),\n",
    "        ]\n",
    "\n",
    "        # state flags\n",
    "        do_bypass = Signal()\n",
    "        rate_done = Signal()\n",
    "        self.comb += [\n",
    "            rate_done.eq(read.i_rate == 0),\n",
    "            do_bypass.eq(read.i_bypass != 0),\n",
    "            self.ack.eq(rate_done & ~(do_bypass | self.reset)),\n",
    "        ]\n",
    "\n",
    "        # shift registers to ripple along the comb and integrator stages\n",
    "        shift_sr = [Signal(max=order*rate_width + 1, reset_less=True)\n",
    "            for _ in range(2*order)]\n",
    "        bypass_sr = Signal(2*order, reset_less=True)\n",
    "        x_sr = [Signal((width, True), reset_less=True) for _ in range(2*order)]\n",
    "        self.sync += [\n",
    "            Cat(shift_sr).eq(Cat(self.shift, shift_sr)),\n",
    "            bypass_sr.eq(Cat(do_bypass | self.reset, bypass_sr)),\n",
    "            Cat(x_sr).eq(Cat(read.x, x_sr)),\n",
    "        ]\n",
    "\n",
    "        self.sync += [\n",
    "            # rate counter updates\n",
    "            write.i_rate.eq(read.i_rate - 1),\n",
    "            If(rate_done | self.reset,\n",
    "                write.i_rate.eq(self.rate),\n",
    "            ),\n",
    "            we[0].eq(1),\n",
    "\n",
    "            # bypass counter updates\n",
    "            write.i_bypass.eq(read.i_bypass - 1),\n",
    "            If(self.reset,\n",
    "                write.i_bypass.eq(order),\n",
    "            ),\n",
    "            we[1].eq(self.reset | (do_bypass & rate_done)),\n",
    "\n",
    "            # x memory updates\n",
    "            write.x.eq(self.x),\n",
    "            we[2].eq(self.stb & self.ack),\n",
    "\n",
    "            # write-enable ripples through combs\n",
    "            we[3:3 + order].eq(Cat(rate_done | self.reset, we[3:])),\n",
    "            # integrators always write\n",
    "            we[3 + order:].eq(Replicate(1, order)),\n",
    "        ]\n",
    "\n",
    "        # comb+integrator memory reset\n",
    "        rst = Signal(2*order)\n",
    "        rst_sr = Signal(2*order - 1, reset_less=True)\n",
    "        # ripple through comb and integrator stages\n",
    "        self.comb += [\n",
    "            rst.eq(Cat(self.reset, rst_sr)),\n",
    "        ]\n",
    "        self.sync += [\n",
    "            rst_sr.eq(rst),\n",
    "        ]\n",
    "\n",
    "        # Data path\n",
    "        # For the integrators for a given channel, read is 2 cycles ahead of\n",
    "        # write. The cycles are:\n",
    "        #   0: read addr; 1: integ_r and delta, 2; integ_w write-back\n",
    "        #   and next delta\n",
    "        # This fixes the address offset also for the comb stages.\n",
    "        # For the combs there would usually only be one cycle:\n",
    "        #   0: read addr; 1: comb_r, old z, and comb_w write-back; 2: new z\n",
    "        # Thus add one delay register at the write port to match the integrator\n",
    "        # read-write pointer spacing:\n",
    "        #   0: read addr; 1: comb_r, old z, and z1 store, 2: new z\n",
    "        #   and comb_w write-back\n",
    "\n",
    "        z = read.x\n",
    "        # comb stages\n",
    "        for n in range(order):\n",
    "            cr = getattr(read, \"c{}\".format(n))\n",
    "            cw = getattr(write, \"c{}\".format(n))\n",
    "            z1 = Signal((len(cw) + 1, True), reset_less=True)\n",
    "            self.sync += [\n",
    "                cw.eq(z),\n",
    "                z1.eq(z - cr),\n",
    "                If(rst[n],\n",
    "                    cw.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = z1\n",
    "        # integrator stages\n",
    "        for n in range(order):\n",
    "            ir = getattr(read, \"i{}\".format(n))\n",
    "            iw = getattr(write, \"i{}\".format(n))\n",
    "            self.sync += [\n",
    "                iw.eq(ir + z),\n",
    "                If(rst[order + n],\n",
    "                    iw.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = iw\n",
    "        # output stage\n",
    "        self.sync += [\n",
    "            self.y.eq(z >> shift_sr[-1]),\n",
    "            If(bypass_sr[-1],\n",
    "               self.y.eq(x_sr[-1]),\n",
    "            )\n",
    "        ]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 460,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "14.5"
      ]
     },
     "execution_count": 460,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "(16+17+18 + 34+49+64 + 16 + 16 + 2)/16"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 461,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg signed [15:0] cic_x = 16'sd0;\n",
      "reg cic_stb = 1'd0;\n",
      "reg cic_reset = 1'd0;\n",
      "reg [15:0] cic_rate = 16'd0;\n",
      "reg [5:0] cic_shift = 6'd0;\n",
      "wire [1:0] cic_xi;\n",
      "wire cic_ack;\n",
      "reg signed [15:0] cic_y = 16'sd0;\n",
      "wire [1:0] cic_yi;\n",
      "reg [1:0] cic_channel = 2'd0;\n",
      "wire [15:0] cic_read_i_rate;\n",
      "wire [1:0] cic_read_i_bypass;\n",
      "wire signed [15:0] cic_read_x;\n",
      "wire signed [15:0] cic_read_c0;\n",
      "wire signed [16:0] cic_read_c1;\n",
      "wire signed [17:0] cic_read_c2;\n",
      "wire signed [33:0] cic_read_i0;\n",
      "wire signed [48:0] cic_read_i1;\n",
      "wire signed [63:0] cic_read_i2;\n",
      "reg [15:0] cic_write_i_rate = 16'd0;\n",
      "reg [1:0] cic_write_i_bypass = 2'd0;\n",
      "reg signed [15:0] cic_write_x = 16'sd0;\n",
      "reg signed [15:0] cic_write_c0 = 16'sd0;\n",
      "reg signed [16:0] cic_write_c1 = 17'sd0;\n",
      "reg signed [17:0] cic_write_c2 = 18'sd0;\n",
      "reg signed [33:0] cic_write_i0 = 34'sd0;\n",
      "reg signed [48:0] cic_write_i1 = 49'sd0;\n",
      "reg signed [63:0] cic_write_i2 = 64'sd0;\n",
      "reg [8:0] cic_we = 9'd0;\n",
      "wire [1:0] cic_mem_r_adr;\n",
      "wire [231:0] cic_mem_r_dat_r;\n",
      "wire [1:0] cic_mem_w_adr;\n",
      "wire [231:0] cic_mem_w_dat_r;\n",
      "wire [231:0] cic_mem_w_we;\n",
      "wire [231:0] cic_mem_w_dat_w;\n",
      "wire cic_do_bypass;\n",
      "wire cic_rate_done;\n",
      "reg [5:0] cic_shift_sr0 = 6'd0;\n",
      "reg [5:0] cic_shift_sr1 = 6'd0;\n",
      "reg [5:0] cic_shift_sr2 = 6'd0;\n",
      "reg [5:0] cic_shift_sr3 = 6'd0;\n",
      "reg [5:0] cic_shift_sr4 = 6'd0;\n",
      "reg [5:0] cic_shift_sr5 = 6'd0;\n",
      "reg [5:0] cic_bypass_sr = 6'd0;\n",
      "reg signed [15:0] cic_x_sr0 = 16'sd0;\n",
      "reg signed [15:0] cic_x_sr1 = 16'sd0;\n",
      "reg signed [15:0] cic_x_sr2 = 16'sd0;\n",
      "reg signed [15:0] cic_x_sr3 = 16'sd0;\n",
      "reg signed [15:0] cic_x_sr4 = 16'sd0;\n",
      "reg signed [15:0] cic_x_sr5 = 16'sd0;\n",
      "wire [5:0] cic_rst;\n",
      "reg [4:0] cic_rst_sr = 5'd0;\n",
      "reg signed [16:0] cic_z10 = 17'sd0;\n",
      "reg signed [17:0] cic_z11 = 18'sd0;\n",
      "reg signed [18:0] cic_z12 = 19'sd0;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign cic_xi = cic_channel;\n",
      "assign cic_yi = ((cic_channel - 3'd6) - 1'd1);\n",
      "assign {cic_read_i2, cic_read_i1, cic_read_i0, cic_read_c2, cic_read_c1, cic_read_c0, cic_read_x, cic_read_i_bypass, cic_read_i_rate} = cic_mem_r_dat_r;\n",
      "assign cic_mem_w_dat_w = {cic_write_i2, cic_write_i1, cic_write_i0, cic_write_c2, cic_write_c1, cic_write_c0, cic_write_x, cic_write_i_bypass, cic_write_i_rate};\n",
      "assign cic_mem_r_adr = (cic_mem_w_adr + 2'd2);\n",
      "assign cic_mem_w_adr = cic_channel;\n",
      "assign cic_mem_w_we = {{64{cic_we[8]}}, {49{cic_we[7]}}, {34{cic_we[6]}}, {18{cic_we[5]}}, {17{cic_we[4]}}, {16{cic_we[3]}}, {16{cic_we[2]}}, {2{cic_we[1]}}, {16{cic_we[0]}}};\n",
      "assign cic_rate_done = (cic_read_i_rate == 1'd0);\n",
      "assign cic_do_bypass = (cic_read_i_bypass != 1'd0);\n",
      "assign cic_ack = (cic_rate_done & (~(cic_do_bypass | cic_reset)));\n",
      "assign cic_rst = {cic_rst_sr, cic_reset};\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tcic_channel <= (cic_channel + 1'd1);\n",
      "\tif ((cic_channel == 2'd3)) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\tend\n",
      "\t{cic_shift_sr5, cic_shift_sr4, cic_shift_sr3, cic_shift_sr2, cic_shift_sr1, cic_shift_sr0} <= {cic_shift_sr5, cic_shift_sr4, cic_shift_sr3, cic_shift_sr2, cic_shift_sr1, cic_shift_sr0, cic_shift};\n",
      "\tcic_bypass_sr <= {cic_bypass_sr, (cic_do_bypass | cic_reset)};\n",
      "\t{cic_x_sr5, cic_x_sr4, cic_x_sr3, cic_x_sr2, cic_x_sr1, cic_x_sr0} <= {cic_x_sr5, cic_x_sr4, cic_x_sr3, cic_x_sr2, cic_x_sr1, cic_x_sr0, cic_read_x};\n",
      "\tcic_write_i_rate <= (cic_read_i_rate - 1'd1);\n",
      "\tif ((cic_rate_done | cic_reset)) begin\n",
      "\t\tcic_write_i_rate <= cic_rate;\n",
      "\tend\n",
      "\tcic_we[0] <= 1'd1;\n",
      "\tcic_write_i_bypass <= (cic_read_i_bypass - 1'd1);\n",
      "\tif (cic_reset) begin\n",
      "\t\tcic_write_i_bypass <= 2'd3;\n",
      "\tend\n",
      "\tcic_we[1] <= (cic_reset | (cic_do_bypass & cic_rate_done));\n",
      "\tcic_write_x <= cic_x;\n",
      "\tcic_we[2] <= (cic_stb & cic_ack);\n",
      "\tcic_we[5:3] <= {cic_we[8:3], (cic_rate_done | cic_reset)};\n",
      "\tcic_we[8:6] <= {3{1'd1}};\n",
      "\tcic_rst_sr <= cic_rst;\n",
      "\tcic_write_c0 <= cic_read_x;\n",
      "\tcic_z10 <= (cic_read_x - cic_read_c0);\n",
      "\tif (cic_rst[0]) begin\n",
      "\t\tcic_write_c0 <= 1'd0;\n",
      "\tend\n",
      "\tcic_write_c1 <= cic_z10;\n",
      "\tcic_z11 <= (cic_z10 - cic_read_c1);\n",
      "\tif (cic_rst[1]) begin\n",
      "\t\tcic_write_c1 <= 1'd0;\n",
      "\tend\n",
      "\tcic_write_c2 <= cic_z11;\n",
      "\tcic_z12 <= (cic_z11 - cic_read_c2);\n",
      "\tif (cic_rst[2]) begin\n",
      "\t\tcic_write_c2 <= 1'd0;\n",
      "\tend\n",
      "\tcic_write_i0 <= (cic_read_i0 + cic_z12);\n",
      "\tif (cic_rst[3]) begin\n",
      "\t\tcic_write_i0 <= 1'd0;\n",
      "\tend\n",
      "\tcic_write_i1 <= (cic_read_i1 + cic_write_i0);\n",
      "\tif (cic_rst[4]) begin\n",
      "\t\tcic_write_i1 <= 1'd0;\n",
      "\tend\n",
      "\tcic_write_i2 <= (cic_read_i2 + cic_write_i1);\n",
      "\tif (cic_rst[5]) begin\n",
      "\t\tcic_write_i2 <= 1'd0;\n",
      "\tend\n",
      "\tcic_y <= (cic_write_i2 >>> cic_shift_sr5);\n",
      "\tif (cic_bypass_sr[5]) begin\n",
      "\t\tcic_y <= cic_x_sr5;\n",
      "\tend\n",
      "\tif (sys_rst) begin\n",
      "\t\tcic_channel <= 2'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "reg [231:0] mem[0:3];\n",
      "reg [1:0] memadr;\n",
      "reg [1:0] memadr_1;\n",
      "always @(posedge sys_clk) begin\n",
      "\tmemadr <= cic_mem_r_adr;\n",
      "end\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tif (cic_mem_w_we[0])\n",
      "\t\tmem[cic_mem_w_adr][0:0] <= cic_mem_w_dat_w[0:0];\n",
      "\tif (cic_mem_w_we[1])\n",
      "\t\tmem[cic_mem_w_adr][1:1] <= cic_mem_w_dat_w[1:1];\n",
      "\tif (cic_mem_w_we[2])\n",
      "\t\tmem[cic_mem_w_adr][2:2] <= cic_mem_w_dat_w[2:2];\n",
      "\tif (cic_mem_w_we[3])\n",
      "\t\tmem[cic\n"
     ]
    }
   ],
   "source": [
    "print(str(fhdl.verilog.convert(CIC(rate_width=16, order=3, width=16)))[:5000])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 462,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "9 6\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYwAAAD4CAYAAAD//dEpAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjMuMiwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8vihELAAAACXBIWXMAAAsTAAALEwEAmpwYAAAmlklEQVR4nO3de3hc1Xnv8e87I8nYENvCGDC+YAgGAgTkWjHi5JCSQGy3J8WQ0CduSHALxMWFh6TN0zaEtuRAQm5NkxJSJ+YSLjWXlBQwaVywQ3JKEt8kbO43G3Cs2DEG2eZiY2lm3vPH3iNtSSNpyyNp9sz8Ps8zj2bWnq1Z0loz76zLXsvcHRERkYGkSp0BEREpDwoYIiISiwKGiIjEooAhIiKxKGCIiEgsNaXOwHA57LDDfPr06aXOhohIWWlpaXnd3ScWOlaxAWP69Ok0NzeXOhsiImXFzLb0dUxdUiIiEosChoiIxKKAISIisShgiIhILAoYIiISS1kFDDObZ2YvmNkmM/tiqfMjIlJNymZarZmlge8DHwVagfVmttzdnx3q13r41mvZtfZROOQ98PZbnT/rT/8IQOxjg33+cBwr5escVD+eUe++w1FnfpQZx36UvevWM2b2Bxgzc+ZQF5nIsNu7YQN7161n294X+d2WJ9h/0MG8u2t3Yt+v9ad/hLkX/9OQ/g+sXJY3N7MzgC+7+9zw8VUA7v61Qs9vbGz0A7kO4+Fbr+WIf7mbmkzQ/MrR9TObBgNS2XjHBvv84TiWlNepsRSWzeHpFDs+fAqHnTabo7LvUQCRROoMDum3+N2255l81InU3HAb3p7BKI/3a6YGdvzNnw06aJhZi7s3FjpWNi0MYDKwNfK4FTg9+gQzWwQsApg2bdoBvciutY8yOQtpwOn+07LBc1Ixjw32+cNxLDmvk8MAMjmOWPkktvJJdhhYXR2TvvQlsrv3KHhISeWDRHr8OLZffz2+v50aYCrgqV/huSS8j+IfIxu2OIawlVFOAcMKpHVrHrn7UmApBC2MA3mR+tM/QubXd0PYwsgS/jTIpoJMeDbGscE+fziOJeh1AGqy4begsOBSDtn97Wy/9jrMHWpqGH/++Yw7b74Ch4yYvRs2sOeBB9lz//14JoOb4dlstw/fbA5yKTqDRuLfrwaZNJ1dVUOlnAJGK0Gwz5sCbBvqF5l78T/xMMnrj0x6Hnqmdbz5Jr/P1XBI+z5eOaKe345/lTOeznHWU5COVGo38FwWc/D2dnb/+Mfsvv9+BQ4Zdt0CRUcH7h586FqP4BB++N55tnHIu/DWQc5xu0fzTk09R6YyHH7G2UDy3q/VPoZRA7wInA38DlgPfMrdnyn0/AMdw5Ch07JlF2tefoP6MXXcs+oHTDvoN3z09y/z7s461o2r45B34e2D4DM/d2ozwTekzmakGTZqFNN+dKuChgy5vRs28Nu/uBjfvx/Cz0APbx01cOc5xiH74O2DnNm7O3jvofu5ZcIc3hn9e9r2ncppJ3+Kj//BFGYdXV/Sv2M4VMQYhrtnzOwK4GGCVuKtfQULSYZZR9d3vqFOOPJv+e6qF7njjd9w5dSfcOHoF3l89Ci21dTwlcMP5syncpz1lFOTA3Mwd7yjgz0PPKjZVTJk8uMUHdu24e3t4N4ZKDJp+MX7jV+/P8WpY99hUibDzH37eXvs8Xw9+wmOP/kcThk/mqZjJ1RkoIijbFoYg6UWRvK0bNnFhTev4ZTs89xZez0HpbI8MXoMnz1yIu2e4b2tzh8+5Xz4qRw1nsJqaoIugkwGq6tTa0OK0tmqaG+HsG7lMhk6LMcv32/8v/en2DzFqLMabvr9Tk7bt5d3c2k+0/Elnk6fyLJLm6oiUPTXwlDAkBGV76aasf9Z3rNjDZMmTWb3xq+xZOxo1hw0ipwZJ7TCvN1TON3eS81PfwG5HKRSHHzGGRx2xeUKGjJoezds4PUbv887q1cH9SmdJvOxs1ib28x/j2/lhSmQcqfp3f0sfnMf4xuuYvv23/HWEU28NOqkqmpVVESXlFSG/Jvuwptrac98kCs2L+ev0++wOLufx488nHYzXpgCL03Zxs+37+Afa2uwjgzkcryzejV7W1rU0pBB6TVekUrhNWmur/8Nz0zKBDP2gDp3Fu/azWntWb7zqye5seNc6jalWHZp9QSLgaRKnQGpPmtefoP2TI6cw28yJ5KxWhras9y0cw9N9SeTIkWOHM8dleOpf/wEB59xBqRSkMvh7e28fuP32bthQ6n/DCkD+ZZFfrwi31J96h8/wbOTsjhOihRN9Sdz0849NLRnyVgNv86cSM6hI5NjzctvlPrPSAy1MGTENR07gbqaFB2ZHE+nT2TzH93Fie8+QcPoCSze9RyP73mRDjdqU7Wc8KFzOey9zt6WluBNr5aGxFSoZWF1dRx2xeWcMNmoe+QhOnId1FqKxaOPpuEj82DfG2w+6DSeWd5B2nPU1qRoOnZCqf+UxNAYhpREfiyjs2946zq4/VzItrNx9Biaz7iExhPOB6B5RzMf2DmW+mWPdOuDnnjllRz2l4tK/JdIUr3+w6Xs/Nd/7TYGtuvCOayf+CaNRwRd9M0v3E/j6lto2LcX0nWwcDlMnd27flYRjWFI4kSn3ALw6mOQbQfP0rBvLw2MZSPw2Uc+S3u2nbp0HTdf+LeMamnBOzqw2lrS48fx+g+XasqtdBNd4sPq6jrry64L53Dptm/RvjWoTzfNuYlLGQv79gaXSGfbg3o4dXbv+imAAoYkQMuWXbzyxjF8PFVLKkfwTW/6mTTvaKY9206OHB25DtZPfJNP/ejWzg+DHV/7Ot7erim30ik6ddbq6jjiqi92rlN2V00L7Vu76lPzjmYapp8Z1LdsO7lULf/5xjEcs2WXgkUfFDCkpPLXZrRnRnFfzZf49uy3mNwwB6bOpnFUHXXpuqCfOVVL4xGNjDm8gTEzZ/L6D5d2jmnkB8I15ba6dRvgzuXwjg6yu/d0dls2vma96hOHN8DC5fxu4yN8Yd17WLd2FHUta6rmmovBUsCQkorOmFqfOY4HDjmBy2mDx75Nw/QzuWnOTTTvaGZc3TiadwRjUg2HNzBm9geC7gYNhAt9DHDX1jJm9gcA2PjaRpp3NPN3H/g79rTvofGIRhr2t8Nj34bpZ/LAIQtYl3mh28woBYzeFDCkpKIzpmprUpx9yKtw+6eD/uR0HQ0Ll8MRjd3GMm6acxMNM2cy7Ue3drsYS0uJVKe+ps7mW5wbX9vYu/7sb++cZEG6jrPn/jvfi9RDzYwqTAFDSmrW0fUsu7Spc0bKib+9tXPwOz8I2Tx+XLexjOYdzUErY+ZMDrvi8mDKbUcHpNOdS1RrXKM69Dd1Nl/2PcfCmnc007B7T7d6duK7T7Ds0ourdmZUXAoYUnLdZqSkugYh84PfhcYy8saELY38gnK7/+M/NK5RBQotItjX8jGNRzT2rj/j23vVs1lTNTNqILoOQ5Jn67pgeuP0M2HqbKCrD3pc3biuPujDG7qd1m1xuXDuvVoalafQIoKezWK1tb3Kut96U6CeiRYflApRsC+6QNDotsicFi2sKIUWERx/wQXUHnVUr3GrOPVFetOFe1IWBrq6tmBfdI8PgG7jGj1mUEXn5Ct4lJeeu+NFZ0L1tTNjnPoCA9c76aKAIYnQdT1GjrqaVNc8+Ei3QcG+6ALGFJpB1d7O76/7SvCtVHuHl4XoFds7vvb1brvjxWk5FqwvPbqh+qx3UpAChiRC9HqMznnwqZe6TX1sWLi887qMQmMYUb1mUJkFwSKXgwJ7hwOajltC+eCQv26iszWRyXSuVNwZLMx6zYQqpOHwhu71pcdUWhYuZ83Lh/audwoYfVLAkEToeT1G07ET4NUHe02xbTjzC52BIj+g2VfwiM6g6vUt1b1b4Mjv7JdvfRx00vs6u6+Azt/RV9pIH6ukPLz77HNdwSE/iJ3vdspLpYKgn04P2DrsWS8668Zj3+5Vn5qOvbh3vZM+KWBIIvS8HmPW0fUFp9jmxR3QHDNzZucHy6jjj+/dD+4OHR04dAWRe+8NTk6len+AFUozG9ljlZoH6F4W0NmaiDv+1G+9mN67Ps2aWqDeSZ8UMCQxeq0QOnV2sNx0gamPcQc0o/LBY9x587sCRzYL6XThb7W5XO8PsEJpI32sUvNgBrW1ndNk47Qmeuq3XvRRn7QybXwKGJJsU2cXnCMfdwC8kGjg6LPfPJyS2/ltuL+0Qt+eh/NYpeUhTBuK8aQB60Uf9UniGbbrMMzsy8BngZ1h0pfc/WfhsauAS4AscKW7PxymzwJuA0YDPwM+5+5uZqOAO4BZwBvAJ9391f5eX9dhVL6BxjAORHRmTjWMHyQlD0M52WA46kU1KcmFe2HAeNvd/7lH+knA3cBs4ChgFXC8u2fNbB3wOWANQcC4wd1XmNlfAae6+2VmtgA4390/2d/rK2BUD31ACKgeDJWkXbg3H7jH3fcDr5jZJmC2mb0KjHX31QBmdgdwHrAiPOfL4fn3ATeamXmlXqYuselqXgHVg5GSGubff4WZPWlmt5pZflRpMrA18pzWMG1yeL9nerdz3D0D7AF6zX8zs0Vm1mxmzTt37ux5WMrZ1nXBtMit67olFxrklOozYD3oo/7I4BTVwjCzVcCRBQ5dDSwBrgM8/Plt4GLACjzf+0lngGNdCe5LgaUQdEkNkH1JqF5LNWxd1+uCq/zAZTGD31I5+q0HfdQfLQkyeEUFDHc/J87zzOwm4Kfhw1ZgauTwFGBbmD6lQHr0nFYzqwHGAW0HnnNJqoJLNfz2sV4XXOUDRs+reQFufupm9WNXkYK76UXL/tXe9aclN0NLghyAYRvDMLNJ7r49fHg+8HR4fzlwl5n9C8Gg9wxgXTjo/ZaZNQFrgYuA70XOWQisBi4AHtX4RWUquETIcX1fwAd0Xs2rfuzqE6vMC1ywt2ZTgXqmgDGg4Rz0/qaZNRB0Hb0K/CWAuz9jZj8GngUywOXung3PWUzXtNoV4Q3gFuDOcIC8DVgwjPmWEiq4RMjU4/q8gC/qQC7mk/IWq8wLXLDXlNulJUEOwLAFDHf/TD/Hvgp8tUB6M3BKgfR3gT8d0gxKIhVcIgRiXXCl8YzqE7vMe9SfPuuZ9EsbKElFibMzn5S/6DUXgK6/GEJJuw5DZNjkPzA0llG5Co1bXPr+S0udraow3NdhiAytGPPpdW1GZRtU+er6iyGlFoaUj36ux4jSWEZli12+MeuLxKeAIeWjwHz6Qh8A0WszxtWN6/wGqm6p8jfgNRdRMeuLxKeAIeWjwHz6vmgso/IM+jqbQdQXiUcBQ8pHPxsqFdKzr/uhzQ9pNk2Z2vjaRpY8sWRw19kMsr7IwBQwpLwMYgOcaF932tI8sOkBMrmMWhtlJt+y2J/dj+OkSMUfm9KGSUNKAUMqVnQsY9vb2/jJiz8hR472bDtLnljC4tMWK2gkWH68Ytvb22jPtncGi6ajmlR2JaKAIYlW7Iqi0XWmHtr8UGeXxppta3h8x+NqaSRUdLyiJlVDTaqGrGepTdUWFSy0Qm1xFDAksQquXHuAb/J8a2PJE0tYs22NWhoJ1nO8IutZPjHjE0w6ZFJR409DWZ+qlQKGJFbBlWuLeIM3HN7A4tMW8/iOx3u1NPLTNLWkyMjquZTLuLpxfHP9N3uNV/zJe/+k6PIY6vpUjRQwJLEKrlwbtXXdoGfA9NXSuH7t9WQ92/khVZOqYf5x8zn3vecC9FqfqmfaSB+rhDw8tPkhHtj0AB25js7/e8pS5DxX3HhFH/ViwPokA9Lig5JoffY5F3kVb76PvCPXgWHkPEeOXLfnGEZtqhag24daTaqmW5phI3qs0vIQlQ8ajlObqh38GNMA9UJjGAPT4oNStmYdXV/4jV3kVbw9rwb/5vpvdnZT5T/cHKcj1wHQ+cGWvwYgmjbSxyotD3kpUtSl6+Jdxd2XAepFn/VJYlHAkPI0BFfx5mdQAcyon9EZPJ5ve54HNj1A1rOkLQ1AJpchR67bN+R8WqFvz8N5rFLykP//zj9uPu879H1DM3akq7uHlbqkpHwdwBhGXIX2W6ik8YOk5GFYJhcMY72oBv11SSlgiIhIp/4ChvbDEBGRWBQwREQkFgUMERGJpaiAYWZ/ambPmFnOzBp7HLvKzDaZ2QtmNjeSPsvMngqP3WBmFqaPMrN7w/S1ZjY9cs5CM3spvC0sJs9SgbQNp4DqwQgodlrt08DHgR9GE83sJGABcDJwFLDKzI539yywBFgErAF+BswDVgCXALvc/TgzWwB8A/ikmR0KXAM0Ag60mNlyd99VZN6lEmgbTgHVgxFSVAvD3Z9z9xcKHJoP3OPu+939FWATMNvMJgFj3X21B9Oz7gDOi5xze3j/PuDssPUxF1jp7m1hkFhJEGRECl+oJdVH9WBEDNcYxmRga+Rxa5g2ObzfM73bOe6eAfYAE/r5XSJdF2pZWhdqVTPVgxExYJeUma0Cjixw6Gp3f7Cv0wqkeT/pB3pO9xc1W0TQ3cW0adP6yJqUoz7XANI2nAID1gOtITU0BgwY7n7OAfzeVmBq5PEUYFuYPqVAevScVjOrAcYBbWH6WT3O+WUfeV0KLIXgwr0DyLck0ID7GGgbToE+64H2wRg6w9UltRxYEM58OgaYAaxz9+3AW2bWFI5PXAQ8GDknPwPqAuDRcJzjYWCOmdWbWT0wJ0yTKlFoHwORuFR/hk5Rs6TM7Hzge8BE4L/MbKO7z3X3Z8zsx8CzQAa4PJwhBbAYuA0YTTA7akWYfgtwp5ltImhZLABw9zYzuw5YHz7vWndvKybfUl60j4EUQ/Vn6GgtKSkL6oOWYqj+xKf9MKTsxd7HQCuVVp8YZa59MIaGAoZUDl28VX1U5iNKa0lJ5dDFW9VHZT6iFDCkcujireqjMh9R6pKSyqGL+KqPynxEKWBIZdFFfNVHZT5i1CUlIiKxKGCIiEgsChhSmbSZTmVT+ZaExjCk8mhufmVT+ZaMWhhSeTQ3v7KpfEtGAUMqj+bmVzaVb8moS0oqj+bmVzaVb8koYEhZib3qqObmV7aY5atVaoeWAoaUDe2cJoOh+jL0NIYhZeOAdk7T9MvKMojy1E57Q08tDCkbg945TdMvK8sgy1M77Q09BQwpG7OOrmfZpU3x+6QLTb9UwChfgyzPQdcXGZAChpSVQe2clp9+mf9GqumX5e0AylM77Q0tBQypXJp+WVlUniWngCGVLTr9Uvt9l69o2Z35hVLnpmopYEh10AB4+VLZJUZR02rN7E/N7Bkzy5lZYyR9upntM7ON4e0HkWOzzOwpM9tkZjeYmYXpo8zs3jB9rZlNj5yz0MxeCm8Li8mzVCmtP1S+VHaJUex1GE8DHwf+p8Cxze7eEN4ui6QvARYBM8LbvDD9EmCXux8HfAf4BoCZHQpcA5wOzAauMTONYsngaP2h8qWyS4yiuqTc/TmAsJEwIDObBIx199Xh4zuA84AVwHzgy+FT7wNuDFsfc4GV7t4WnrOSIMjcXUzepcpEB0xHT+j6lqqujeSKjltosDsRhnMM4xgz2wC8CfyDuz8GTAZaI89pDdMIf24FcPeMme0BJkTTC5zTjZktImi9MG3atKH7S6Qy5D9o1B+efIXGLTTYXXIDdkmZ2Soze7rAbX4/p20Hprn7TOBvgLvMbCxQqCni+Zfq41h/53RPdF/q7o3u3jhx4sR+sidVS/3h5UHllEgDtjDc/ZzB/lJ33w/sD++3mNlm4HiC1sGUyFOnANvC+63AVKDVzGqAcUBbmH5Wj3N+Odg8iQDdL/5KpWFPa/BtVq2M5Ni6DvZshVQN5NC4RYIMy+KDZjbRzNLh/WMJBrdfdvftwFtm1hSOT1wEPBiethzIz4C6AHjU3R14GJhjZvXhYPecME1k8PJjGbMuAgxabg+6PrQ4YTLku6Ja7gAcZi1Ut2GCFDWGYWbnA98DJgL/ZWYb3X0u8CHgWjPLAFngsvygNbAYuA0YTTDYvSJMvwW408w2EbQsFgC4e5uZXQesD593beR3iQze1NlBF0cu09Xl8cRdGlQtpfwA957Wrq6oHDBuisojQSz4El95Ghsbvbm5udTZkKSKDqqm0oAFASSVhpmfhtP+TB9UI2HruiBYb7ir6/+fLwtNSigJM2tx98aCxxQwpFwVvZta9Ftty+3Bt1oADNK1XYEDuqbj7nujqz89mjbSxyohD/lAkW2ncx6LpYPuwnFTD7i1p132itNfwNDSIFKWhmQ3tfw6U1vXwca7IfMuwQeXBx9izT+CDf8OGGQ7gBxYKhiMjaZhwTkjdaxi8hAJFBCkpevgtE8dcKtCu+wNL+24J2VpSHdTyw+EN/45pEfRNZPbgw+8bDvBhx7gud5p+Q+9kTpWMXmIzKhP10HjXxTdBaVd9oaXWhhSloZ8N7V8a+O0TxXuU6+4b/cJyMMwjBlpl73hpTEMKVvD2lcdXZYCKm/8ICl5GIZZaRrDKI4GvUVEJJb+AobGMEREJBYFDBERiUUBQ0REYlHAEBGRWBQwREQkFgUMERGJRQFDRERiUcAQEZFYFDBERCQWBQwREYlFAUNERGJRwBARkVgUMEREJBYFDCl7LVt28f1fbKJly65SZ0VKSPVg+GkDJSlr2pJTQPVgpBTVwjCzb5nZ82b2pJndb2bjI8euMrNNZvaCmc2NpM8ys6fCYzeYmYXpo8zs3jB9rZlNj5yz0MxeCm8Li8mzVBZtySmgejBSiu2SWgmc4u6nAi8CVwGY2UnAAuBkYB7wb2aWDs9ZAiwCZoS3eWH6JcAudz8O+A7wjfB3HQpcA5wOzAauMTN9dRCga0vOtKEtOauY6sHIKKpLyt0fiTxcA1wQ3p8P3OPu+4FXzGwTMNvMXgXGuvtqADO7AzgPWBGe8+Xw/PuAG8PWx1xgpbu3heesJAgydxeTd6kMs46uZ9mlTdqSs8qpHoyMoRzDuBi4N7w/mSCA5LWGaR3h/Z7p+XO2Arh7xsz2ABOi6QXO6cbMFhG0Xpg2bVoRf4qUk1lH1+sDQlQPRsCAAcPMVgFHFjh0tbs/GD7naiADLMufVuD53k/6gZ7TPdF9KbAUgj29Cz1HREQOzIABw93P6e94OAj9MeBsd89/SLcCUyNPmwJsC9OnFEiPntNqZjXAOKAtTD+rxzm/HCjfIiIytIqdJTUP+HvgXHffGzm0HFgQznw6hmBwe527bwfeMrOmcHziIuDByDn5GVAXAI+GAehhYI6Z1YeD3XPCNBERGUHFjmHcCIwCVoazY9e4+2Xu/oyZ/Rh4lqCr6nJ3z4bnLAZuA0YTDHavCNNvAe4MB8jbCGZZ4e5tZnYdsD583rX5AXARERk51tWLVFkaGxu9ubm51NkQESkrZtbi7o2FjmlpEBERiUUBQ0REYlHAEBGRWBQwREQkFgUMERGJRQFDRERiUcCQiqJNdKqPynzkaAMlqRjaRKf6qMxHlloYUjG0iU71UZmPLAUMqRjaRKf6qMxHlpYGkYrSsmWXNtGpMirzodXf0iAaw5CKok10qo/KfOSoS0pERGJRwBARkVgUMEREJBYFDBERiUUBQ0REYlHAEBGRWBQwREQkFgUMERGJRQFDRERiKSpgmNm3zOx5M3vSzO43s/Fh+nQz22dmG8PbDyLnzDKzp8xsk5ndYGYWpo8ys3vD9LVmNj1yzkIzeym8LSwmzyIicmCKbWGsBE5x91OBF4GrIsc2u3tDeLsskr4EWATMCG/zwvRLgF3ufhzwHeAbAGZ2KHANcDowG7jGzLQOgIjICCsqYLj7I+6eCR+uAab093wzmwSMdffVHqx6eAdwXnh4PnB7eP8+4Oyw9TEXWOnube6+iyBIzUOkH9pUp7KpfEtjKBcfvBi4N/L4GDPbALwJ/IO7PwZMBlojz2kN0wh/bgVw94yZ7QEmRNMLnNONmS0iaL0wbdq0Yv8eKVPaVKeyqXxLZ8AWhpmtMrOnC9zmR55zNZABloVJ24Fp7j4T+BvgLjMbC1iBl8ivr97Xsf7O6Z7ovtTdG929ceLEiQP9aVKhtKlOZVP5ls6ALQx3P6e/4+Eg9MeAs8NuJtx9P7A/vN9iZpuB4wlaB9FuqynAtvB+KzAVaDWzGmAc0Bamn9XjnF8OlG+pXvlNdToyOW2qU4FUvqVTVJeUmc0D/h74Q3ffG0mfCLS5e9bMjiUY3H7Z3dvM7C0zawLWAhcB3wtPWw4sBFYDFwCPurub2cPA9ZGB7jl0H1wX6WbW0fUsu7RJm+pUKJVv6RQ7hnEjMApYGc6OXRPOiPoQcK2ZZYAscJm7t4XnLAZuA0YDK8IbwC3AnWa2iaBlsQAgDDLXAevD510b+V0iBWlTncqm8i0NbdEqIiKd+tuiVVd6i4hILAoYIiISiwKGiIjEooAhIiKxKGCIiEgsChgiIhKLAoZUNC1SV1lUnqU1lIsPiiSKFqmrLCrP0lMLQyqWFqmrLCrP0lPAkIqVX6QubWiRugqg8iw9LQ0iFa1lyy4tUldBVJ7Dr7+lQTSGIRVNi9RVFpVnaalLSkREYlHAEBGRWBQwREQkFgUMERGJRQFDRERiUcCQqqFlJcqXyi4ZNK1WqoKWlShfKrvkUAtDqoKWlShfKrvkUMCQqqBlJcqXyi45iloaxMyuA+YDOeA14M/dfVt47CrgEiALXOnuD4fps4DbgNHAz4DPubub2SjgDmAW8AbwSXd/NTxnIfAP4ct+xd1vHyhvWhpEetKyEuVLZTdy+lsapNiAMdbd3wzvXwmc5O6XmdlJwN3AbOAoYBVwvLtnzWwd8DlgDUHAuMHdV5jZXwGnhucvAM5390+a2aFAM9AIONACzHL3fke/FDBERAavv4BRVJdUPliEDib4QIeg1XGPu+9391eATcBsM5sEjHX31R5EqjuA8yLn5FsO9wFnm5kBc4GV7t4WBomVwLxi8i0iIoNX9CwpM/sqcBGwB/hwmDyZoAWR1xqmdYT3e6bnz9kK4O4ZM9sDTIimFzinZ14WAYsApk2bdsB/k4iI9DZgC8PMVpnZ0wVu8wHc/Wp3nwosA67In1bgV3k/6Qd6TvdE96Xu3ujujRMnTuzvz5Iqpjn95UHllDwDtjDc/ZyYv+su4L+AawhaAVMjx6YA28L0KQXSiZzTamY1wDigLUw/q8c5v4yZJ5FuNKe/PKickqmoMQwzmxF5eC7wfHh/ObDAzEaZ2THADGCdu28H3jKzpnB84iLgwcg5C8P7FwCPhuMcDwNzzKzezOqBOWGayKBpTn95UDklU7FjGF83sxMIptVuAS4DcPdnzOzHwLNABrjc3bPhOYvpmla7IrwB3ALcaWabCFoWC8Lf1RZO310fPu9ad28rMt9SpfJz+jsyOc3pTzCVUzJpi1apOprTXx5UTqWhLVpFIrTNZ3lQOSWPlgaRqqVZOMmkckkutTCkKmkWTjKpXJJNLQypSpqFk0wql2RTwJCqpBVQk0nlkmyaJSVVKzoLB9CMnBJSWSSHZkmJFJCfhaN+89Iq9P+//MPHlTpbUoC6pKTqRfvN2ztyfHfVi5qhM0Jatuziu6te1LhFmVDAkKqX7zdPESxZ8OtNr3PhzWsUNIZZvmXxq5deJ+eQ0rhF4qlLSqrerKPrWXZpE99d9SK/3vR6t5bG5885HghaIfVj6ti1t71bP3s+baSPVUIe8i0LJ/jm+sHjDuPz5xyv7sAEU8AQIQganz/neNa/2kZ7R66zpbH25TfAjI78B5tBTcq6pRmM6LFKy0PKoK4mpWBRBtQlJRLKtzQ+OOMwUkbQp571zg82KJw20scqKQ/5loUmGpQHBQyRiHxLo/NagLRRG45vQNjP3iPNRvhYpeQhbVBXq5ZFOVGXlEgP+ZZGz+sCKmn8ICl50LUW5UUX7omISKf+LtxTl5SIiMSigCEiIrEoYIiISCwKGCIiEosChoiIxKKAISIisVTstFoz2wlsKeJXHAa8PkTZGWnKe2ko76VTzvlPWt6PdveJhQ5UbMAolpk19zUXOemU99JQ3kunnPNfTnlXl5SIiMSigCEiIrEoYPRtaakzUATlvTSU99Ip5/yXTd41hiEiIrGohSEiIrEoYIiISCwKGD2Y2Twze8HMNpnZF0udn/6Y2VQz+4WZPWdmz5jZ58L0Q81spZm9FP5M7IYDZpY2sw1m9tPwcTnlfbyZ3Wdmz4dlcEa55N/M/jqsM0+b2d1mdlBS825mt5rZa2b2dCStz7ya2VXh+/cFM5tbmlx35qVQ3r8V1pknzex+MxsfOZaYvBeigBFhZmng+8AfAScBf2ZmJ5U2V/3KAF9w9/cBTcDlYX6/CPzc3WcAPw8fJ9XngOcij8sp7/8K/Le7nwicRvB3JD7/ZjYZuBJodPdTgDSwgOTm/TZgXo+0gnkN6/8C4OTwnH8L39elchu9874SOMXdTwVeBK6CROa9FwWM7mYDm9z9ZXdvB+4B5pc4T31y9+3u/nh4/y2CD6zJBHm+PXza7cB5JcngAMxsCvB/gJsjyeWS97HAh4BbANy93d13Uyb5J9htc7SZ1QBjgG0kNO/u/j9AW4/kvvI6H7jH3fe7+yvAJoL3dUkUyru7P+LumfDhGmBKeD9ReS9EAaO7ycDWyOPWMC3xzGw6MBNYCxzh7tshCCrA4SXMWn++C/wdkIuklUvejwV2Aj8Ku9RuNrODKYP8u/vvgH8GfgtsB/a4+yOUQd4j+sprub2HLwZWhPcTn3cFjO6sQFri5x2b2SHAT4DPu/ubpc5PHGb2MeA1d28pdV4OUA3wB8ASd58JvENyunD6Ffb3zweOAY4CDjazT5c2V0OmbN7DZnY1QbfysnxSgaclKu8KGN21AlMjj6cQNNUTy8xqCYLFMnf/zzB5h5lNCo9PAl4rVf768UHgXDN7laDr7yNm9u+UR94hqCut7r42fHwfQQAph/yfA7zi7jvdvQP4T+B/UR55z+srr2XxHjazhcDHgAu962K4xOddAaO79cAMMzvGzOoIBqCWlzhPfTIzI+hDf87d/yVyaDmwMLy/EHhwpPM2EHe/yt2nuPt0gv/zo+7+acog7wDu/ntgq5mdECadDTxLeeT/t0CTmY0J69DZBONf5ZD3vL7yuhxYYGajzOwYYAawrgT565OZzQP+HjjX3fdGDiU+77i7bpEb8McEMxc2A1eXOj8D5PV/EzRZnwQ2hrc/BiYQzBx5Kfx5aKnzOsDfcRbw0/B+2eQdaACaw///A0B9ueQf+L/A88DTwJ3AqKTmHbibYKylg+Bb+CX95RW4Onz/vgD8UQLzvolgrCL/nv1BEvNe6KalQUREJBZ1SYmISCwKGCIiEosChoiIxKKAISIisShgiIhILAoYIiISiwKGiIjE8v8BZ2BdWqRyrOwAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "def feed(dut, x, r, g):\n",
    "    yield dut.rate.eq(r)\n",
    "    yield dut.shift.eq(g)\n",
    "    yield dut.reset.eq(1)\n",
    "    yield dut.stb.eq(1)\n",
    "    # synchronize\n",
    "    while (yield dut.xi) != len(x) - 1:\n",
    "        yield\n",
    "    for _ in range(len(x)):\n",
    "        yield\n",
    "    yield dut.reset.eq(0)\n",
    "    while x[-1]:\n",
    "        i = ((yield dut.xi) + 1) % len(x)\n",
    "        yield dut.x.eq(x[i][0] >> i)\n",
    "        if (yield dut.ack):\n",
    "            x[i].pop(0)\n",
    "        yield\n",
    "    yield dut.x.eq(0)\n",
    "    yield dut.reset.eq(1)\n",
    "    for _ in range(len(x)):\n",
    "        yield\n",
    "    yield dut.reset.eq(0)\n",
    "    for _ in range(len(x)*(r + 1)*3*order):\n",
    "        yield\n",
    "\n",
    "def record(dut, y):\n",
    "    yield \"passive\"\n",
    "    # synchronize\n",
    "    while (yield dut.yi) != 0:\n",
    "        yield\n",
    "    while True:\n",
    "        yj = (yield dut.yi)\n",
    "        yi = (yield dut.y)\n",
    "        y[yj].append(yi)\n",
    "        yield\n",
    "\n",
    "ch = 4\n",
    "rate = 8\n",
    "order = 3\n",
    "width = 16\n",
    "g = math.ceil(order*math.log2(rate))\n",
    "dut = CIC(width=width, channels=ch, rate_width=16, order=order)\n",
    "print(g, len(dut.shift))\n",
    "\n",
    "x = [[-1<<15] * 4 for i in range(ch)]\n",
    "y = [[] for i in range(ch)]\n",
    "migen.sim.run_simulation(dut, [feed(dut, x, rate - 1, g), record(dut, y)], vcd_name=\"cic.vcd\")\n",
    "for yi in y:\n",
    "    del yi[min(len(yi) for yi in y):]\n",
    "plt.plot(np.array(y).T, \".\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 444,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[(0, 1, 1.0),\n",
       " (1, 1, 0.5),\n",
       " (2, 1, 0.25),\n",
       " (3, 2, 1.0),\n",
       " (4, 2, 0.5),\n",
       " (5, 3, 0.84375),\n",
       " (6, 4, 1.0),\n",
       " (7, 5, 0.9765625),\n",
       " (8, 6, 0.84375),\n",
       " (9, 8, 1.0),\n",
       " (10, 10, 0.9765625),\n",
       " (11, 12, 0.84375),\n",
       " (12, 16, 1.0),\n",
       " (13, 20, 0.9765625),\n",
       " (14, 25, 0.95367431640625),\n",
       " (15, 32, 1.0),\n",
       " (16, 40, 0.9765625),\n",
       " (17, 50, 0.95367431640625),\n",
       " (18, 64, 1.0),\n",
       " (19, 80, 0.9765625),\n",
       " (20, 101, 0.9825716018676758),\n",
       " (21, 128, 1.0),\n",
       " (22, 161, 0.9949877262115479),\n",
       " (23, 203, 0.9972366094589233),\n",
       " (24, 256, 1.0),\n",
       " (25, 322, 0.9949877262115479),\n",
       " (26, 406, 0.9972366094589233),\n",
       " (27, 512, 1.0),\n",
       " (28, 645, 0.9996299631893635),\n",
       " (29, 812, 0.9972366094589233),\n",
       " (30, 1024, 1.0),\n",
       " (31, 1290, 0.9996299631893635),\n",
       " (32, 1625, 0.9990799298975617),\n",
       " (33, 2048, 1.0),\n",
       " (34, 2580, 0.9996299631893635),\n",
       " (35, 3250, 0.9990799298975617),\n",
       " (36, 4096, 1.0),\n",
       " (37, 5160, 0.9996299631893635),\n",
       " (38, 6501, 0.9995411146555853),\n",
       " (39, 8192, 1.0),\n",
       " (40, 10321, 0.9999205814538072),\n",
       " (41, 13003, 0.9997717602468583),\n",
       " (42, 16384, 1.0),\n",
       " (43, 20642, 0.9999205814538072),\n",
       " (44, 26007, 0.9998870963467539),\n",
       " (45, 32768, 1.0),\n",
       " (46, 41285, 0.9999932448199189),\n",
       " (47, 52015, 0.9999447677229156),\n",
       " (48, 65536, 1.0)]"
      ]
     },
     "execution_count": 444,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# possible rates near power of two\n",
    "# shift, rate, total gain\n",
    "[(i, int(2**(i/3.)), int(2**(i/3.))**3/2**i) for i in range(16*3 + 1)]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
