#![allow(non_camel_case_types)]

use crate::*;
use num_traits::FromPrimitive;
use std::os::raw::c_char;
use xed_sys2::xed_interface::*;

#[derive(Copy, Clone, Debug, Eq, PartialEq, Hash, Primitive)]
pub enum IForm {
    AAA = XED_IFORM_AAA as isize,
    AAD_IMMb = XED_IFORM_AAD_IMMb as isize,
    AAM_IMMb = XED_IFORM_AAM_IMMb as isize,
    AAS = XED_IFORM_AAS as isize,
    ADCX_GPR32d_GPR32d = XED_IFORM_ADCX_GPR32d_GPR32d as isize,
    ADCX_GPR32d_MEMd = XED_IFORM_ADCX_GPR32d_MEMd as isize,
    ADCX_GPR64q_GPR64q = XED_IFORM_ADCX_GPR64q_GPR64q as isize,
    ADCX_GPR64q_MEMq = XED_IFORM_ADCX_GPR64q_MEMq as isize,
    ADC_AL_IMMb = XED_IFORM_ADC_AL_IMMb as isize,
    ADC_GPR8_GPR8_10 = XED_IFORM_ADC_GPR8_GPR8_10 as isize,
    ADC_GPR8_GPR8_12 = XED_IFORM_ADC_GPR8_GPR8_12 as isize,
    ADC_GPR8_IMMb_80r2 = XED_IFORM_ADC_GPR8_IMMb_80r2 as isize,
    ADC_GPR8_IMMb_82r2 = XED_IFORM_ADC_GPR8_IMMb_82r2 as isize,
    ADC_GPR8_MEMb = XED_IFORM_ADC_GPR8_MEMb as isize,
    ADC_GPRv_GPRv_11 = XED_IFORM_ADC_GPRv_GPRv_11 as isize,
    ADC_GPRv_GPRv_13 = XED_IFORM_ADC_GPRv_GPRv_13 as isize,
    ADC_GPRv_IMMb = XED_IFORM_ADC_GPRv_IMMb as isize,
    ADC_GPRv_IMMz = XED_IFORM_ADC_GPRv_IMMz as isize,
    ADC_GPRv_MEMv = XED_IFORM_ADC_GPRv_MEMv as isize,
    ADC_LOCK_MEMb_GPR8 = XED_IFORM_ADC_LOCK_MEMb_GPR8 as isize,
    ADC_LOCK_MEMb_IMMb_80r2 = XED_IFORM_ADC_LOCK_MEMb_IMMb_80r2 as isize,
    ADC_LOCK_MEMb_IMMb_82r2 = XED_IFORM_ADC_LOCK_MEMb_IMMb_82r2 as isize,
    ADC_LOCK_MEMv_GPRv = XED_IFORM_ADC_LOCK_MEMv_GPRv as isize,
    ADC_LOCK_MEMv_IMMb = XED_IFORM_ADC_LOCK_MEMv_IMMb as isize,
    ADC_LOCK_MEMv_IMMz = XED_IFORM_ADC_LOCK_MEMv_IMMz as isize,
    ADC_MEMb_GPR8 = XED_IFORM_ADC_MEMb_GPR8 as isize,
    ADC_MEMb_IMMb_80r2 = XED_IFORM_ADC_MEMb_IMMb_80r2 as isize,
    ADC_MEMb_IMMb_82r2 = XED_IFORM_ADC_MEMb_IMMb_82r2 as isize,
    ADC_MEMv_GPRv = XED_IFORM_ADC_MEMv_GPRv as isize,
    ADC_MEMv_IMMb = XED_IFORM_ADC_MEMv_IMMb as isize,
    ADC_MEMv_IMMz = XED_IFORM_ADC_MEMv_IMMz as isize,
    ADC_OrAX_IMMz = XED_IFORM_ADC_OrAX_IMMz as isize,
    ADDPD_XMMpd_MEMpd = XED_IFORM_ADDPD_XMMpd_MEMpd as isize,
    ADDPD_XMMpd_XMMpd = XED_IFORM_ADDPD_XMMpd_XMMpd as isize,
    ADDPS_XMMps_MEMps = XED_IFORM_ADDPS_XMMps_MEMps as isize,
    ADDPS_XMMps_XMMps = XED_IFORM_ADDPS_XMMps_XMMps as isize,
    ADDSD_XMMsd_MEMsd = XED_IFORM_ADDSD_XMMsd_MEMsd as isize,
    ADDSD_XMMsd_XMMsd = XED_IFORM_ADDSD_XMMsd_XMMsd as isize,
    ADDSS_XMMss_MEMss = XED_IFORM_ADDSS_XMMss_MEMss as isize,
    ADDSS_XMMss_XMMss = XED_IFORM_ADDSS_XMMss_XMMss as isize,
    ADDSUBPD_XMMpd_MEMpd = XED_IFORM_ADDSUBPD_XMMpd_MEMpd as isize,
    ADDSUBPD_XMMpd_XMMpd = XED_IFORM_ADDSUBPD_XMMpd_XMMpd as isize,
    ADDSUBPS_XMMps_MEMps = XED_IFORM_ADDSUBPS_XMMps_MEMps as isize,
    ADDSUBPS_XMMps_XMMps = XED_IFORM_ADDSUBPS_XMMps_XMMps as isize,
    ADD_AL_IMMb = XED_IFORM_ADD_AL_IMMb as isize,
    ADD_GPR8_GPR8_00 = XED_IFORM_ADD_GPR8_GPR8_00 as isize,
    ADD_GPR8_GPR8_02 = XED_IFORM_ADD_GPR8_GPR8_02 as isize,
    ADD_GPR8_IMMb_80r0 = XED_IFORM_ADD_GPR8_IMMb_80r0 as isize,
    ADD_GPR8_IMMb_82r0 = XED_IFORM_ADD_GPR8_IMMb_82r0 as isize,
    ADD_GPR8_MEMb = XED_IFORM_ADD_GPR8_MEMb as isize,
    ADD_GPRv_GPRv_01 = XED_IFORM_ADD_GPRv_GPRv_01 as isize,
    ADD_GPRv_GPRv_03 = XED_IFORM_ADD_GPRv_GPRv_03 as isize,
    ADD_GPRv_IMMb = XED_IFORM_ADD_GPRv_IMMb as isize,
    ADD_GPRv_IMMz = XED_IFORM_ADD_GPRv_IMMz as isize,
    ADD_GPRv_MEMv = XED_IFORM_ADD_GPRv_MEMv as isize,
    ADD_LOCK_MEMb_GPR8 = XED_IFORM_ADD_LOCK_MEMb_GPR8 as isize,
    ADD_LOCK_MEMb_IMMb_80r0 = XED_IFORM_ADD_LOCK_MEMb_IMMb_80r0 as isize,
    ADD_LOCK_MEMb_IMMb_82r0 = XED_IFORM_ADD_LOCK_MEMb_IMMb_82r0 as isize,
    ADD_LOCK_MEMv_GPRv = XED_IFORM_ADD_LOCK_MEMv_GPRv as isize,
    ADD_LOCK_MEMv_IMMb = XED_IFORM_ADD_LOCK_MEMv_IMMb as isize,
    ADD_LOCK_MEMv_IMMz = XED_IFORM_ADD_LOCK_MEMv_IMMz as isize,
    ADD_MEMb_GPR8 = XED_IFORM_ADD_MEMb_GPR8 as isize,
    ADD_MEMb_IMMb_80r0 = XED_IFORM_ADD_MEMb_IMMb_80r0 as isize,
    ADD_MEMb_IMMb_82r0 = XED_IFORM_ADD_MEMb_IMMb_82r0 as isize,
    ADD_MEMv_GPRv = XED_IFORM_ADD_MEMv_GPRv as isize,
    ADD_MEMv_IMMb = XED_IFORM_ADD_MEMv_IMMb as isize,
    ADD_MEMv_IMMz = XED_IFORM_ADD_MEMv_IMMz as isize,
    ADD_OrAX_IMMz = XED_IFORM_ADD_OrAX_IMMz as isize,
    ADOX_GPR32d_GPR32d = XED_IFORM_ADOX_GPR32d_GPR32d as isize,
    ADOX_GPR32d_MEMd = XED_IFORM_ADOX_GPR32d_MEMd as isize,
    ADOX_GPR64q_GPR64q = XED_IFORM_ADOX_GPR64q_GPR64q as isize,
    ADOX_GPR64q_MEMq = XED_IFORM_ADOX_GPR64q_MEMq as isize,
    AESDECLAST_XMMdq_MEMdq = XED_IFORM_AESDECLAST_XMMdq_MEMdq as isize,
    AESDECLAST_XMMdq_XMMdq = XED_IFORM_AESDECLAST_XMMdq_XMMdq as isize,
    AESDEC_XMMdq_MEMdq = XED_IFORM_AESDEC_XMMdq_MEMdq as isize,
    AESDEC_XMMdq_XMMdq = XED_IFORM_AESDEC_XMMdq_XMMdq as isize,
    AESENCLAST_XMMdq_MEMdq = XED_IFORM_AESENCLAST_XMMdq_MEMdq as isize,
    AESENCLAST_XMMdq_XMMdq = XED_IFORM_AESENCLAST_XMMdq_XMMdq as isize,
    AESENC_XMMdq_MEMdq = XED_IFORM_AESENC_XMMdq_MEMdq as isize,
    AESENC_XMMdq_XMMdq = XED_IFORM_AESENC_XMMdq_XMMdq as isize,
    AESIMC_XMMdq_MEMdq = XED_IFORM_AESIMC_XMMdq_MEMdq as isize,
    AESIMC_XMMdq_XMMdq = XED_IFORM_AESIMC_XMMdq_XMMdq as isize,
    AESKEYGENASSIST_XMMdq_MEMdq_IMMb = XED_IFORM_AESKEYGENASSIST_XMMdq_MEMdq_IMMb as isize,
    AESKEYGENASSIST_XMMdq_XMMdq_IMMb = XED_IFORM_AESKEYGENASSIST_XMMdq_XMMdq_IMMb as isize,
    ANDNPD_XMMxuq_MEMxuq = XED_IFORM_ANDNPD_XMMxuq_MEMxuq as isize,
    ANDNPD_XMMxuq_XMMxuq = XED_IFORM_ANDNPD_XMMxuq_XMMxuq as isize,
    ANDNPS_XMMxud_MEMxud = XED_IFORM_ANDNPS_XMMxud_MEMxud as isize,
    ANDNPS_XMMxud_XMMxud = XED_IFORM_ANDNPS_XMMxud_XMMxud as isize,
    ANDN_VGPR32d_VGPR32d_MEMd = XED_IFORM_ANDN_VGPR32d_VGPR32d_MEMd as isize,
    ANDN_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_ANDN_VGPR32d_VGPR32d_VGPR32d as isize,
    ANDN_VGPR64q_VGPR64q_MEMq = XED_IFORM_ANDN_VGPR64q_VGPR64q_MEMq as isize,
    ANDN_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_ANDN_VGPR64q_VGPR64q_VGPR64q as isize,
    ANDPD_XMMxuq_MEMxuq = XED_IFORM_ANDPD_XMMxuq_MEMxuq as isize,
    ANDPD_XMMxuq_XMMxuq = XED_IFORM_ANDPD_XMMxuq_XMMxuq as isize,
    ANDPS_XMMxud_MEMxud = XED_IFORM_ANDPS_XMMxud_MEMxud as isize,
    ANDPS_XMMxud_XMMxud = XED_IFORM_ANDPS_XMMxud_XMMxud as isize,
    AND_AL_IMMb = XED_IFORM_AND_AL_IMMb as isize,
    AND_GPR8_GPR8_20 = XED_IFORM_AND_GPR8_GPR8_20 as isize,
    AND_GPR8_GPR8_22 = XED_IFORM_AND_GPR8_GPR8_22 as isize,
    AND_GPR8_IMMb_80r4 = XED_IFORM_AND_GPR8_IMMb_80r4 as isize,
    AND_GPR8_IMMb_82r4 = XED_IFORM_AND_GPR8_IMMb_82r4 as isize,
    AND_GPR8_MEMb = XED_IFORM_AND_GPR8_MEMb as isize,
    AND_GPRv_GPRv_21 = XED_IFORM_AND_GPRv_GPRv_21 as isize,
    AND_GPRv_GPRv_23 = XED_IFORM_AND_GPRv_GPRv_23 as isize,
    AND_GPRv_IMMb = XED_IFORM_AND_GPRv_IMMb as isize,
    AND_GPRv_IMMz = XED_IFORM_AND_GPRv_IMMz as isize,
    AND_GPRv_MEMv = XED_IFORM_AND_GPRv_MEMv as isize,
    AND_LOCK_MEMb_GPR8 = XED_IFORM_AND_LOCK_MEMb_GPR8 as isize,
    AND_LOCK_MEMb_IMMb_80r4 = XED_IFORM_AND_LOCK_MEMb_IMMb_80r4 as isize,
    AND_LOCK_MEMb_IMMb_82r4 = XED_IFORM_AND_LOCK_MEMb_IMMb_82r4 as isize,
    AND_LOCK_MEMv_GPRv = XED_IFORM_AND_LOCK_MEMv_GPRv as isize,
    AND_LOCK_MEMv_IMMb = XED_IFORM_AND_LOCK_MEMv_IMMb as isize,
    AND_LOCK_MEMv_IMMz = XED_IFORM_AND_LOCK_MEMv_IMMz as isize,
    AND_MEMb_GPR8 = XED_IFORM_AND_MEMb_GPR8 as isize,
    AND_MEMb_IMMb_80r4 = XED_IFORM_AND_MEMb_IMMb_80r4 as isize,
    AND_MEMb_IMMb_82r4 = XED_IFORM_AND_MEMb_IMMb_82r4 as isize,
    AND_MEMv_GPRv = XED_IFORM_AND_MEMv_GPRv as isize,
    AND_MEMv_IMMb = XED_IFORM_AND_MEMv_IMMb as isize,
    AND_MEMv_IMMz = XED_IFORM_AND_MEMv_IMMz as isize,
    AND_OrAX_IMMz = XED_IFORM_AND_OrAX_IMMz as isize,
    ARPL_GPR16_GPR16 = XED_IFORM_ARPL_GPR16_GPR16 as isize,
    ARPL_MEMw_GPR16 = XED_IFORM_ARPL_MEMw_GPR16 as isize,
    BEXTR_VGPR32d_MEMd_VGPR32d = XED_IFORM_BEXTR_VGPR32d_MEMd_VGPR32d as isize,
    BEXTR_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_BEXTR_VGPR32d_VGPR32d_VGPR32d as isize,
    BEXTR_VGPR64q_MEMq_VGPR64q = XED_IFORM_BEXTR_VGPR64q_MEMq_VGPR64q as isize,
    BEXTR_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_BEXTR_VGPR64q_VGPR64q_VGPR64q as isize,
    BEXTR_XOP_GPR32d_GPR32d_IMMd = XED_IFORM_BEXTR_XOP_GPR32d_GPR32d_IMMd as isize,
    BEXTR_XOP_GPR32d_MEMd_IMMd = XED_IFORM_BEXTR_XOP_GPR32d_MEMd_IMMd as isize,
    BEXTR_XOP_GPRyy_GPRyy_IMMd = XED_IFORM_BEXTR_XOP_GPRyy_GPRyy_IMMd as isize,
    BEXTR_XOP_GPRyy_MEMy_IMMd = XED_IFORM_BEXTR_XOP_GPRyy_MEMy_IMMd as isize,
    BLCFILL_VGPR32d_GPR32d = XED_IFORM_BLCFILL_VGPR32d_GPR32d as isize,
    BLCFILL_VGPR32d_MEMd = XED_IFORM_BLCFILL_VGPR32d_MEMd as isize,
    BLCFILL_VGPRyy_GPRyy = XED_IFORM_BLCFILL_VGPRyy_GPRyy as isize,
    BLCFILL_VGPRyy_MEMy = XED_IFORM_BLCFILL_VGPRyy_MEMy as isize,
    BLCIC_VGPR32d_GPR32d = XED_IFORM_BLCIC_VGPR32d_GPR32d as isize,
    BLCIC_VGPR32d_MEMd = XED_IFORM_BLCIC_VGPR32d_MEMd as isize,
    BLCIC_VGPRyy_GPRyy = XED_IFORM_BLCIC_VGPRyy_GPRyy as isize,
    BLCIC_VGPRyy_MEMy = XED_IFORM_BLCIC_VGPRyy_MEMy as isize,
    BLCI_VGPR32d_GPR32d = XED_IFORM_BLCI_VGPR32d_GPR32d as isize,
    BLCI_VGPR32d_MEMd = XED_IFORM_BLCI_VGPR32d_MEMd as isize,
    BLCI_VGPRyy_GPRyy = XED_IFORM_BLCI_VGPRyy_GPRyy as isize,
    BLCI_VGPRyy_MEMy = XED_IFORM_BLCI_VGPRyy_MEMy as isize,
    BLCMSK_VGPR32d_GPR32d = XED_IFORM_BLCMSK_VGPR32d_GPR32d as isize,
    BLCMSK_VGPR32d_MEMd = XED_IFORM_BLCMSK_VGPR32d_MEMd as isize,
    BLCMSK_VGPRyy_GPRyy = XED_IFORM_BLCMSK_VGPRyy_GPRyy as isize,
    BLCMSK_VGPRyy_MEMy = XED_IFORM_BLCMSK_VGPRyy_MEMy as isize,
    BLCS_VGPR32d_GPR32d = XED_IFORM_BLCS_VGPR32d_GPR32d as isize,
    BLCS_VGPR32d_MEMd = XED_IFORM_BLCS_VGPR32d_MEMd as isize,
    BLCS_VGPRyy_GPRyy = XED_IFORM_BLCS_VGPRyy_GPRyy as isize,
    BLCS_VGPRyy_MEMy = XED_IFORM_BLCS_VGPRyy_MEMy as isize,
    BLENDPD_XMMdq_MEMdq_IMMb = XED_IFORM_BLENDPD_XMMdq_MEMdq_IMMb as isize,
    BLENDPD_XMMdq_XMMdq_IMMb = XED_IFORM_BLENDPD_XMMdq_XMMdq_IMMb as isize,
    BLENDPS_XMMdq_MEMdq_IMMb = XED_IFORM_BLENDPS_XMMdq_MEMdq_IMMb as isize,
    BLENDPS_XMMdq_XMMdq_IMMb = XED_IFORM_BLENDPS_XMMdq_XMMdq_IMMb as isize,
    BLENDVPD_XMMdq_MEMdq = XED_IFORM_BLENDVPD_XMMdq_MEMdq as isize,
    BLENDVPD_XMMdq_XMMdq = XED_IFORM_BLENDVPD_XMMdq_XMMdq as isize,
    BLENDVPS_XMMdq_MEMdq = XED_IFORM_BLENDVPS_XMMdq_MEMdq as isize,
    BLENDVPS_XMMdq_XMMdq = XED_IFORM_BLENDVPS_XMMdq_XMMdq as isize,
    BLSFILL_VGPR32d_GPR32d = XED_IFORM_BLSFILL_VGPR32d_GPR32d as isize,
    BLSFILL_VGPR32d_MEMd = XED_IFORM_BLSFILL_VGPR32d_MEMd as isize,
    BLSFILL_VGPRyy_GPRyy = XED_IFORM_BLSFILL_VGPRyy_GPRyy as isize,
    BLSFILL_VGPRyy_MEMy = XED_IFORM_BLSFILL_VGPRyy_MEMy as isize,
    BLSIC_VGPR32d_GPR32d = XED_IFORM_BLSIC_VGPR32d_GPR32d as isize,
    BLSIC_VGPR32d_MEMd = XED_IFORM_BLSIC_VGPR32d_MEMd as isize,
    BLSIC_VGPRyy_GPRyy = XED_IFORM_BLSIC_VGPRyy_GPRyy as isize,
    BLSIC_VGPRyy_MEMy = XED_IFORM_BLSIC_VGPRyy_MEMy as isize,
    BLSI_VGPR32d_MEMd = XED_IFORM_BLSI_VGPR32d_MEMd as isize,
    BLSI_VGPR32d_VGPR32d = XED_IFORM_BLSI_VGPR32d_VGPR32d as isize,
    BLSI_VGPR64q_MEMq = XED_IFORM_BLSI_VGPR64q_MEMq as isize,
    BLSI_VGPR64q_VGPR64q = XED_IFORM_BLSI_VGPR64q_VGPR64q as isize,
    BLSMSK_VGPR32d_MEMd = XED_IFORM_BLSMSK_VGPR32d_MEMd as isize,
    BLSMSK_VGPR32d_VGPR32d = XED_IFORM_BLSMSK_VGPR32d_VGPR32d as isize,
    BLSMSK_VGPR64q_MEMq = XED_IFORM_BLSMSK_VGPR64q_MEMq as isize,
    BLSMSK_VGPR64q_VGPR64q = XED_IFORM_BLSMSK_VGPR64q_VGPR64q as isize,
    BLSR_VGPR32d_MEMd = XED_IFORM_BLSR_VGPR32d_MEMd as isize,
    BLSR_VGPR32d_VGPR32d = XED_IFORM_BLSR_VGPR32d_VGPR32d as isize,
    BLSR_VGPR64q_MEMq = XED_IFORM_BLSR_VGPR64q_MEMq as isize,
    BLSR_VGPR64q_VGPR64q = XED_IFORM_BLSR_VGPR64q_VGPR64q as isize,
    BNDCL_BND_AGEN = XED_IFORM_BNDCL_BND_AGEN as isize,
    BNDCL_BND_GPR32 = XED_IFORM_BNDCL_BND_GPR32 as isize,
    BNDCL_BND_GPR64 = XED_IFORM_BNDCL_BND_GPR64 as isize,
    BNDCN_BND_AGEN = XED_IFORM_BNDCN_BND_AGEN as isize,
    BNDCN_BND_GPR32 = XED_IFORM_BNDCN_BND_GPR32 as isize,
    BNDCN_BND_GPR64 = XED_IFORM_BNDCN_BND_GPR64 as isize,
    BNDCU_BND_AGEN = XED_IFORM_BNDCU_BND_AGEN as isize,
    BNDCU_BND_GPR32 = XED_IFORM_BNDCU_BND_GPR32 as isize,
    BNDCU_BND_GPR64 = XED_IFORM_BNDCU_BND_GPR64 as isize,
    BNDLDX_BND_MEMbnd32 = XED_IFORM_BNDLDX_BND_MEMbnd32 as isize,
    BNDLDX_BND_MEMbnd64 = XED_IFORM_BNDLDX_BND_MEMbnd64 as isize,
    BNDMK_BND_AGEN = XED_IFORM_BNDMK_BND_AGEN as isize,
    BNDMOV_BND_BND = XED_IFORM_BNDMOV_BND_BND as isize,
    BNDMOV_BND_MEMdq = XED_IFORM_BNDMOV_BND_MEMdq as isize,
    BNDMOV_BND_MEMq = XED_IFORM_BNDMOV_BND_MEMq as isize,
    BNDMOV_MEMdq_BND = XED_IFORM_BNDMOV_MEMdq_BND as isize,
    BNDMOV_MEMq_BND = XED_IFORM_BNDMOV_MEMq_BND as isize,
    BNDSTX_MEMbnd32_BND = XED_IFORM_BNDSTX_MEMbnd32_BND as isize,
    BNDSTX_MEMbnd64_BND = XED_IFORM_BNDSTX_MEMbnd64_BND as isize,
    BOUND_GPRv_MEMa16 = XED_IFORM_BOUND_GPRv_MEMa16 as isize,
    BOUND_GPRv_MEMa32 = XED_IFORM_BOUND_GPRv_MEMa32 as isize,
    BSF_GPRv_GPRv = XED_IFORM_BSF_GPRv_GPRv as isize,
    BSF_GPRv_MEMv = XED_IFORM_BSF_GPRv_MEMv as isize,
    BSR_GPRv_GPRv = XED_IFORM_BSR_GPRv_GPRv as isize,
    BSR_GPRv_MEMv = XED_IFORM_BSR_GPRv_MEMv as isize,
    BSWAP_GPRv = XED_IFORM_BSWAP_GPRv as isize,
    BTC_GPRv_GPRv = XED_IFORM_BTC_GPRv_GPRv as isize,
    BTC_GPRv_IMMb = XED_IFORM_BTC_GPRv_IMMb as isize,
    BTC_LOCK_MEMv_GPRv = XED_IFORM_BTC_LOCK_MEMv_GPRv as isize,
    BTC_LOCK_MEMv_IMMb = XED_IFORM_BTC_LOCK_MEMv_IMMb as isize,
    BTC_MEMv_GPRv = XED_IFORM_BTC_MEMv_GPRv as isize,
    BTC_MEMv_IMMb = XED_IFORM_BTC_MEMv_IMMb as isize,
    BTR_GPRv_GPRv = XED_IFORM_BTR_GPRv_GPRv as isize,
    BTR_GPRv_IMMb = XED_IFORM_BTR_GPRv_IMMb as isize,
    BTR_LOCK_MEMv_GPRv = XED_IFORM_BTR_LOCK_MEMv_GPRv as isize,
    BTR_LOCK_MEMv_IMMb = XED_IFORM_BTR_LOCK_MEMv_IMMb as isize,
    BTR_MEMv_GPRv = XED_IFORM_BTR_MEMv_GPRv as isize,
    BTR_MEMv_IMMb = XED_IFORM_BTR_MEMv_IMMb as isize,
    BTS_GPRv_GPRv = XED_IFORM_BTS_GPRv_GPRv as isize,
    BTS_GPRv_IMMb = XED_IFORM_BTS_GPRv_IMMb as isize,
    BTS_LOCK_MEMv_GPRv = XED_IFORM_BTS_LOCK_MEMv_GPRv as isize,
    BTS_LOCK_MEMv_IMMb = XED_IFORM_BTS_LOCK_MEMv_IMMb as isize,
    BTS_MEMv_GPRv = XED_IFORM_BTS_MEMv_GPRv as isize,
    BTS_MEMv_IMMb = XED_IFORM_BTS_MEMv_IMMb as isize,
    BT_GPRv_GPRv = XED_IFORM_BT_GPRv_GPRv as isize,
    BT_GPRv_IMMb = XED_IFORM_BT_GPRv_IMMb as isize,
    BT_MEMv_GPRv = XED_IFORM_BT_MEMv_GPRv as isize,
    BT_MEMv_IMMb = XED_IFORM_BT_MEMv_IMMb as isize,
    BZHI_VGPR32d_MEMd_VGPR32d = XED_IFORM_BZHI_VGPR32d_MEMd_VGPR32d as isize,
    BZHI_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_BZHI_VGPR32d_VGPR32d_VGPR32d as isize,
    BZHI_VGPR64q_MEMq_VGPR64q = XED_IFORM_BZHI_VGPR64q_MEMq_VGPR64q as isize,
    BZHI_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_BZHI_VGPR64q_VGPR64q_VGPR64q as isize,
    CALL_FAR_MEMp2 = XED_IFORM_CALL_FAR_MEMp2 as isize,
    CALL_FAR_PTRp_IMMw = XED_IFORM_CALL_FAR_PTRp_IMMw as isize,
    CALL_NEAR_GPRv = XED_IFORM_CALL_NEAR_GPRv as isize,
    CALL_NEAR_MEMv = XED_IFORM_CALL_NEAR_MEMv as isize,
    CALL_NEAR_RELBRd = XED_IFORM_CALL_NEAR_RELBRd as isize,
    CALL_NEAR_RELBRz = XED_IFORM_CALL_NEAR_RELBRz as isize,
    CBW = XED_IFORM_CBW as isize,
    CDQ = XED_IFORM_CDQ as isize,
    CDQE = XED_IFORM_CDQE as isize,
    CLAC = XED_IFORM_CLAC as isize,
    CLC = XED_IFORM_CLC as isize,
    CLD = XED_IFORM_CLD as isize,
    CLDEMOTE_MEMu8 = XED_IFORM_CLDEMOTE_MEMu8 as isize,
    CLFLUSHOPT_MEMmprefetch = XED_IFORM_CLFLUSHOPT_MEMmprefetch as isize,
    CLFLUSH_MEMmprefetch = XED_IFORM_CLFLUSH_MEMmprefetch as isize,
    CLGI = XED_IFORM_CLGI as isize,
    CLI = XED_IFORM_CLI as isize,
    CLRSSBSY_MEMu64 = XED_IFORM_CLRSSBSY_MEMu64 as isize,
    CLTS = XED_IFORM_CLTS as isize,
    CLWB_MEMmprefetch = XED_IFORM_CLWB_MEMmprefetch as isize,
    CLZERO_OrAX = XED_IFORM_CLZERO_OrAX as isize,
    CMC = XED_IFORM_CMC as isize,
    CMOVBE_GPRv_GPRv = XED_IFORM_CMOVBE_GPRv_GPRv as isize,
    CMOVBE_GPRv_MEMv = XED_IFORM_CMOVBE_GPRv_MEMv as isize,
    CMOVB_GPRv_GPRv = XED_IFORM_CMOVB_GPRv_GPRv as isize,
    CMOVB_GPRv_MEMv = XED_IFORM_CMOVB_GPRv_MEMv as isize,
    CMOVLE_GPRv_GPRv = XED_IFORM_CMOVLE_GPRv_GPRv as isize,
    CMOVLE_GPRv_MEMv = XED_IFORM_CMOVLE_GPRv_MEMv as isize,
    CMOVL_GPRv_GPRv = XED_IFORM_CMOVL_GPRv_GPRv as isize,
    CMOVL_GPRv_MEMv = XED_IFORM_CMOVL_GPRv_MEMv as isize,
    CMOVNBE_GPRv_GPRv = XED_IFORM_CMOVNBE_GPRv_GPRv as isize,
    CMOVNBE_GPRv_MEMv = XED_IFORM_CMOVNBE_GPRv_MEMv as isize,
    CMOVNB_GPRv_GPRv = XED_IFORM_CMOVNB_GPRv_GPRv as isize,
    CMOVNB_GPRv_MEMv = XED_IFORM_CMOVNB_GPRv_MEMv as isize,
    CMOVNLE_GPRv_GPRv = XED_IFORM_CMOVNLE_GPRv_GPRv as isize,
    CMOVNLE_GPRv_MEMv = XED_IFORM_CMOVNLE_GPRv_MEMv as isize,
    CMOVNL_GPRv_GPRv = XED_IFORM_CMOVNL_GPRv_GPRv as isize,
    CMOVNL_GPRv_MEMv = XED_IFORM_CMOVNL_GPRv_MEMv as isize,
    CMOVNO_GPRv_GPRv = XED_IFORM_CMOVNO_GPRv_GPRv as isize,
    CMOVNO_GPRv_MEMv = XED_IFORM_CMOVNO_GPRv_MEMv as isize,
    CMOVNP_GPRv_GPRv = XED_IFORM_CMOVNP_GPRv_GPRv as isize,
    CMOVNP_GPRv_MEMv = XED_IFORM_CMOVNP_GPRv_MEMv as isize,
    CMOVNS_GPRv_GPRv = XED_IFORM_CMOVNS_GPRv_GPRv as isize,
    CMOVNS_GPRv_MEMv = XED_IFORM_CMOVNS_GPRv_MEMv as isize,
    CMOVNZ_GPRv_GPRv = XED_IFORM_CMOVNZ_GPRv_GPRv as isize,
    CMOVNZ_GPRv_MEMv = XED_IFORM_CMOVNZ_GPRv_MEMv as isize,
    CMOVO_GPRv_GPRv = XED_IFORM_CMOVO_GPRv_GPRv as isize,
    CMOVO_GPRv_MEMv = XED_IFORM_CMOVO_GPRv_MEMv as isize,
    CMOVP_GPRv_GPRv = XED_IFORM_CMOVP_GPRv_GPRv as isize,
    CMOVP_GPRv_MEMv = XED_IFORM_CMOVP_GPRv_MEMv as isize,
    CMOVS_GPRv_GPRv = XED_IFORM_CMOVS_GPRv_GPRv as isize,
    CMOVS_GPRv_MEMv = XED_IFORM_CMOVS_GPRv_MEMv as isize,
    CMOVZ_GPRv_GPRv = XED_IFORM_CMOVZ_GPRv_GPRv as isize,
    CMOVZ_GPRv_MEMv = XED_IFORM_CMOVZ_GPRv_MEMv as isize,
    CMPPD_XMMpd_MEMpd_IMMb = XED_IFORM_CMPPD_XMMpd_MEMpd_IMMb as isize,
    CMPPD_XMMpd_XMMpd_IMMb = XED_IFORM_CMPPD_XMMpd_XMMpd_IMMb as isize,
    CMPPS_XMMps_MEMps_IMMb = XED_IFORM_CMPPS_XMMps_MEMps_IMMb as isize,
    CMPPS_XMMps_XMMps_IMMb = XED_IFORM_CMPPS_XMMps_XMMps_IMMb as isize,
    CMPSB = XED_IFORM_CMPSB as isize,
    CMPSD = XED_IFORM_CMPSD as isize,
    CMPSD_XMM_XMMsd_MEMsd_IMMb = XED_IFORM_CMPSD_XMM_XMMsd_MEMsd_IMMb as isize,
    CMPSD_XMM_XMMsd_XMMsd_IMMb = XED_IFORM_CMPSD_XMM_XMMsd_XMMsd_IMMb as isize,
    CMPSQ = XED_IFORM_CMPSQ as isize,
    CMPSS_XMMss_MEMss_IMMb = XED_IFORM_CMPSS_XMMss_MEMss_IMMb as isize,
    CMPSS_XMMss_XMMss_IMMb = XED_IFORM_CMPSS_XMMss_XMMss_IMMb as isize,
    CMPSW = XED_IFORM_CMPSW as isize,
    CMPXCHG16B_LOCK_MEMdq = XED_IFORM_CMPXCHG16B_LOCK_MEMdq as isize,
    CMPXCHG16B_MEMdq = XED_IFORM_CMPXCHG16B_MEMdq as isize,
    CMPXCHG8B_LOCK_MEMq = XED_IFORM_CMPXCHG8B_LOCK_MEMq as isize,
    CMPXCHG8B_MEMq = XED_IFORM_CMPXCHG8B_MEMq as isize,
    CMPXCHG_GPR8_GPR8 = XED_IFORM_CMPXCHG_GPR8_GPR8 as isize,
    CMPXCHG_GPRv_GPRv = XED_IFORM_CMPXCHG_GPRv_GPRv as isize,
    CMPXCHG_LOCK_MEMb_GPR8 = XED_IFORM_CMPXCHG_LOCK_MEMb_GPR8 as isize,
    CMPXCHG_LOCK_MEMv_GPRv = XED_IFORM_CMPXCHG_LOCK_MEMv_GPRv as isize,
    CMPXCHG_MEMb_GPR8 = XED_IFORM_CMPXCHG_MEMb_GPR8 as isize,
    CMPXCHG_MEMv_GPRv = XED_IFORM_CMPXCHG_MEMv_GPRv as isize,
    CMP_AL_IMMb = XED_IFORM_CMP_AL_IMMb as isize,
    CMP_GPR8_GPR8_38 = XED_IFORM_CMP_GPR8_GPR8_38 as isize,
    CMP_GPR8_GPR8_3A = XED_IFORM_CMP_GPR8_GPR8_3A as isize,
    CMP_GPR8_IMMb_80r7 = XED_IFORM_CMP_GPR8_IMMb_80r7 as isize,
    CMP_GPR8_IMMb_82r7 = XED_IFORM_CMP_GPR8_IMMb_82r7 as isize,
    CMP_GPR8_MEMb = XED_IFORM_CMP_GPR8_MEMb as isize,
    CMP_GPRv_GPRv_39 = XED_IFORM_CMP_GPRv_GPRv_39 as isize,
    CMP_GPRv_GPRv_3B = XED_IFORM_CMP_GPRv_GPRv_3B as isize,
    CMP_GPRv_IMMb = XED_IFORM_CMP_GPRv_IMMb as isize,
    CMP_GPRv_IMMz = XED_IFORM_CMP_GPRv_IMMz as isize,
    CMP_GPRv_MEMv = XED_IFORM_CMP_GPRv_MEMv as isize,
    CMP_MEMb_GPR8 = XED_IFORM_CMP_MEMb_GPR8 as isize,
    CMP_MEMb_IMMb_80r7 = XED_IFORM_CMP_MEMb_IMMb_80r7 as isize,
    CMP_MEMb_IMMb_82r7 = XED_IFORM_CMP_MEMb_IMMb_82r7 as isize,
    CMP_MEMv_GPRv = XED_IFORM_CMP_MEMv_GPRv as isize,
    CMP_MEMv_IMMb = XED_IFORM_CMP_MEMv_IMMb as isize,
    CMP_MEMv_IMMz = XED_IFORM_CMP_MEMv_IMMz as isize,
    CMP_OrAX_IMMz = XED_IFORM_CMP_OrAX_IMMz as isize,
    COMISD_XMMsd_MEMsd = XED_IFORM_COMISD_XMMsd_MEMsd as isize,
    COMISD_XMMsd_XMMsd = XED_IFORM_COMISD_XMMsd_XMMsd as isize,
    COMISS_XMMss_MEMss = XED_IFORM_COMISS_XMMss_MEMss as isize,
    COMISS_XMMss_XMMss = XED_IFORM_COMISS_XMMss_XMMss as isize,
    CPUID = XED_IFORM_CPUID as isize,
    CQO = XED_IFORM_CQO as isize,
    CRC32_GPRyy_GPR8b = XED_IFORM_CRC32_GPRyy_GPR8b as isize,
    CRC32_GPRyy_GPRv = XED_IFORM_CRC32_GPRyy_GPRv as isize,
    CRC32_GPRyy_MEMb = XED_IFORM_CRC32_GPRyy_MEMb as isize,
    CRC32_GPRyy_MEMv = XED_IFORM_CRC32_GPRyy_MEMv as isize,
    CVTDQ2PD_XMMpd_MEMq = XED_IFORM_CVTDQ2PD_XMMpd_MEMq as isize,
    CVTDQ2PD_XMMpd_XMMq = XED_IFORM_CVTDQ2PD_XMMpd_XMMq as isize,
    CVTDQ2PS_XMMps_MEMdq = XED_IFORM_CVTDQ2PS_XMMps_MEMdq as isize,
    CVTDQ2PS_XMMps_XMMdq = XED_IFORM_CVTDQ2PS_XMMps_XMMdq as isize,
    CVTPD2DQ_XMMdq_MEMpd = XED_IFORM_CVTPD2DQ_XMMdq_MEMpd as isize,
    CVTPD2DQ_XMMdq_XMMpd = XED_IFORM_CVTPD2DQ_XMMdq_XMMpd as isize,
    CVTPD2PI_MMXq_MEMpd = XED_IFORM_CVTPD2PI_MMXq_MEMpd as isize,
    CVTPD2PI_MMXq_XMMpd = XED_IFORM_CVTPD2PI_MMXq_XMMpd as isize,
    CVTPD2PS_XMMps_MEMpd = XED_IFORM_CVTPD2PS_XMMps_MEMpd as isize,
    CVTPD2PS_XMMps_XMMpd = XED_IFORM_CVTPD2PS_XMMps_XMMpd as isize,
    CVTPI2PD_XMMpd_MEMq = XED_IFORM_CVTPI2PD_XMMpd_MEMq as isize,
    CVTPI2PD_XMMpd_MMXq = XED_IFORM_CVTPI2PD_XMMpd_MMXq as isize,
    CVTPI2PS_XMMq_MEMq = XED_IFORM_CVTPI2PS_XMMq_MEMq as isize,
    CVTPI2PS_XMMq_MMXq = XED_IFORM_CVTPI2PS_XMMq_MMXq as isize,
    CVTPS2DQ_XMMdq_MEMps = XED_IFORM_CVTPS2DQ_XMMdq_MEMps as isize,
    CVTPS2DQ_XMMdq_XMMps = XED_IFORM_CVTPS2DQ_XMMdq_XMMps as isize,
    CVTPS2PD_XMMpd_MEMq = XED_IFORM_CVTPS2PD_XMMpd_MEMq as isize,
    CVTPS2PD_XMMpd_XMMq = XED_IFORM_CVTPS2PD_XMMpd_XMMq as isize,
    CVTPS2PI_MMXq_MEMq = XED_IFORM_CVTPS2PI_MMXq_MEMq as isize,
    CVTPS2PI_MMXq_XMMq = XED_IFORM_CVTPS2PI_MMXq_XMMq as isize,
    CVTSD2SI_GPR32d_MEMsd = XED_IFORM_CVTSD2SI_GPR32d_MEMsd as isize,
    CVTSD2SI_GPR32d_XMMsd = XED_IFORM_CVTSD2SI_GPR32d_XMMsd as isize,
    CVTSD2SI_GPR64q_MEMsd = XED_IFORM_CVTSD2SI_GPR64q_MEMsd as isize,
    CVTSD2SI_GPR64q_XMMsd = XED_IFORM_CVTSD2SI_GPR64q_XMMsd as isize,
    CVTSD2SS_XMMss_MEMsd = XED_IFORM_CVTSD2SS_XMMss_MEMsd as isize,
    CVTSD2SS_XMMss_XMMsd = XED_IFORM_CVTSD2SS_XMMss_XMMsd as isize,
    CVTSI2SD_XMMsd_GPR32d = XED_IFORM_CVTSI2SD_XMMsd_GPR32d as isize,
    CVTSI2SD_XMMsd_GPR64q = XED_IFORM_CVTSI2SD_XMMsd_GPR64q as isize,
    CVTSI2SD_XMMsd_MEMd = XED_IFORM_CVTSI2SD_XMMsd_MEMd as isize,
    CVTSI2SD_XMMsd_MEMq = XED_IFORM_CVTSI2SD_XMMsd_MEMq as isize,
    CVTSI2SS_XMMss_GPR32d = XED_IFORM_CVTSI2SS_XMMss_GPR32d as isize,
    CVTSI2SS_XMMss_GPR64q = XED_IFORM_CVTSI2SS_XMMss_GPR64q as isize,
    CVTSI2SS_XMMss_MEMd = XED_IFORM_CVTSI2SS_XMMss_MEMd as isize,
    CVTSI2SS_XMMss_MEMq = XED_IFORM_CVTSI2SS_XMMss_MEMq as isize,
    CVTSS2SD_XMMsd_MEMss = XED_IFORM_CVTSS2SD_XMMsd_MEMss as isize,
    CVTSS2SD_XMMsd_XMMss = XED_IFORM_CVTSS2SD_XMMsd_XMMss as isize,
    CVTSS2SI_GPR32d_MEMss = XED_IFORM_CVTSS2SI_GPR32d_MEMss as isize,
    CVTSS2SI_GPR32d_XMMss = XED_IFORM_CVTSS2SI_GPR32d_XMMss as isize,
    CVTSS2SI_GPR64q_MEMss = XED_IFORM_CVTSS2SI_GPR64q_MEMss as isize,
    CVTSS2SI_GPR64q_XMMss = XED_IFORM_CVTSS2SI_GPR64q_XMMss as isize,
    CVTTPD2DQ_XMMdq_MEMpd = XED_IFORM_CVTTPD2DQ_XMMdq_MEMpd as isize,
    CVTTPD2DQ_XMMdq_XMMpd = XED_IFORM_CVTTPD2DQ_XMMdq_XMMpd as isize,
    CVTTPD2PI_MMXq_MEMpd = XED_IFORM_CVTTPD2PI_MMXq_MEMpd as isize,
    CVTTPD2PI_MMXq_XMMpd = XED_IFORM_CVTTPD2PI_MMXq_XMMpd as isize,
    CVTTPS2DQ_XMMdq_MEMps = XED_IFORM_CVTTPS2DQ_XMMdq_MEMps as isize,
    CVTTPS2DQ_XMMdq_XMMps = XED_IFORM_CVTTPS2DQ_XMMdq_XMMps as isize,
    CVTTPS2PI_MMXq_MEMq = XED_IFORM_CVTTPS2PI_MMXq_MEMq as isize,
    CVTTPS2PI_MMXq_XMMq = XED_IFORM_CVTTPS2PI_MMXq_XMMq as isize,
    CVTTSD2SI_GPR32d_MEMsd = XED_IFORM_CVTTSD2SI_GPR32d_MEMsd as isize,
    CVTTSD2SI_GPR32d_XMMsd = XED_IFORM_CVTTSD2SI_GPR32d_XMMsd as isize,
    CVTTSD2SI_GPR64q_MEMsd = XED_IFORM_CVTTSD2SI_GPR64q_MEMsd as isize,
    CVTTSD2SI_GPR64q_XMMsd = XED_IFORM_CVTTSD2SI_GPR64q_XMMsd as isize,
    CVTTSS2SI_GPR32d_MEMss = XED_IFORM_CVTTSS2SI_GPR32d_MEMss as isize,
    CVTTSS2SI_GPR32d_XMMss = XED_IFORM_CVTTSS2SI_GPR32d_XMMss as isize,
    CVTTSS2SI_GPR64q_MEMss = XED_IFORM_CVTTSS2SI_GPR64q_MEMss as isize,
    CVTTSS2SI_GPR64q_XMMss = XED_IFORM_CVTTSS2SI_GPR64q_XMMss as isize,
    CWD = XED_IFORM_CWD as isize,
    CWDE = XED_IFORM_CWDE as isize,
    DAA = XED_IFORM_DAA as isize,
    DAS = XED_IFORM_DAS as isize,
    DEC_GPR8 = XED_IFORM_DEC_GPR8 as isize,
    DEC_GPRv_48 = XED_IFORM_DEC_GPRv_48 as isize,
    DEC_GPRv_FFr1 = XED_IFORM_DEC_GPRv_FFr1 as isize,
    DEC_LOCK_MEMb = XED_IFORM_DEC_LOCK_MEMb as isize,
    DEC_LOCK_MEMv = XED_IFORM_DEC_LOCK_MEMv as isize,
    DEC_MEMb = XED_IFORM_DEC_MEMb as isize,
    DEC_MEMv = XED_IFORM_DEC_MEMv as isize,
    DIVPD_XMMpd_MEMpd = XED_IFORM_DIVPD_XMMpd_MEMpd as isize,
    DIVPD_XMMpd_XMMpd = XED_IFORM_DIVPD_XMMpd_XMMpd as isize,
    DIVPS_XMMps_MEMps = XED_IFORM_DIVPS_XMMps_MEMps as isize,
    DIVPS_XMMps_XMMps = XED_IFORM_DIVPS_XMMps_XMMps as isize,
    DIVSD_XMMsd_MEMsd = XED_IFORM_DIVSD_XMMsd_MEMsd as isize,
    DIVSD_XMMsd_XMMsd = XED_IFORM_DIVSD_XMMsd_XMMsd as isize,
    DIVSS_XMMss_MEMss = XED_IFORM_DIVSS_XMMss_MEMss as isize,
    DIVSS_XMMss_XMMss = XED_IFORM_DIVSS_XMMss_XMMss as isize,
    DIV_GPR8 = XED_IFORM_DIV_GPR8 as isize,
    DIV_GPRv = XED_IFORM_DIV_GPRv as isize,
    DIV_MEMb = XED_IFORM_DIV_MEMb as isize,
    DIV_MEMv = XED_IFORM_DIV_MEMv as isize,
    DPPD_XMMdq_MEMdq_IMMb = XED_IFORM_DPPD_XMMdq_MEMdq_IMMb as isize,
    DPPD_XMMdq_XMMdq_IMMb = XED_IFORM_DPPD_XMMdq_XMMdq_IMMb as isize,
    DPPS_XMMdq_MEMdq_IMMb = XED_IFORM_DPPS_XMMdq_MEMdq_IMMb as isize,
    DPPS_XMMdq_XMMdq_IMMb = XED_IFORM_DPPS_XMMdq_XMMdq_IMMb as isize,
    EMMS = XED_IFORM_EMMS as isize,
    ENCLS = XED_IFORM_ENCLS as isize,
    ENCLU = XED_IFORM_ENCLU as isize,
    ENCLV = XED_IFORM_ENCLV as isize,
    ENDBR32 = XED_IFORM_ENDBR32 as isize,
    ENDBR64 = XED_IFORM_ENDBR64 as isize,
    ENTER_IMMw_IMMb = XED_IFORM_ENTER_IMMw_IMMb as isize,
    EXTRACTPS_GPR32d_XMMdq_IMMb = XED_IFORM_EXTRACTPS_GPR32d_XMMdq_IMMb as isize,
    EXTRACTPS_MEMd_XMMps_IMMb = XED_IFORM_EXTRACTPS_MEMd_XMMps_IMMb as isize,
    EXTRQ_XMMq_IMMb_IMMb = XED_IFORM_EXTRQ_XMMq_IMMb_IMMb as isize,
    EXTRQ_XMMq_XMMdq = XED_IFORM_EXTRQ_XMMq_XMMdq as isize,
    F2XM1 = XED_IFORM_F2XM1 as isize,
    FABS = XED_IFORM_FABS as isize,
    FADDP_X87_ST0 = XED_IFORM_FADDP_X87_ST0 as isize,
    FADD_ST0_MEMm64real = XED_IFORM_FADD_ST0_MEMm64real as isize,
    FADD_ST0_MEMmem32real = XED_IFORM_FADD_ST0_MEMmem32real as isize,
    FADD_ST0_X87 = XED_IFORM_FADD_ST0_X87 as isize,
    FADD_X87_ST0 = XED_IFORM_FADD_X87_ST0 as isize,
    FBLD_ST0_MEMmem80dec = XED_IFORM_FBLD_ST0_MEMmem80dec as isize,
    FBSTP_MEMmem80dec_ST0 = XED_IFORM_FBSTP_MEMmem80dec_ST0 as isize,
    FCHS = XED_IFORM_FCHS as isize,
    FCMOVBE_ST0_X87 = XED_IFORM_FCMOVBE_ST0_X87 as isize,
    FCMOVB_ST0_X87 = XED_IFORM_FCMOVB_ST0_X87 as isize,
    FCMOVE_ST0_X87 = XED_IFORM_FCMOVE_ST0_X87 as isize,
    FCMOVNBE_ST0_X87 = XED_IFORM_FCMOVNBE_ST0_X87 as isize,
    FCMOVNB_ST0_X87 = XED_IFORM_FCMOVNB_ST0_X87 as isize,
    FCMOVNE_ST0_X87 = XED_IFORM_FCMOVNE_ST0_X87 as isize,
    FCMOVNU_ST0_X87 = XED_IFORM_FCMOVNU_ST0_X87 as isize,
    FCMOVU_ST0_X87 = XED_IFORM_FCMOVU_ST0_X87 as isize,
    FCOMIP_ST0_X87 = XED_IFORM_FCOMIP_ST0_X87 as isize,
    FCOMI_ST0_X87 = XED_IFORM_FCOMI_ST0_X87 as isize,
    FCOMPP = XED_IFORM_FCOMPP as isize,
    FCOMP_ST0_MEMm64real = XED_IFORM_FCOMP_ST0_MEMm64real as isize,
    FCOMP_ST0_MEMmem32real = XED_IFORM_FCOMP_ST0_MEMmem32real as isize,
    FCOMP_ST0_X87 = XED_IFORM_FCOMP_ST0_X87 as isize,
    FCOMP_ST0_X87_DCD1 = XED_IFORM_FCOMP_ST0_X87_DCD1 as isize,
    FCOMP_ST0_X87_DED0 = XED_IFORM_FCOMP_ST0_X87_DED0 as isize,
    FCOM_ST0_MEMm64real = XED_IFORM_FCOM_ST0_MEMm64real as isize,
    FCOM_ST0_MEMmem32real = XED_IFORM_FCOM_ST0_MEMmem32real as isize,
    FCOM_ST0_X87 = XED_IFORM_FCOM_ST0_X87 as isize,
    FCOM_ST0_X87_DCD0 = XED_IFORM_FCOM_ST0_X87_DCD0 as isize,
    FCOS = XED_IFORM_FCOS as isize,
    FDECSTP = XED_IFORM_FDECSTP as isize,
    FDISI8087_NOP = XED_IFORM_FDISI8087_NOP as isize,
    FDIVP_X87_ST0 = XED_IFORM_FDIVP_X87_ST0 as isize,
    FDIVRP_X87_ST0 = XED_IFORM_FDIVRP_X87_ST0 as isize,
    FDIVR_ST0_MEMm64real = XED_IFORM_FDIVR_ST0_MEMm64real as isize,
    FDIVR_ST0_MEMmem32real = XED_IFORM_FDIVR_ST0_MEMmem32real as isize,
    FDIVR_ST0_X87 = XED_IFORM_FDIVR_ST0_X87 as isize,
    FDIVR_X87_ST0 = XED_IFORM_FDIVR_X87_ST0 as isize,
    FDIV_ST0_MEMm64real = XED_IFORM_FDIV_ST0_MEMm64real as isize,
    FDIV_ST0_MEMmem32real = XED_IFORM_FDIV_ST0_MEMmem32real as isize,
    FDIV_ST0_X87 = XED_IFORM_FDIV_ST0_X87 as isize,
    FDIV_X87_ST0 = XED_IFORM_FDIV_X87_ST0 as isize,
    FEMMS = XED_IFORM_FEMMS as isize,
    FENI8087_NOP = XED_IFORM_FENI8087_NOP as isize,
    FFREEP_X87 = XED_IFORM_FFREEP_X87 as isize,
    FFREE_X87 = XED_IFORM_FFREE_X87 as isize,
    FIADD_ST0_MEMmem16int = XED_IFORM_FIADD_ST0_MEMmem16int as isize,
    FIADD_ST0_MEMmem32int = XED_IFORM_FIADD_ST0_MEMmem32int as isize,
    FICOMP_ST0_MEMmem16int = XED_IFORM_FICOMP_ST0_MEMmem16int as isize,
    FICOMP_ST0_MEMmem32int = XED_IFORM_FICOMP_ST0_MEMmem32int as isize,
    FICOM_ST0_MEMmem16int = XED_IFORM_FICOM_ST0_MEMmem16int as isize,
    FICOM_ST0_MEMmem32int = XED_IFORM_FICOM_ST0_MEMmem32int as isize,
    FIDIVR_ST0_MEMmem16int = XED_IFORM_FIDIVR_ST0_MEMmem16int as isize,
    FIDIVR_ST0_MEMmem32int = XED_IFORM_FIDIVR_ST0_MEMmem32int as isize,
    FIDIV_ST0_MEMmem16int = XED_IFORM_FIDIV_ST0_MEMmem16int as isize,
    FIDIV_ST0_MEMmem32int = XED_IFORM_FIDIV_ST0_MEMmem32int as isize,
    FILD_ST0_MEMm64int = XED_IFORM_FILD_ST0_MEMm64int as isize,
    FILD_ST0_MEMmem16int = XED_IFORM_FILD_ST0_MEMmem16int as isize,
    FILD_ST0_MEMmem32int = XED_IFORM_FILD_ST0_MEMmem32int as isize,
    FIMUL_ST0_MEMmem16int = XED_IFORM_FIMUL_ST0_MEMmem16int as isize,
    FIMUL_ST0_MEMmem32int = XED_IFORM_FIMUL_ST0_MEMmem32int as isize,
    FINCSTP = XED_IFORM_FINCSTP as isize,
    FISTP_MEMm64int_ST0 = XED_IFORM_FISTP_MEMm64int_ST0 as isize,
    FISTP_MEMmem16int_ST0 = XED_IFORM_FISTP_MEMmem16int_ST0 as isize,
    FISTP_MEMmem32int_ST0 = XED_IFORM_FISTP_MEMmem32int_ST0 as isize,
    FISTTP_MEMm64int_ST0 = XED_IFORM_FISTTP_MEMm64int_ST0 as isize,
    FISTTP_MEMmem16int_ST0 = XED_IFORM_FISTTP_MEMmem16int_ST0 as isize,
    FISTTP_MEMmem32int_ST0 = XED_IFORM_FISTTP_MEMmem32int_ST0 as isize,
    FIST_MEMmem16int_ST0 = XED_IFORM_FIST_MEMmem16int_ST0 as isize,
    FIST_MEMmem32int_ST0 = XED_IFORM_FIST_MEMmem32int_ST0 as isize,
    FISUBR_ST0_MEMmem16int = XED_IFORM_FISUBR_ST0_MEMmem16int as isize,
    FISUBR_ST0_MEMmem32int = XED_IFORM_FISUBR_ST0_MEMmem32int as isize,
    FISUB_ST0_MEMmem16int = XED_IFORM_FISUB_ST0_MEMmem16int as isize,
    FISUB_ST0_MEMmem32int = XED_IFORM_FISUB_ST0_MEMmem32int as isize,
    FLD1 = XED_IFORM_FLD1 as isize,
    FLDCW_MEMmem16 = XED_IFORM_FLDCW_MEMmem16 as isize,
    FLDENV_MEMmem14 = XED_IFORM_FLDENV_MEMmem14 as isize,
    FLDENV_MEMmem28 = XED_IFORM_FLDENV_MEMmem28 as isize,
    FLDL2E = XED_IFORM_FLDL2E as isize,
    FLDL2T = XED_IFORM_FLDL2T as isize,
    FLDLG2 = XED_IFORM_FLDLG2 as isize,
    FLDLN2 = XED_IFORM_FLDLN2 as isize,
    FLDPI = XED_IFORM_FLDPI as isize,
    FLDZ = XED_IFORM_FLDZ as isize,
    FLD_ST0_MEMm64real = XED_IFORM_FLD_ST0_MEMm64real as isize,
    FLD_ST0_MEMmem32real = XED_IFORM_FLD_ST0_MEMmem32real as isize,
    FLD_ST0_MEMmem80real = XED_IFORM_FLD_ST0_MEMmem80real as isize,
    FLD_ST0_X87 = XED_IFORM_FLD_ST0_X87 as isize,
    FMULP_X87_ST0 = XED_IFORM_FMULP_X87_ST0 as isize,
    FMUL_ST0_MEMm64real = XED_IFORM_FMUL_ST0_MEMm64real as isize,
    FMUL_ST0_MEMmem32real = XED_IFORM_FMUL_ST0_MEMmem32real as isize,
    FMUL_ST0_X87 = XED_IFORM_FMUL_ST0_X87 as isize,
    FMUL_X87_ST0 = XED_IFORM_FMUL_X87_ST0 as isize,
    FNCLEX = XED_IFORM_FNCLEX as isize,
    FNINIT = XED_IFORM_FNINIT as isize,
    FNOP = XED_IFORM_FNOP as isize,
    FNSAVE_MEMmem108 = XED_IFORM_FNSAVE_MEMmem108 as isize,
    FNSAVE_MEMmem94 = XED_IFORM_FNSAVE_MEMmem94 as isize,
    FNSTCW_MEMmem16 = XED_IFORM_FNSTCW_MEMmem16 as isize,
    FNSTENV_MEMmem14 = XED_IFORM_FNSTENV_MEMmem14 as isize,
    FNSTENV_MEMmem28 = XED_IFORM_FNSTENV_MEMmem28 as isize,
    FNSTSW_AX = XED_IFORM_FNSTSW_AX as isize,
    FNSTSW_MEMmem16 = XED_IFORM_FNSTSW_MEMmem16 as isize,
    FPATAN = XED_IFORM_FPATAN as isize,
    FPREM = XED_IFORM_FPREM as isize,
    FPREM1 = XED_IFORM_FPREM1 as isize,
    FPTAN = XED_IFORM_FPTAN as isize,
    FRNDINT = XED_IFORM_FRNDINT as isize,
    FRSTOR_MEMmem108 = XED_IFORM_FRSTOR_MEMmem108 as isize,
    FRSTOR_MEMmem94 = XED_IFORM_FRSTOR_MEMmem94 as isize,
    FSCALE = XED_IFORM_FSCALE as isize,
    FSETPM287_NOP = XED_IFORM_FSETPM287_NOP as isize,
    FSIN = XED_IFORM_FSIN as isize,
    FSINCOS = XED_IFORM_FSINCOS as isize,
    FSQRT = XED_IFORM_FSQRT as isize,
    FSTPNCE_X87_ST0 = XED_IFORM_FSTPNCE_X87_ST0 as isize,
    FSTP_MEMm64real_ST0 = XED_IFORM_FSTP_MEMm64real_ST0 as isize,
    FSTP_MEMmem32real_ST0 = XED_IFORM_FSTP_MEMmem32real_ST0 as isize,
    FSTP_MEMmem80real_ST0 = XED_IFORM_FSTP_MEMmem80real_ST0 as isize,
    FSTP_X87_ST0 = XED_IFORM_FSTP_X87_ST0 as isize,
    FSTP_X87_ST0_DFD0 = XED_IFORM_FSTP_X87_ST0_DFD0 as isize,
    FSTP_X87_ST0_DFD1 = XED_IFORM_FSTP_X87_ST0_DFD1 as isize,
    FST_MEMm64real_ST0 = XED_IFORM_FST_MEMm64real_ST0 as isize,
    FST_MEMmem32real_ST0 = XED_IFORM_FST_MEMmem32real_ST0 as isize,
    FST_X87_ST0 = XED_IFORM_FST_X87_ST0 as isize,
    FSUBP_X87_ST0 = XED_IFORM_FSUBP_X87_ST0 as isize,
    FSUBRP_X87_ST0 = XED_IFORM_FSUBRP_X87_ST0 as isize,
    FSUBR_ST0_MEMm64real = XED_IFORM_FSUBR_ST0_MEMm64real as isize,
    FSUBR_ST0_MEMmem32real = XED_IFORM_FSUBR_ST0_MEMmem32real as isize,
    FSUBR_ST0_X87 = XED_IFORM_FSUBR_ST0_X87 as isize,
    FSUBR_X87_ST0 = XED_IFORM_FSUBR_X87_ST0 as isize,
    FSUB_ST0_MEMm64real = XED_IFORM_FSUB_ST0_MEMm64real as isize,
    FSUB_ST0_MEMmem32real = XED_IFORM_FSUB_ST0_MEMmem32real as isize,
    FSUB_ST0_X87 = XED_IFORM_FSUB_ST0_X87 as isize,
    FSUB_X87_ST0 = XED_IFORM_FSUB_X87_ST0 as isize,
    FTST = XED_IFORM_FTST as isize,
    FUCOMIP_ST0_X87 = XED_IFORM_FUCOMIP_ST0_X87 as isize,
    FUCOMI_ST0_X87 = XED_IFORM_FUCOMI_ST0_X87 as isize,
    FUCOMPP = XED_IFORM_FUCOMPP as isize,
    FUCOMP_ST0_X87 = XED_IFORM_FUCOMP_ST0_X87 as isize,
    FUCOM_ST0_X87 = XED_IFORM_FUCOM_ST0_X87 as isize,
    FWAIT = XED_IFORM_FWAIT as isize,
    FXAM = XED_IFORM_FXAM as isize,
    FXCH_ST0_X87 = XED_IFORM_FXCH_ST0_X87 as isize,
    FXCH_ST0_X87_DDC1 = XED_IFORM_FXCH_ST0_X87_DDC1 as isize,
    FXCH_ST0_X87_DFC1 = XED_IFORM_FXCH_ST0_X87_DFC1 as isize,
    FXRSTOR64_MEMmfpxenv = XED_IFORM_FXRSTOR64_MEMmfpxenv as isize,
    FXRSTOR_MEMmfpxenv = XED_IFORM_FXRSTOR_MEMmfpxenv as isize,
    FXSAVE64_MEMmfpxenv = XED_IFORM_FXSAVE64_MEMmfpxenv as isize,
    FXSAVE_MEMmfpxenv = XED_IFORM_FXSAVE_MEMmfpxenv as isize,
    FXTRACT = XED_IFORM_FXTRACT as isize,
    FYL2X = XED_IFORM_FYL2X as isize,
    FYL2XP1 = XED_IFORM_FYL2XP1 as isize,
    GETSEC = XED_IFORM_GETSEC as isize,
    GF2P8AFFINEINVQB_XMMu8_MEMu64_IMM8 = XED_IFORM_GF2P8AFFINEINVQB_XMMu8_MEMu64_IMM8 as isize,
    GF2P8AFFINEINVQB_XMMu8_XMMu64_IMM8 = XED_IFORM_GF2P8AFFINEINVQB_XMMu8_XMMu64_IMM8 as isize,
    GF2P8AFFINEQB_XMMu8_MEMu64_IMM8 = XED_IFORM_GF2P8AFFINEQB_XMMu8_MEMu64_IMM8 as isize,
    GF2P8AFFINEQB_XMMu8_XMMu64_IMM8 = XED_IFORM_GF2P8AFFINEQB_XMMu8_XMMu64_IMM8 as isize,
    GF2P8MULB_XMMu8_MEMu8 = XED_IFORM_GF2P8MULB_XMMu8_MEMu8 as isize,
    GF2P8MULB_XMMu8_XMMu8 = XED_IFORM_GF2P8MULB_XMMu8_XMMu8 as isize,
    HADDPD_XMMpd_MEMpd = XED_IFORM_HADDPD_XMMpd_MEMpd as isize,
    HADDPD_XMMpd_XMMpd = XED_IFORM_HADDPD_XMMpd_XMMpd as isize,
    HADDPS_XMMps_MEMps = XED_IFORM_HADDPS_XMMps_MEMps as isize,
    HADDPS_XMMps_XMMps = XED_IFORM_HADDPS_XMMps_XMMps as isize,
    HLT = XED_IFORM_HLT as isize,
    HSUBPD_XMMpd_MEMpd = XED_IFORM_HSUBPD_XMMpd_MEMpd as isize,
    HSUBPD_XMMpd_XMMpd = XED_IFORM_HSUBPD_XMMpd_XMMpd as isize,
    HSUBPS_XMMps_MEMps = XED_IFORM_HSUBPS_XMMps_MEMps as isize,
    HSUBPS_XMMps_XMMps = XED_IFORM_HSUBPS_XMMps_XMMps as isize,
    IDIV_GPR8 = XED_IFORM_IDIV_GPR8 as isize,
    IDIV_GPRv = XED_IFORM_IDIV_GPRv as isize,
    IDIV_MEMb = XED_IFORM_IDIV_MEMb as isize,
    IDIV_MEMv = XED_IFORM_IDIV_MEMv as isize,
    IMUL_GPR8 = XED_IFORM_IMUL_GPR8 as isize,
    IMUL_GPRv = XED_IFORM_IMUL_GPRv as isize,
    IMUL_GPRv_GPRv = XED_IFORM_IMUL_GPRv_GPRv as isize,
    IMUL_GPRv_GPRv_IMMb = XED_IFORM_IMUL_GPRv_GPRv_IMMb as isize,
    IMUL_GPRv_GPRv_IMMz = XED_IFORM_IMUL_GPRv_GPRv_IMMz as isize,
    IMUL_GPRv_MEMv = XED_IFORM_IMUL_GPRv_MEMv as isize,
    IMUL_GPRv_MEMv_IMMb = XED_IFORM_IMUL_GPRv_MEMv_IMMb as isize,
    IMUL_GPRv_MEMv_IMMz = XED_IFORM_IMUL_GPRv_MEMv_IMMz as isize,
    IMUL_MEMb = XED_IFORM_IMUL_MEMb as isize,
    IMUL_MEMv = XED_IFORM_IMUL_MEMv as isize,
    INCSSPD_GPR32u8 = XED_IFORM_INCSSPD_GPR32u8 as isize,
    INCSSPQ_GPR64u8 = XED_IFORM_INCSSPQ_GPR64u8 as isize,
    INC_GPR8 = XED_IFORM_INC_GPR8 as isize,
    INC_GPRv_40 = XED_IFORM_INC_GPRv_40 as isize,
    INC_GPRv_FFr0 = XED_IFORM_INC_GPRv_FFr0 as isize,
    INC_LOCK_MEMb = XED_IFORM_INC_LOCK_MEMb as isize,
    INC_LOCK_MEMv = XED_IFORM_INC_LOCK_MEMv as isize,
    INC_MEMb = XED_IFORM_INC_MEMb as isize,
    INC_MEMv = XED_IFORM_INC_MEMv as isize,
    INSB = XED_IFORM_INSB as isize,
    INSD = XED_IFORM_INSD as isize,
    INSERTPS_XMMps_MEMd_IMMb = XED_IFORM_INSERTPS_XMMps_MEMd_IMMb as isize,
    INSERTPS_XMMps_XMMps_IMMb = XED_IFORM_INSERTPS_XMMps_XMMps_IMMb as isize,
    INSERTQ_XMMq_XMMdq = XED_IFORM_INSERTQ_XMMq_XMMdq as isize,
    INSERTQ_XMMq_XMMq_IMMb_IMMb = XED_IFORM_INSERTQ_XMMq_XMMq_IMMb_IMMb as isize,
    INSW = XED_IFORM_INSW as isize,
    INT1 = XED_IFORM_INT1 as isize,
    INT3 = XED_IFORM_INT3 as isize,
    INTO = XED_IFORM_INTO as isize,
    INT_IMMb = XED_IFORM_INT_IMMb as isize,
    Invalid = XED_IFORM_INVALID as isize,
    INVD = XED_IFORM_INVD as isize,
    INVEPT_GPR32_MEMdq = XED_IFORM_INVEPT_GPR32_MEMdq as isize,
    INVEPT_GPR64_MEMdq = XED_IFORM_INVEPT_GPR64_MEMdq as isize,
    INVLPGA_OrAX_ECX = XED_IFORM_INVLPGA_OrAX_ECX as isize,
    INVLPG_MEMb = XED_IFORM_INVLPG_MEMb as isize,
    INVPCID_GPR32_MEMdq = XED_IFORM_INVPCID_GPR32_MEMdq as isize,
    INVPCID_GPR64_MEMdq = XED_IFORM_INVPCID_GPR64_MEMdq as isize,
    INVVPID_GPR32_MEMdq = XED_IFORM_INVVPID_GPR32_MEMdq as isize,
    INVVPID_GPR64_MEMdq = XED_IFORM_INVVPID_GPR64_MEMdq as isize,
    IN_AL_DX = XED_IFORM_IN_AL_DX as isize,
    IN_AL_IMMb = XED_IFORM_IN_AL_IMMb as isize,
    IN_OeAX_DX = XED_IFORM_IN_OeAX_DX as isize,
    IN_OeAX_IMMb = XED_IFORM_IN_OeAX_IMMb as isize,
    IRET = XED_IFORM_IRET as isize,
    IRETD = XED_IFORM_IRETD as isize,
    IRETQ = XED_IFORM_IRETQ as isize,
    JBE_RELBRb = XED_IFORM_JBE_RELBRb as isize,
    JBE_RELBRd = XED_IFORM_JBE_RELBRd as isize,
    JBE_RELBRz = XED_IFORM_JBE_RELBRz as isize,
    JB_RELBRb = XED_IFORM_JB_RELBRb as isize,
    JB_RELBRd = XED_IFORM_JB_RELBRd as isize,
    JB_RELBRz = XED_IFORM_JB_RELBRz as isize,
    JCXZ_RELBRb = XED_IFORM_JCXZ_RELBRb as isize,
    JECXZ_RELBRb = XED_IFORM_JECXZ_RELBRb as isize,
    JLE_RELBRb = XED_IFORM_JLE_RELBRb as isize,
    JLE_RELBRd = XED_IFORM_JLE_RELBRd as isize,
    JLE_RELBRz = XED_IFORM_JLE_RELBRz as isize,
    JL_RELBRb = XED_IFORM_JL_RELBRb as isize,
    JL_RELBRd = XED_IFORM_JL_RELBRd as isize,
    JL_RELBRz = XED_IFORM_JL_RELBRz as isize,
    JMP_FAR_MEMp2 = XED_IFORM_JMP_FAR_MEMp2 as isize,
    JMP_FAR_PTRp_IMMw = XED_IFORM_JMP_FAR_PTRp_IMMw as isize,
    JMP_GPRv = XED_IFORM_JMP_GPRv as isize,
    JMP_MEMv = XED_IFORM_JMP_MEMv as isize,
    JMP_RELBRb = XED_IFORM_JMP_RELBRb as isize,
    JMP_RELBRd = XED_IFORM_JMP_RELBRd as isize,
    JMP_RELBRz = XED_IFORM_JMP_RELBRz as isize,
    JNBE_RELBRb = XED_IFORM_JNBE_RELBRb as isize,
    JNBE_RELBRd = XED_IFORM_JNBE_RELBRd as isize,
    JNBE_RELBRz = XED_IFORM_JNBE_RELBRz as isize,
    JNB_RELBRb = XED_IFORM_JNB_RELBRb as isize,
    JNB_RELBRd = XED_IFORM_JNB_RELBRd as isize,
    JNB_RELBRz = XED_IFORM_JNB_RELBRz as isize,
    JNLE_RELBRb = XED_IFORM_JNLE_RELBRb as isize,
    JNLE_RELBRd = XED_IFORM_JNLE_RELBRd as isize,
    JNLE_RELBRz = XED_IFORM_JNLE_RELBRz as isize,
    JNL_RELBRb = XED_IFORM_JNL_RELBRb as isize,
    JNL_RELBRd = XED_IFORM_JNL_RELBRd as isize,
    JNL_RELBRz = XED_IFORM_JNL_RELBRz as isize,
    JNO_RELBRb = XED_IFORM_JNO_RELBRb as isize,
    JNO_RELBRd = XED_IFORM_JNO_RELBRd as isize,
    JNO_RELBRz = XED_IFORM_JNO_RELBRz as isize,
    JNP_RELBRb = XED_IFORM_JNP_RELBRb as isize,
    JNP_RELBRd = XED_IFORM_JNP_RELBRd as isize,
    JNP_RELBRz = XED_IFORM_JNP_RELBRz as isize,
    JNS_RELBRb = XED_IFORM_JNS_RELBRb as isize,
    JNS_RELBRd = XED_IFORM_JNS_RELBRd as isize,
    JNS_RELBRz = XED_IFORM_JNS_RELBRz as isize,
    JNZ_RELBRb = XED_IFORM_JNZ_RELBRb as isize,
    JNZ_RELBRd = XED_IFORM_JNZ_RELBRd as isize,
    JNZ_RELBRz = XED_IFORM_JNZ_RELBRz as isize,
    JO_RELBRb = XED_IFORM_JO_RELBRb as isize,
    JO_RELBRd = XED_IFORM_JO_RELBRd as isize,
    JO_RELBRz = XED_IFORM_JO_RELBRz as isize,
    JP_RELBRb = XED_IFORM_JP_RELBRb as isize,
    JP_RELBRd = XED_IFORM_JP_RELBRd as isize,
    JP_RELBRz = XED_IFORM_JP_RELBRz as isize,
    JRCXZ_RELBRb = XED_IFORM_JRCXZ_RELBRb as isize,
    JS_RELBRb = XED_IFORM_JS_RELBRb as isize,
    JS_RELBRd = XED_IFORM_JS_RELBRd as isize,
    JS_RELBRz = XED_IFORM_JS_RELBRz as isize,
    JZ_RELBRb = XED_IFORM_JZ_RELBRb as isize,
    JZ_RELBRd = XED_IFORM_JZ_RELBRd as isize,
    JZ_RELBRz = XED_IFORM_JZ_RELBRz as isize,
    KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KADDB_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KADDD_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KADDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KADDW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDB_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDD_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDNB_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDND_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDNQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDNW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KANDW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KMOVB_GPR32u32_MASKmskw_AVX512 = XED_IFORM_KMOVB_GPR32u32_MASKmskw_AVX512 as isize,
    KMOVB_MASKmskw_GPR32u32_AVX512 = XED_IFORM_KMOVB_MASKmskw_GPR32u32_AVX512 as isize,
    KMOVB_MASKmskw_MASKu8_AVX512 = XED_IFORM_KMOVB_MASKmskw_MASKu8_AVX512 as isize,
    KMOVB_MASKmskw_MEMu8_AVX512 = XED_IFORM_KMOVB_MASKmskw_MEMu8_AVX512 as isize,
    KMOVB_MEMu8_MASKmskw_AVX512 = XED_IFORM_KMOVB_MEMu8_MASKmskw_AVX512 as isize,
    KMOVD_GPR32u32_MASKmskw_AVX512 = XED_IFORM_KMOVD_GPR32u32_MASKmskw_AVX512 as isize,
    KMOVD_MASKmskw_GPR32u32_AVX512 = XED_IFORM_KMOVD_MASKmskw_GPR32u32_AVX512 as isize,
    KMOVD_MASKmskw_MASKu32_AVX512 = XED_IFORM_KMOVD_MASKmskw_MASKu32_AVX512 as isize,
    KMOVD_MASKmskw_MEMu32_AVX512 = XED_IFORM_KMOVD_MASKmskw_MEMu32_AVX512 as isize,
    KMOVD_MEMu32_MASKmskw_AVX512 = XED_IFORM_KMOVD_MEMu32_MASKmskw_AVX512 as isize,
    KMOVQ_GPR64u64_MASKmskw_AVX512 = XED_IFORM_KMOVQ_GPR64u64_MASKmskw_AVX512 as isize,
    KMOVQ_MASKmskw_GPR64u64_AVX512 = XED_IFORM_KMOVQ_MASKmskw_GPR64u64_AVX512 as isize,
    KMOVQ_MASKmskw_MASKu64_AVX512 = XED_IFORM_KMOVQ_MASKmskw_MASKu64_AVX512 as isize,
    KMOVQ_MASKmskw_MEMu64_AVX512 = XED_IFORM_KMOVQ_MASKmskw_MEMu64_AVX512 as isize,
    KMOVQ_MEMu64_MASKmskw_AVX512 = XED_IFORM_KMOVQ_MEMu64_MASKmskw_AVX512 as isize,
    KMOVW_GPR32u32_MASKmskw_AVX512 = XED_IFORM_KMOVW_GPR32u32_MASKmskw_AVX512 as isize,
    KMOVW_MASKmskw_GPR32u32_AVX512 = XED_IFORM_KMOVW_MASKmskw_GPR32u32_AVX512 as isize,
    KMOVW_MASKmskw_MASKu16_AVX512 = XED_IFORM_KMOVW_MASKmskw_MASKu16_AVX512 as isize,
    KMOVW_MASKmskw_MEMu16_AVX512 = XED_IFORM_KMOVW_MASKmskw_MEMu16_AVX512 as isize,
    KMOVW_MEMu16_MASKmskw_AVX512 = XED_IFORM_KMOVW_MEMu16_MASKmskw_AVX512 as isize,
    KNOTB_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KNOTB_MASKmskw_MASKmskw_AVX512 as isize,
    KNOTD_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KNOTD_MASKmskw_MASKmskw_AVX512 as isize,
    KNOTQ_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KNOTQ_MASKmskw_MASKmskw_AVX512 as isize,
    KNOTW_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KNOTW_MASKmskw_MASKmskw_AVX512 as isize,
    KORB_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KORB_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KORD_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KORD_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KORTESTB_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KORTESTB_MASKmskw_MASKmskw_AVX512 as isize,
    KORTESTD_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KORTESTD_MASKmskw_MASKmskw_AVX512 as isize,
    KORTESTQ_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KORTESTQ_MASKmskw_MASKmskw_AVX512 as isize,
    KORTESTW_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KORTESTW_MASKmskw_MASKmskw_AVX512 as isize,
    KORW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KORW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTLB_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTLD_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTLQ_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTLW_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTRB_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTRD_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTRQ_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512 =
        XED_IFORM_KSHIFTRW_MASKmskw_MASKmskw_IMM8_AVX512 as isize,
    KTESTB_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KTESTB_MASKmskw_MASKmskw_AVX512 as isize,
    KTESTD_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KTESTD_MASKmskw_MASKmskw_AVX512 as isize,
    KTESTQ_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KTESTQ_MASKmskw_MASKmskw_AVX512 as isize,
    KTESTW_MASKmskw_MASKmskw_AVX512 = XED_IFORM_KTESTW_MASKmskw_MASKmskw_AVX512 as isize,
    KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KUNPCKBW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KUNPCKDQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KUNPCKWD_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXNORB_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXNORD_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXNORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXNORW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXORB_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXORD_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXORQ_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512 =
        XED_IFORM_KXORW_MASKmskw_MASKmskw_MASKmskw_AVX512 as isize,
    LAHF = XED_IFORM_LAHF as isize,
    LAR_GPRv_GPRv = XED_IFORM_LAR_GPRv_GPRv as isize,
    LAR_GPRv_MEMw = XED_IFORM_LAR_GPRv_MEMw as isize,
    LAST = XED_IFORM_LAST as isize,
    LDDQU_XMMpd_MEMdq = XED_IFORM_LDDQU_XMMpd_MEMdq as isize,
    LDMXCSR_MEMd = XED_IFORM_LDMXCSR_MEMd as isize,
    LDS_GPRz_MEMp = XED_IFORM_LDS_GPRz_MEMp as isize,
    LEAVE = XED_IFORM_LEAVE as isize,
    LEA_GPRv_AGEN = XED_IFORM_LEA_GPRv_AGEN as isize,
    LES_GPRz_MEMp = XED_IFORM_LES_GPRz_MEMp as isize,
    LFENCE = XED_IFORM_LFENCE as isize,
    LFS_GPRv_MEMp2 = XED_IFORM_LFS_GPRv_MEMp2 as isize,
    LGDT_MEMs = XED_IFORM_LGDT_MEMs as isize,
    LGDT_MEMs64 = XED_IFORM_LGDT_MEMs64 as isize,
    LGS_GPRv_MEMp2 = XED_IFORM_LGS_GPRv_MEMp2 as isize,
    LIDT_MEMs = XED_IFORM_LIDT_MEMs as isize,
    LIDT_MEMs64 = XED_IFORM_LIDT_MEMs64 as isize,
    LLDT_GPR16 = XED_IFORM_LLDT_GPR16 as isize,
    LLDT_MEMw = XED_IFORM_LLDT_MEMw as isize,
    LLWPCB_GPRyy = XED_IFORM_LLWPCB_GPRyy as isize,
    LMSW_GPR16 = XED_IFORM_LMSW_GPR16 as isize,
    LMSW_MEMw = XED_IFORM_LMSW_MEMw as isize,
    LODSB = XED_IFORM_LODSB as isize,
    LODSD = XED_IFORM_LODSD as isize,
    LODSQ = XED_IFORM_LODSQ as isize,
    LODSW = XED_IFORM_LODSW as isize,
    LOOPE_RELBRb = XED_IFORM_LOOPE_RELBRb as isize,
    LOOPNE_RELBRb = XED_IFORM_LOOPNE_RELBRb as isize,
    LOOP_RELBRb = XED_IFORM_LOOP_RELBRb as isize,
    LSL_GPRv_GPRz = XED_IFORM_LSL_GPRv_GPRz as isize,
    LSL_GPRv_MEMw = XED_IFORM_LSL_GPRv_MEMw as isize,
    LSS_GPRv_MEMp2 = XED_IFORM_LSS_GPRv_MEMp2 as isize,
    LTR_GPR16 = XED_IFORM_LTR_GPR16 as isize,
    LTR_MEMw = XED_IFORM_LTR_MEMw as isize,
    LWPINS_VGPRyy_GPR32y_IMMd = XED_IFORM_LWPINS_VGPRyy_GPR32y_IMMd as isize,
    LWPINS_VGPRyy_MEMd_IMMd = XED_IFORM_LWPINS_VGPRyy_MEMd_IMMd as isize,
    LWPVAL_VGPRyy_GPR32y_IMMd = XED_IFORM_LWPVAL_VGPRyy_GPR32y_IMMd as isize,
    LWPVAL_VGPRyy_MEMd_IMMd = XED_IFORM_LWPVAL_VGPRyy_MEMd_IMMd as isize,
    LZCNT_GPRv_GPRv = XED_IFORM_LZCNT_GPRv_GPRv as isize,
    LZCNT_GPRv_MEMv = XED_IFORM_LZCNT_GPRv_MEMv as isize,
    MASKMOVDQU_XMMdq_XMMdq = XED_IFORM_MASKMOVDQU_XMMdq_XMMdq as isize,
    MASKMOVQ_MMXq_MMXq = XED_IFORM_MASKMOVQ_MMXq_MMXq as isize,
    MAXPD_XMMpd_MEMpd = XED_IFORM_MAXPD_XMMpd_MEMpd as isize,
    MAXPD_XMMpd_XMMpd = XED_IFORM_MAXPD_XMMpd_XMMpd as isize,
    MAXPS_XMMps_MEMps = XED_IFORM_MAXPS_XMMps_MEMps as isize,
    MAXPS_XMMps_XMMps = XED_IFORM_MAXPS_XMMps_XMMps as isize,
    MAXSD_XMMsd_MEMsd = XED_IFORM_MAXSD_XMMsd_MEMsd as isize,
    MAXSD_XMMsd_XMMsd = XED_IFORM_MAXSD_XMMsd_XMMsd as isize,
    MAXSS_XMMss_MEMss = XED_IFORM_MAXSS_XMMss_MEMss as isize,
    MAXSS_XMMss_XMMss = XED_IFORM_MAXSS_XMMss_XMMss as isize,
    MFENCE = XED_IFORM_MFENCE as isize,
    MINPD_XMMpd_MEMpd = XED_IFORM_MINPD_XMMpd_MEMpd as isize,
    MINPD_XMMpd_XMMpd = XED_IFORM_MINPD_XMMpd_XMMpd as isize,
    MINPS_XMMps_MEMps = XED_IFORM_MINPS_XMMps_MEMps as isize,
    MINPS_XMMps_XMMps = XED_IFORM_MINPS_XMMps_XMMps as isize,
    MINSD_XMMsd_MEMsd = XED_IFORM_MINSD_XMMsd_MEMsd as isize,
    MINSD_XMMsd_XMMsd = XED_IFORM_MINSD_XMMsd_XMMsd as isize,
    MINSS_XMMss_MEMss = XED_IFORM_MINSS_XMMss_MEMss as isize,
    MINSS_XMMss_XMMss = XED_IFORM_MINSS_XMMss_XMMss as isize,
    MONITOR = XED_IFORM_MONITOR as isize,
    MONITORX = XED_IFORM_MONITORX as isize,
    MOVAPD_MEMpd_XMMpd = XED_IFORM_MOVAPD_MEMpd_XMMpd as isize,
    MOVAPD_XMMpd_MEMpd = XED_IFORM_MOVAPD_XMMpd_MEMpd as isize,
    MOVAPD_XMMpd_XMMpd_0F28 = XED_IFORM_MOVAPD_XMMpd_XMMpd_0F28 as isize,
    MOVAPD_XMMpd_XMMpd_0F29 = XED_IFORM_MOVAPD_XMMpd_XMMpd_0F29 as isize,
    MOVAPS_MEMps_XMMps = XED_IFORM_MOVAPS_MEMps_XMMps as isize,
    MOVAPS_XMMps_MEMps = XED_IFORM_MOVAPS_XMMps_MEMps as isize,
    MOVAPS_XMMps_XMMps_0F28 = XED_IFORM_MOVAPS_XMMps_XMMps_0F28 as isize,
    MOVAPS_XMMps_XMMps_0F29 = XED_IFORM_MOVAPS_XMMps_XMMps_0F29 as isize,
    MOVBE_GPRv_MEMv = XED_IFORM_MOVBE_GPRv_MEMv as isize,
    MOVBE_MEMv_GPRv = XED_IFORM_MOVBE_MEMv_GPRv as isize,
    MOVDDUP_XMMdq_MEMq = XED_IFORM_MOVDDUP_XMMdq_MEMq as isize,
    MOVDDUP_XMMdq_XMMq = XED_IFORM_MOVDDUP_XMMdq_XMMq as isize,
    MOVDIR64B_GPRa_MEM = XED_IFORM_MOVDIR64B_GPRa_MEM as isize,
    MOVDIRI_MEMu32_GPR32u32 = XED_IFORM_MOVDIRI_MEMu32_GPR32u32 as isize,
    MOVDIRI_MEMu64_GPR64u64 = XED_IFORM_MOVDIRI_MEMu64_GPR64u64 as isize,
    MOVDQ2Q_MMXq_XMMq = XED_IFORM_MOVDQ2Q_MMXq_XMMq as isize,
    MOVDQA_MEMdq_XMMdq = XED_IFORM_MOVDQA_MEMdq_XMMdq as isize,
    MOVDQA_XMMdq_MEMdq = XED_IFORM_MOVDQA_XMMdq_MEMdq as isize,
    MOVDQA_XMMdq_XMMdq_0F6F = XED_IFORM_MOVDQA_XMMdq_XMMdq_0F6F as isize,
    MOVDQA_XMMdq_XMMdq_0F7F = XED_IFORM_MOVDQA_XMMdq_XMMdq_0F7F as isize,
    MOVDQU_MEMdq_XMMdq = XED_IFORM_MOVDQU_MEMdq_XMMdq as isize,
    MOVDQU_XMMdq_MEMdq = XED_IFORM_MOVDQU_XMMdq_MEMdq as isize,
    MOVDQU_XMMdq_XMMdq_0F6F = XED_IFORM_MOVDQU_XMMdq_XMMdq_0F6F as isize,
    MOVDQU_XMMdq_XMMdq_0F7F = XED_IFORM_MOVDQU_XMMdq_XMMdq_0F7F as isize,
    MOVD_GPR32_MMXd = XED_IFORM_MOVD_GPR32_MMXd as isize,
    MOVD_GPR32_XMMd = XED_IFORM_MOVD_GPR32_XMMd as isize,
    MOVD_MEMd_MMXd = XED_IFORM_MOVD_MEMd_MMXd as isize,
    MOVD_MEMd_XMMd = XED_IFORM_MOVD_MEMd_XMMd as isize,
    MOVD_MMXq_GPR32 = XED_IFORM_MOVD_MMXq_GPR32 as isize,
    MOVD_MMXq_MEMd = XED_IFORM_MOVD_MMXq_MEMd as isize,
    MOVD_XMMdq_GPR32 = XED_IFORM_MOVD_XMMdq_GPR32 as isize,
    MOVD_XMMdq_MEMd = XED_IFORM_MOVD_XMMdq_MEMd as isize,
    MOVHLPS_XMMq_XMMq = XED_IFORM_MOVHLPS_XMMq_XMMq as isize,
    MOVHPD_MEMq_XMMsd = XED_IFORM_MOVHPD_MEMq_XMMsd as isize,
    MOVHPD_XMMsd_MEMq = XED_IFORM_MOVHPD_XMMsd_MEMq as isize,
    MOVHPS_MEMq_XMMps = XED_IFORM_MOVHPS_MEMq_XMMps as isize,
    MOVHPS_XMMq_MEMq = XED_IFORM_MOVHPS_XMMq_MEMq as isize,
    MOVLHPS_XMMq_XMMq = XED_IFORM_MOVLHPS_XMMq_XMMq as isize,
    MOVLPD_MEMq_XMMsd = XED_IFORM_MOVLPD_MEMq_XMMsd as isize,
    MOVLPD_XMMsd_MEMq = XED_IFORM_MOVLPD_XMMsd_MEMq as isize,
    MOVLPS_MEMq_XMMps = XED_IFORM_MOVLPS_MEMq_XMMps as isize,
    MOVLPS_XMMq_MEMq = XED_IFORM_MOVLPS_XMMq_MEMq as isize,
    MOVMSKPD_GPR32_XMMpd = XED_IFORM_MOVMSKPD_GPR32_XMMpd as isize,
    MOVMSKPS_GPR32_XMMps = XED_IFORM_MOVMSKPS_GPR32_XMMps as isize,
    MOVNTDQA_XMMdq_MEMdq = XED_IFORM_MOVNTDQA_XMMdq_MEMdq as isize,
    MOVNTDQ_MEMdq_XMMdq = XED_IFORM_MOVNTDQ_MEMdq_XMMdq as isize,
    MOVNTI_MEMd_GPR32 = XED_IFORM_MOVNTI_MEMd_GPR32 as isize,
    MOVNTI_MEMq_GPR64 = XED_IFORM_MOVNTI_MEMq_GPR64 as isize,
    MOVNTPD_MEMdq_XMMpd = XED_IFORM_MOVNTPD_MEMdq_XMMpd as isize,
    MOVNTPS_MEMdq_XMMps = XED_IFORM_MOVNTPS_MEMdq_XMMps as isize,
    MOVNTQ_MEMq_MMXq = XED_IFORM_MOVNTQ_MEMq_MMXq as isize,
    MOVNTSD_MEMq_XMMq = XED_IFORM_MOVNTSD_MEMq_XMMq as isize,
    MOVNTSS_MEMd_XMMd = XED_IFORM_MOVNTSS_MEMd_XMMd as isize,
    MOVQ2DQ_XMMdq_MMXq = XED_IFORM_MOVQ2DQ_XMMdq_MMXq as isize,
    MOVQ_GPR64_MMXq = XED_IFORM_MOVQ_GPR64_MMXq as isize,
    MOVQ_GPR64_XMMq = XED_IFORM_MOVQ_GPR64_XMMq as isize,
    MOVQ_MEMq_MMXq_0F7E = XED_IFORM_MOVQ_MEMq_MMXq_0F7E as isize,
    MOVQ_MEMq_MMXq_0F7F = XED_IFORM_MOVQ_MEMq_MMXq_0F7F as isize,
    MOVQ_MEMq_XMMq_0F7E = XED_IFORM_MOVQ_MEMq_XMMq_0F7E as isize,
    MOVQ_MEMq_XMMq_0FD6 = XED_IFORM_MOVQ_MEMq_XMMq_0FD6 as isize,
    MOVQ_MMXq_GPR64 = XED_IFORM_MOVQ_MMXq_GPR64 as isize,
    MOVQ_MMXq_MEMq_0F6E = XED_IFORM_MOVQ_MMXq_MEMq_0F6E as isize,
    MOVQ_MMXq_MEMq_0F6F = XED_IFORM_MOVQ_MMXq_MEMq_0F6F as isize,
    MOVQ_MMXq_MMXq_0F6F = XED_IFORM_MOVQ_MMXq_MMXq_0F6F as isize,
    MOVQ_MMXq_MMXq_0F7F = XED_IFORM_MOVQ_MMXq_MMXq_0F7F as isize,
    MOVQ_XMMdq_GPR64 = XED_IFORM_MOVQ_XMMdq_GPR64 as isize,
    MOVQ_XMMdq_MEMq_0F6E = XED_IFORM_MOVQ_XMMdq_MEMq_0F6E as isize,
    MOVQ_XMMdq_MEMq_0F7E = XED_IFORM_MOVQ_XMMdq_MEMq_0F7E as isize,
    MOVQ_XMMdq_XMMq_0F7E = XED_IFORM_MOVQ_XMMdq_XMMq_0F7E as isize,
    MOVQ_XMMdq_XMMq_0FD6 = XED_IFORM_MOVQ_XMMdq_XMMq_0FD6 as isize,
    MOVSB = XED_IFORM_MOVSB as isize,
    MOVSD = XED_IFORM_MOVSD as isize,
    MOVSD_XMM_MEMsd_XMMsd = XED_IFORM_MOVSD_XMM_MEMsd_XMMsd as isize,
    MOVSD_XMM_XMMdq_MEMsd = XED_IFORM_MOVSD_XMM_XMMdq_MEMsd as isize,
    MOVSD_XMM_XMMsd_XMMsd_0F10 = XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F10 as isize,
    MOVSD_XMM_XMMsd_XMMsd_0F11 = XED_IFORM_MOVSD_XMM_XMMsd_XMMsd_0F11 as isize,
    MOVSHDUP_XMMps_MEMps = XED_IFORM_MOVSHDUP_XMMps_MEMps as isize,
    MOVSHDUP_XMMps_XMMps = XED_IFORM_MOVSHDUP_XMMps_XMMps as isize,
    MOVSLDUP_XMMps_MEMps = XED_IFORM_MOVSLDUP_XMMps_MEMps as isize,
    MOVSLDUP_XMMps_XMMps = XED_IFORM_MOVSLDUP_XMMps_XMMps as isize,
    MOVSQ = XED_IFORM_MOVSQ as isize,
    MOVSS_MEMss_XMMss = XED_IFORM_MOVSS_MEMss_XMMss as isize,
    MOVSS_XMMdq_MEMss = XED_IFORM_MOVSS_XMMdq_MEMss as isize,
    MOVSS_XMMss_XMMss_0F10 = XED_IFORM_MOVSS_XMMss_XMMss_0F10 as isize,
    MOVSS_XMMss_XMMss_0F11 = XED_IFORM_MOVSS_XMMss_XMMss_0F11 as isize,
    MOVSW = XED_IFORM_MOVSW as isize,
    MOVSXD_GPRv_GPR32 = XED_IFORM_MOVSXD_GPRv_GPR32 as isize,
    MOVSXD_GPRv_MEMd = XED_IFORM_MOVSXD_GPRv_MEMd as isize,
    MOVSX_GPRv_GPR16 = XED_IFORM_MOVSX_GPRv_GPR16 as isize,
    MOVSX_GPRv_GPR8 = XED_IFORM_MOVSX_GPRv_GPR8 as isize,
    MOVSX_GPRv_MEMb = XED_IFORM_MOVSX_GPRv_MEMb as isize,
    MOVSX_GPRv_MEMw = XED_IFORM_MOVSX_GPRv_MEMw as isize,
    MOVUPD_MEMpd_XMMpd = XED_IFORM_MOVUPD_MEMpd_XMMpd as isize,
    MOVUPD_XMMpd_MEMpd = XED_IFORM_MOVUPD_XMMpd_MEMpd as isize,
    MOVUPD_XMMpd_XMMpd_0F10 = XED_IFORM_MOVUPD_XMMpd_XMMpd_0F10 as isize,
    MOVUPD_XMMpd_XMMpd_0F11 = XED_IFORM_MOVUPD_XMMpd_XMMpd_0F11 as isize,
    MOVUPS_MEMps_XMMps = XED_IFORM_MOVUPS_MEMps_XMMps as isize,
    MOVUPS_XMMps_MEMps = XED_IFORM_MOVUPS_XMMps_MEMps as isize,
    MOVUPS_XMMps_XMMps_0F10 = XED_IFORM_MOVUPS_XMMps_XMMps_0F10 as isize,
    MOVUPS_XMMps_XMMps_0F11 = XED_IFORM_MOVUPS_XMMps_XMMps_0F11 as isize,
    MOVZX_GPRv_GPR16 = XED_IFORM_MOVZX_GPRv_GPR16 as isize,
    MOVZX_GPRv_GPR8 = XED_IFORM_MOVZX_GPRv_GPR8 as isize,
    MOVZX_GPRv_MEMb = XED_IFORM_MOVZX_GPRv_MEMb as isize,
    MOVZX_GPRv_MEMw = XED_IFORM_MOVZX_GPRv_MEMw as isize,
    MOV_AL_MEMb = XED_IFORM_MOV_AL_MEMb as isize,
    MOV_CR_CR_GPR32 = XED_IFORM_MOV_CR_CR_GPR32 as isize,
    MOV_CR_CR_GPR64 = XED_IFORM_MOV_CR_CR_GPR64 as isize,
    MOV_CR_GPR32_CR = XED_IFORM_MOV_CR_GPR32_CR as isize,
    MOV_CR_GPR64_CR = XED_IFORM_MOV_CR_GPR64_CR as isize,
    MOV_DR_DR_GPR32 = XED_IFORM_MOV_DR_DR_GPR32 as isize,
    MOV_DR_DR_GPR64 = XED_IFORM_MOV_DR_DR_GPR64 as isize,
    MOV_DR_GPR32_DR = XED_IFORM_MOV_DR_GPR32_DR as isize,
    MOV_DR_GPR64_DR = XED_IFORM_MOV_DR_GPR64_DR as isize,
    MOV_GPR8_GPR8_88 = XED_IFORM_MOV_GPR8_GPR8_88 as isize,
    MOV_GPR8_GPR8_8A = XED_IFORM_MOV_GPR8_GPR8_8A as isize,
    MOV_GPR8_IMMb_B0 = XED_IFORM_MOV_GPR8_IMMb_B0 as isize,
    MOV_GPR8_IMMb_C6r0 = XED_IFORM_MOV_GPR8_IMMb_C6r0 as isize,
    MOV_GPR8_MEMb = XED_IFORM_MOV_GPR8_MEMb as isize,
    MOV_GPRv_GPRv_89 = XED_IFORM_MOV_GPRv_GPRv_89 as isize,
    MOV_GPRv_GPRv_8B = XED_IFORM_MOV_GPRv_GPRv_8B as isize,
    MOV_GPRv_IMMv = XED_IFORM_MOV_GPRv_IMMv as isize,
    MOV_GPRv_IMMz = XED_IFORM_MOV_GPRv_IMMz as isize,
    MOV_GPRv_MEMv = XED_IFORM_MOV_GPRv_MEMv as isize,
    MOV_GPRv_SEG = XED_IFORM_MOV_GPRv_SEG as isize,
    MOV_MEMb_AL = XED_IFORM_MOV_MEMb_AL as isize,
    MOV_MEMb_GPR8 = XED_IFORM_MOV_MEMb_GPR8 as isize,
    MOV_MEMb_IMMb = XED_IFORM_MOV_MEMb_IMMb as isize,
    MOV_MEMv_GPRv = XED_IFORM_MOV_MEMv_GPRv as isize,
    MOV_MEMv_IMMz = XED_IFORM_MOV_MEMv_IMMz as isize,
    MOV_MEMv_OrAX = XED_IFORM_MOV_MEMv_OrAX as isize,
    MOV_MEMw_SEG = XED_IFORM_MOV_MEMw_SEG as isize,
    MOV_OrAX_MEMv = XED_IFORM_MOV_OrAX_MEMv as isize,
    MOV_SEG_GPR16 = XED_IFORM_MOV_SEG_GPR16 as isize,
    MOV_SEG_MEMw = XED_IFORM_MOV_SEG_MEMw as isize,
    MPSADBW_XMMdq_MEMdq_IMMb = XED_IFORM_MPSADBW_XMMdq_MEMdq_IMMb as isize,
    MPSADBW_XMMdq_XMMdq_IMMb = XED_IFORM_MPSADBW_XMMdq_XMMdq_IMMb as isize,
    MULPD_XMMpd_MEMpd = XED_IFORM_MULPD_XMMpd_MEMpd as isize,
    MULPD_XMMpd_XMMpd = XED_IFORM_MULPD_XMMpd_XMMpd as isize,
    MULPS_XMMps_MEMps = XED_IFORM_MULPS_XMMps_MEMps as isize,
    MULPS_XMMps_XMMps = XED_IFORM_MULPS_XMMps_XMMps as isize,
    MULSD_XMMsd_MEMsd = XED_IFORM_MULSD_XMMsd_MEMsd as isize,
    MULSD_XMMsd_XMMsd = XED_IFORM_MULSD_XMMsd_XMMsd as isize,
    MULSS_XMMss_MEMss = XED_IFORM_MULSS_XMMss_MEMss as isize,
    MULSS_XMMss_XMMss = XED_IFORM_MULSS_XMMss_XMMss as isize,
    MULX_VGPR32d_VGPR32d_MEMd = XED_IFORM_MULX_VGPR32d_VGPR32d_MEMd as isize,
    MULX_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_MULX_VGPR32d_VGPR32d_VGPR32d as isize,
    MULX_VGPR64q_VGPR64q_MEMq = XED_IFORM_MULX_VGPR64q_VGPR64q_MEMq as isize,
    MULX_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_MULX_VGPR64q_VGPR64q_VGPR64q as isize,
    MUL_GPR8 = XED_IFORM_MUL_GPR8 as isize,
    MUL_GPRv = XED_IFORM_MUL_GPRv as isize,
    MUL_MEMb = XED_IFORM_MUL_MEMb as isize,
    MUL_MEMv = XED_IFORM_MUL_MEMv as isize,
    MWAIT = XED_IFORM_MWAIT as isize,
    MWAITX = XED_IFORM_MWAITX as isize,
    NEG_GPR8 = XED_IFORM_NEG_GPR8 as isize,
    NEG_GPRv = XED_IFORM_NEG_GPRv as isize,
    NEG_LOCK_MEMb = XED_IFORM_NEG_LOCK_MEMb as isize,
    NEG_LOCK_MEMv = XED_IFORM_NEG_LOCK_MEMv as isize,
    NEG_MEMb = XED_IFORM_NEG_MEMb as isize,
    NEG_MEMv = XED_IFORM_NEG_MEMv as isize,
    NOP_90 = XED_IFORM_NOP_90 as isize,
    NOP_GPRv_0F18r0 = XED_IFORM_NOP_GPRv_0F18r0 as isize,
    NOP_GPRv_0F18r1 = XED_IFORM_NOP_GPRv_0F18r1 as isize,
    NOP_GPRv_0F18r2 = XED_IFORM_NOP_GPRv_0F18r2 as isize,
    NOP_GPRv_0F18r3 = XED_IFORM_NOP_GPRv_0F18r3 as isize,
    NOP_GPRv_0F18r4 = XED_IFORM_NOP_GPRv_0F18r4 as isize,
    NOP_GPRv_0F18r5 = XED_IFORM_NOP_GPRv_0F18r5 as isize,
    NOP_GPRv_0F18r6 = XED_IFORM_NOP_GPRv_0F18r6 as isize,
    NOP_GPRv_0F18r7 = XED_IFORM_NOP_GPRv_0F18r7 as isize,
    NOP_GPRv_GPRv_0F0D = XED_IFORM_NOP_GPRv_GPRv_0F0D as isize,
    NOP_GPRv_GPRv_0F19 = XED_IFORM_NOP_GPRv_GPRv_0F19 as isize,
    NOP_GPRv_GPRv_0F1A = XED_IFORM_NOP_GPRv_GPRv_0F1A as isize,
    NOP_GPRv_GPRv_0F1B = XED_IFORM_NOP_GPRv_GPRv_0F1B as isize,
    NOP_GPRv_GPRv_0F1C = XED_IFORM_NOP_GPRv_GPRv_0F1C as isize,
    NOP_GPRv_GPRv_0F1D = XED_IFORM_NOP_GPRv_GPRv_0F1D as isize,
    NOP_GPRv_GPRv_0F1E = XED_IFORM_NOP_GPRv_GPRv_0F1E as isize,
    NOP_GPRv_GPRv_0F1F = XED_IFORM_NOP_GPRv_GPRv_0F1F as isize,
    NOP_GPRv_MEM_0F1B = XED_IFORM_NOP_GPRv_MEM_0F1B as isize,
    NOP_GPRv_MEMv_0F1A = XED_IFORM_NOP_GPRv_MEMv_0F1A as isize,
    NOP_MEMv_0F18r4 = XED_IFORM_NOP_MEMv_0F18r4 as isize,
    NOP_MEMv_0F18r5 = XED_IFORM_NOP_MEMv_0F18r5 as isize,
    NOP_MEMv_0F18r6 = XED_IFORM_NOP_MEMv_0F18r6 as isize,
    NOP_MEMv_0F18r7 = XED_IFORM_NOP_MEMv_0F18r7 as isize,
    NOP_MEMv_GPRv_0F19 = XED_IFORM_NOP_MEMv_GPRv_0F19 as isize,
    NOP_MEMv_GPRv_0F1C = XED_IFORM_NOP_MEMv_GPRv_0F1C as isize,
    NOP_MEMv_GPRv_0F1D = XED_IFORM_NOP_MEMv_GPRv_0F1D as isize,
    NOP_MEMv_GPRv_0F1E = XED_IFORM_NOP_MEMv_GPRv_0F1E as isize,
    NOP_MEMv_GPRv_0F1F = XED_IFORM_NOP_MEMv_GPRv_0F1F as isize,
    NOT_GPR8 = XED_IFORM_NOT_GPR8 as isize,
    NOT_GPRv = XED_IFORM_NOT_GPRv as isize,
    NOT_LOCK_MEMb = XED_IFORM_NOT_LOCK_MEMb as isize,
    NOT_LOCK_MEMv = XED_IFORM_NOT_LOCK_MEMv as isize,
    NOT_MEMb = XED_IFORM_NOT_MEMb as isize,
    NOT_MEMv = XED_IFORM_NOT_MEMv as isize,
    ORPD_XMMxuq_MEMxuq = XED_IFORM_ORPD_XMMxuq_MEMxuq as isize,
    ORPD_XMMxuq_XMMxuq = XED_IFORM_ORPD_XMMxuq_XMMxuq as isize,
    ORPS_XMMxud_MEMxud = XED_IFORM_ORPS_XMMxud_MEMxud as isize,
    ORPS_XMMxud_XMMxud = XED_IFORM_ORPS_XMMxud_XMMxud as isize,
    OR_AL_IMMb = XED_IFORM_OR_AL_IMMb as isize,
    OR_GPR8_GPR8_08 = XED_IFORM_OR_GPR8_GPR8_08 as isize,
    OR_GPR8_GPR8_0A = XED_IFORM_OR_GPR8_GPR8_0A as isize,
    OR_GPR8_IMMb_80r1 = XED_IFORM_OR_GPR8_IMMb_80r1 as isize,
    OR_GPR8_IMMb_82r1 = XED_IFORM_OR_GPR8_IMMb_82r1 as isize,
    OR_GPR8_MEMb = XED_IFORM_OR_GPR8_MEMb as isize,
    OR_GPRv_GPRv_09 = XED_IFORM_OR_GPRv_GPRv_09 as isize,
    OR_GPRv_GPRv_0B = XED_IFORM_OR_GPRv_GPRv_0B as isize,
    OR_GPRv_IMMb = XED_IFORM_OR_GPRv_IMMb as isize,
    OR_GPRv_IMMz = XED_IFORM_OR_GPRv_IMMz as isize,
    OR_GPRv_MEMv = XED_IFORM_OR_GPRv_MEMv as isize,
    OR_LOCK_MEMb_GPR8 = XED_IFORM_OR_LOCK_MEMb_GPR8 as isize,
    OR_LOCK_MEMb_IMMb_80r1 = XED_IFORM_OR_LOCK_MEMb_IMMb_80r1 as isize,
    OR_LOCK_MEMb_IMMb_82r1 = XED_IFORM_OR_LOCK_MEMb_IMMb_82r1 as isize,
    OR_LOCK_MEMv_GPRv = XED_IFORM_OR_LOCK_MEMv_GPRv as isize,
    OR_LOCK_MEMv_IMMb = XED_IFORM_OR_LOCK_MEMv_IMMb as isize,
    OR_LOCK_MEMv_IMMz = XED_IFORM_OR_LOCK_MEMv_IMMz as isize,
    OR_MEMb_GPR8 = XED_IFORM_OR_MEMb_GPR8 as isize,
    OR_MEMb_IMMb_80r1 = XED_IFORM_OR_MEMb_IMMb_80r1 as isize,
    OR_MEMb_IMMb_82r1 = XED_IFORM_OR_MEMb_IMMb_82r1 as isize,
    OR_MEMv_GPRv = XED_IFORM_OR_MEMv_GPRv as isize,
    OR_MEMv_IMMb = XED_IFORM_OR_MEMv_IMMb as isize,
    OR_MEMv_IMMz = XED_IFORM_OR_MEMv_IMMz as isize,
    OR_OrAX_IMMz = XED_IFORM_OR_OrAX_IMMz as isize,
    OUTSB = XED_IFORM_OUTSB as isize,
    OUTSD = XED_IFORM_OUTSD as isize,
    OUTSW = XED_IFORM_OUTSW as isize,
    OUT_DX_AL = XED_IFORM_OUT_DX_AL as isize,
    OUT_DX_OeAX = XED_IFORM_OUT_DX_OeAX as isize,
    OUT_IMMb_AL = XED_IFORM_OUT_IMMb_AL as isize,
    OUT_IMMb_OeAX = XED_IFORM_OUT_IMMb_OeAX as isize,
    PABSB_MMXq_MEMq = XED_IFORM_PABSB_MMXq_MEMq as isize,
    PABSB_MMXq_MMXq = XED_IFORM_PABSB_MMXq_MMXq as isize,
    PABSB_XMMdq_MEMdq = XED_IFORM_PABSB_XMMdq_MEMdq as isize,
    PABSB_XMMdq_XMMdq = XED_IFORM_PABSB_XMMdq_XMMdq as isize,
    PABSD_MMXq_MEMq = XED_IFORM_PABSD_MMXq_MEMq as isize,
    PABSD_MMXq_MMXq = XED_IFORM_PABSD_MMXq_MMXq as isize,
    PABSD_XMMdq_MEMdq = XED_IFORM_PABSD_XMMdq_MEMdq as isize,
    PABSD_XMMdq_XMMdq = XED_IFORM_PABSD_XMMdq_XMMdq as isize,
    PABSW_MMXq_MEMq = XED_IFORM_PABSW_MMXq_MEMq as isize,
    PABSW_MMXq_MMXq = XED_IFORM_PABSW_MMXq_MMXq as isize,
    PABSW_XMMdq_MEMdq = XED_IFORM_PABSW_XMMdq_MEMdq as isize,
    PABSW_XMMdq_XMMdq = XED_IFORM_PABSW_XMMdq_XMMdq as isize,
    PACKSSDW_MMXq_MEMq = XED_IFORM_PACKSSDW_MMXq_MEMq as isize,
    PACKSSDW_MMXq_MMXq = XED_IFORM_PACKSSDW_MMXq_MMXq as isize,
    PACKSSDW_XMMdq_MEMdq = XED_IFORM_PACKSSDW_XMMdq_MEMdq as isize,
    PACKSSDW_XMMdq_XMMdq = XED_IFORM_PACKSSDW_XMMdq_XMMdq as isize,
    PACKSSWB_MMXq_MEMq = XED_IFORM_PACKSSWB_MMXq_MEMq as isize,
    PACKSSWB_MMXq_MMXq = XED_IFORM_PACKSSWB_MMXq_MMXq as isize,
    PACKSSWB_XMMdq_MEMdq = XED_IFORM_PACKSSWB_XMMdq_MEMdq as isize,
    PACKSSWB_XMMdq_XMMdq = XED_IFORM_PACKSSWB_XMMdq_XMMdq as isize,
    PACKUSDW_XMMdq_MEMdq = XED_IFORM_PACKUSDW_XMMdq_MEMdq as isize,
    PACKUSDW_XMMdq_XMMdq = XED_IFORM_PACKUSDW_XMMdq_XMMdq as isize,
    PACKUSWB_MMXq_MEMq = XED_IFORM_PACKUSWB_MMXq_MEMq as isize,
    PACKUSWB_MMXq_MMXq = XED_IFORM_PACKUSWB_MMXq_MMXq as isize,
    PACKUSWB_XMMdq_MEMdq = XED_IFORM_PACKUSWB_XMMdq_MEMdq as isize,
    PACKUSWB_XMMdq_XMMdq = XED_IFORM_PACKUSWB_XMMdq_XMMdq as isize,
    PADDB_MMXq_MEMq = XED_IFORM_PADDB_MMXq_MEMq as isize,
    PADDB_MMXq_MMXq = XED_IFORM_PADDB_MMXq_MMXq as isize,
    PADDB_XMMdq_MEMdq = XED_IFORM_PADDB_XMMdq_MEMdq as isize,
    PADDB_XMMdq_XMMdq = XED_IFORM_PADDB_XMMdq_XMMdq as isize,
    PADDD_MMXq_MEMq = XED_IFORM_PADDD_MMXq_MEMq as isize,
    PADDD_MMXq_MMXq = XED_IFORM_PADDD_MMXq_MMXq as isize,
    PADDD_XMMdq_MEMdq = XED_IFORM_PADDD_XMMdq_MEMdq as isize,
    PADDD_XMMdq_XMMdq = XED_IFORM_PADDD_XMMdq_XMMdq as isize,
    PADDQ_MMXq_MEMq = XED_IFORM_PADDQ_MMXq_MEMq as isize,
    PADDQ_MMXq_MMXq = XED_IFORM_PADDQ_MMXq_MMXq as isize,
    PADDQ_XMMdq_MEMdq = XED_IFORM_PADDQ_XMMdq_MEMdq as isize,
    PADDQ_XMMdq_XMMdq = XED_IFORM_PADDQ_XMMdq_XMMdq as isize,
    PADDSB_MMXq_MEMq = XED_IFORM_PADDSB_MMXq_MEMq as isize,
    PADDSB_MMXq_MMXq = XED_IFORM_PADDSB_MMXq_MMXq as isize,
    PADDSB_XMMdq_MEMdq = XED_IFORM_PADDSB_XMMdq_MEMdq as isize,
    PADDSB_XMMdq_XMMdq = XED_IFORM_PADDSB_XMMdq_XMMdq as isize,
    PADDSW_MMXq_MEMq = XED_IFORM_PADDSW_MMXq_MEMq as isize,
    PADDSW_MMXq_MMXq = XED_IFORM_PADDSW_MMXq_MMXq as isize,
    PADDSW_XMMdq_MEMdq = XED_IFORM_PADDSW_XMMdq_MEMdq as isize,
    PADDSW_XMMdq_XMMdq = XED_IFORM_PADDSW_XMMdq_XMMdq as isize,
    PADDUSB_MMXq_MEMq = XED_IFORM_PADDUSB_MMXq_MEMq as isize,
    PADDUSB_MMXq_MMXq = XED_IFORM_PADDUSB_MMXq_MMXq as isize,
    PADDUSB_XMMdq_MEMdq = XED_IFORM_PADDUSB_XMMdq_MEMdq as isize,
    PADDUSB_XMMdq_XMMdq = XED_IFORM_PADDUSB_XMMdq_XMMdq as isize,
    PADDUSW_MMXq_MEMq = XED_IFORM_PADDUSW_MMXq_MEMq as isize,
    PADDUSW_MMXq_MMXq = XED_IFORM_PADDUSW_MMXq_MMXq as isize,
    PADDUSW_XMMdq_MEMdq = XED_IFORM_PADDUSW_XMMdq_MEMdq as isize,
    PADDUSW_XMMdq_XMMdq = XED_IFORM_PADDUSW_XMMdq_XMMdq as isize,
    PADDW_MMXq_MEMq = XED_IFORM_PADDW_MMXq_MEMq as isize,
    PADDW_MMXq_MMXq = XED_IFORM_PADDW_MMXq_MMXq as isize,
    PADDW_XMMdq_MEMdq = XED_IFORM_PADDW_XMMdq_MEMdq as isize,
    PADDW_XMMdq_XMMdq = XED_IFORM_PADDW_XMMdq_XMMdq as isize,
    PALIGNR_MMXq_MEMq_IMMb = XED_IFORM_PALIGNR_MMXq_MEMq_IMMb as isize,
    PALIGNR_MMXq_MMXq_IMMb = XED_IFORM_PALIGNR_MMXq_MMXq_IMMb as isize,
    PALIGNR_XMMdq_MEMdq_IMMb = XED_IFORM_PALIGNR_XMMdq_MEMdq_IMMb as isize,
    PALIGNR_XMMdq_XMMdq_IMMb = XED_IFORM_PALIGNR_XMMdq_XMMdq_IMMb as isize,
    PANDN_MMXq_MEMq = XED_IFORM_PANDN_MMXq_MEMq as isize,
    PANDN_MMXq_MMXq = XED_IFORM_PANDN_MMXq_MMXq as isize,
    PANDN_XMMdq_MEMdq = XED_IFORM_PANDN_XMMdq_MEMdq as isize,
    PANDN_XMMdq_XMMdq = XED_IFORM_PANDN_XMMdq_XMMdq as isize,
    PAND_MMXq_MEMq = XED_IFORM_PAND_MMXq_MEMq as isize,
    PAND_MMXq_MMXq = XED_IFORM_PAND_MMXq_MMXq as isize,
    PAND_XMMdq_MEMdq = XED_IFORM_PAND_XMMdq_MEMdq as isize,
    PAND_XMMdq_XMMdq = XED_IFORM_PAND_XMMdq_XMMdq as isize,
    PAUSE = XED_IFORM_PAUSE as isize,
    PAVGB_MMXq_MEMq = XED_IFORM_PAVGB_MMXq_MEMq as isize,
    PAVGB_MMXq_MMXq = XED_IFORM_PAVGB_MMXq_MMXq as isize,
    PAVGB_XMMdq_MEMdq = XED_IFORM_PAVGB_XMMdq_MEMdq as isize,
    PAVGB_XMMdq_XMMdq = XED_IFORM_PAVGB_XMMdq_XMMdq as isize,
    PAVGUSB_MMXq_MEMq = XED_IFORM_PAVGUSB_MMXq_MEMq as isize,
    PAVGUSB_MMXq_MMXq = XED_IFORM_PAVGUSB_MMXq_MMXq as isize,
    PAVGW_MMXq_MEMq = XED_IFORM_PAVGW_MMXq_MEMq as isize,
    PAVGW_MMXq_MMXq = XED_IFORM_PAVGW_MMXq_MMXq as isize,
    PAVGW_XMMdq_MEMdq = XED_IFORM_PAVGW_XMMdq_MEMdq as isize,
    PAVGW_XMMdq_XMMdq = XED_IFORM_PAVGW_XMMdq_XMMdq as isize,
    PBLENDVB_XMMdq_MEMdq = XED_IFORM_PBLENDVB_XMMdq_MEMdq as isize,
    PBLENDVB_XMMdq_XMMdq = XED_IFORM_PBLENDVB_XMMdq_XMMdq as isize,
    PBLENDW_XMMdq_MEMdq_IMMb = XED_IFORM_PBLENDW_XMMdq_MEMdq_IMMb as isize,
    PBLENDW_XMMdq_XMMdq_IMMb = XED_IFORM_PBLENDW_XMMdq_XMMdq_IMMb as isize,
    PCLMULQDQ_XMMdq_MEMdq_IMMb = XED_IFORM_PCLMULQDQ_XMMdq_MEMdq_IMMb as isize,
    PCLMULQDQ_XMMdq_XMMdq_IMMb = XED_IFORM_PCLMULQDQ_XMMdq_XMMdq_IMMb as isize,
    PCMPEQB_MMXq_MEMq = XED_IFORM_PCMPEQB_MMXq_MEMq as isize,
    PCMPEQB_MMXq_MMXq = XED_IFORM_PCMPEQB_MMXq_MMXq as isize,
    PCMPEQB_XMMdq_MEMdq = XED_IFORM_PCMPEQB_XMMdq_MEMdq as isize,
    PCMPEQB_XMMdq_XMMdq = XED_IFORM_PCMPEQB_XMMdq_XMMdq as isize,
    PCMPEQD_MMXq_MEMq = XED_IFORM_PCMPEQD_MMXq_MEMq as isize,
    PCMPEQD_MMXq_MMXq = XED_IFORM_PCMPEQD_MMXq_MMXq as isize,
    PCMPEQD_XMMdq_MEMdq = XED_IFORM_PCMPEQD_XMMdq_MEMdq as isize,
    PCMPEQD_XMMdq_XMMdq = XED_IFORM_PCMPEQD_XMMdq_XMMdq as isize,
    PCMPEQQ_XMMdq_MEMdq = XED_IFORM_PCMPEQQ_XMMdq_MEMdq as isize,
    PCMPEQQ_XMMdq_XMMdq = XED_IFORM_PCMPEQQ_XMMdq_XMMdq as isize,
    PCMPEQW_MMXq_MEMq = XED_IFORM_PCMPEQW_MMXq_MEMq as isize,
    PCMPEQW_MMXq_MMXq = XED_IFORM_PCMPEQW_MMXq_MMXq as isize,
    PCMPEQW_XMMdq_MEMdq = XED_IFORM_PCMPEQW_XMMdq_MEMdq as isize,
    PCMPEQW_XMMdq_XMMdq = XED_IFORM_PCMPEQW_XMMdq_XMMdq as isize,
    PCMPESTRI_XMMdq_MEMdq_IMMb = XED_IFORM_PCMPESTRI_XMMdq_MEMdq_IMMb as isize,
    PCMPESTRI_XMMdq_XMMdq_IMMb = XED_IFORM_PCMPESTRI_XMMdq_XMMdq_IMMb as isize,
    PCMPESTRM_XMMdq_MEMdq_IMMb = XED_IFORM_PCMPESTRM_XMMdq_MEMdq_IMMb as isize,
    PCMPESTRM_XMMdq_XMMdq_IMMb = XED_IFORM_PCMPESTRM_XMMdq_XMMdq_IMMb as isize,
    PCMPGTB_MMXq_MEMq = XED_IFORM_PCMPGTB_MMXq_MEMq as isize,
    PCMPGTB_MMXq_MMXq = XED_IFORM_PCMPGTB_MMXq_MMXq as isize,
    PCMPGTB_XMMdq_MEMdq = XED_IFORM_PCMPGTB_XMMdq_MEMdq as isize,
    PCMPGTB_XMMdq_XMMdq = XED_IFORM_PCMPGTB_XMMdq_XMMdq as isize,
    PCMPGTD_MMXq_MEMq = XED_IFORM_PCMPGTD_MMXq_MEMq as isize,
    PCMPGTD_MMXq_MMXq = XED_IFORM_PCMPGTD_MMXq_MMXq as isize,
    PCMPGTD_XMMdq_MEMdq = XED_IFORM_PCMPGTD_XMMdq_MEMdq as isize,
    PCMPGTD_XMMdq_XMMdq = XED_IFORM_PCMPGTD_XMMdq_XMMdq as isize,
    PCMPGTQ_XMMdq_MEMdq = XED_IFORM_PCMPGTQ_XMMdq_MEMdq as isize,
    PCMPGTQ_XMMdq_XMMdq = XED_IFORM_PCMPGTQ_XMMdq_XMMdq as isize,
    PCMPGTW_MMXq_MEMq = XED_IFORM_PCMPGTW_MMXq_MEMq as isize,
    PCMPGTW_MMXq_MMXq = XED_IFORM_PCMPGTW_MMXq_MMXq as isize,
    PCMPGTW_XMMdq_MEMdq = XED_IFORM_PCMPGTW_XMMdq_MEMdq as isize,
    PCMPGTW_XMMdq_XMMdq = XED_IFORM_PCMPGTW_XMMdq_XMMdq as isize,
    PCMPISTRI_XMMdq_MEMdq_IMMb = XED_IFORM_PCMPISTRI_XMMdq_MEMdq_IMMb as isize,
    PCMPISTRI_XMMdq_XMMdq_IMMb = XED_IFORM_PCMPISTRI_XMMdq_XMMdq_IMMb as isize,
    PCMPISTRM_XMMdq_MEMdq_IMMb = XED_IFORM_PCMPISTRM_XMMdq_MEMdq_IMMb as isize,
    PCMPISTRM_XMMdq_XMMdq_IMMb = XED_IFORM_PCMPISTRM_XMMdq_XMMdq_IMMb as isize,
    PCONFIG = XED_IFORM_PCONFIG as isize,
    PDEP_VGPR32d_VGPR32d_MEMd = XED_IFORM_PDEP_VGPR32d_VGPR32d_MEMd as isize,
    PDEP_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_PDEP_VGPR32d_VGPR32d_VGPR32d as isize,
    PDEP_VGPR64q_VGPR64q_MEMq = XED_IFORM_PDEP_VGPR64q_VGPR64q_MEMq as isize,
    PDEP_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_PDEP_VGPR64q_VGPR64q_VGPR64q as isize,
    PEXTRB_GPR32d_XMMdq_IMMb = XED_IFORM_PEXTRB_GPR32d_XMMdq_IMMb as isize,
    PEXTRB_MEMb_XMMdq_IMMb = XED_IFORM_PEXTRB_MEMb_XMMdq_IMMb as isize,
    PEXTRD_GPR32d_XMMdq_IMMb = XED_IFORM_PEXTRD_GPR32d_XMMdq_IMMb as isize,
    PEXTRD_MEMd_XMMdq_IMMb = XED_IFORM_PEXTRD_MEMd_XMMdq_IMMb as isize,
    PEXTRQ_GPR64q_XMMdq_IMMb = XED_IFORM_PEXTRQ_GPR64q_XMMdq_IMMb as isize,
    PEXTRQ_MEMq_XMMdq_IMMb = XED_IFORM_PEXTRQ_MEMq_XMMdq_IMMb as isize,
    PEXTRW_GPR32_MMXq_IMMb = XED_IFORM_PEXTRW_GPR32_MMXq_IMMb as isize,
    PEXTRW_GPR32_XMMdq_IMMb = XED_IFORM_PEXTRW_GPR32_XMMdq_IMMb as isize,
    PEXTRW_SSE4_GPR32_XMMdq_IMMb = XED_IFORM_PEXTRW_SSE4_GPR32_XMMdq_IMMb as isize,
    PEXTRW_SSE4_MEMw_XMMdq_IMMb = XED_IFORM_PEXTRW_SSE4_MEMw_XMMdq_IMMb as isize,
    PEXT_VGPR32d_VGPR32d_MEMd = XED_IFORM_PEXT_VGPR32d_VGPR32d_MEMd as isize,
    PEXT_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_PEXT_VGPR32d_VGPR32d_VGPR32d as isize,
    PEXT_VGPR64q_VGPR64q_MEMq = XED_IFORM_PEXT_VGPR64q_VGPR64q_MEMq as isize,
    PEXT_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_PEXT_VGPR64q_VGPR64q_VGPR64q as isize,
    PF2ID_MMXq_MEMq = XED_IFORM_PF2ID_MMXq_MEMq as isize,
    PF2ID_MMXq_MMXq = XED_IFORM_PF2ID_MMXq_MMXq as isize,
    PF2IW_MMXq_MEMq = XED_IFORM_PF2IW_MMXq_MEMq as isize,
    PF2IW_MMXq_MMXq = XED_IFORM_PF2IW_MMXq_MMXq as isize,
    PFACC_MMXq_MEMq = XED_IFORM_PFACC_MMXq_MEMq as isize,
    PFACC_MMXq_MMXq = XED_IFORM_PFACC_MMXq_MMXq as isize,
    PFADD_MMXq_MEMq = XED_IFORM_PFADD_MMXq_MEMq as isize,
    PFADD_MMXq_MMXq = XED_IFORM_PFADD_MMXq_MMXq as isize,
    PFCMPEQ_MMXq_MEMq = XED_IFORM_PFCMPEQ_MMXq_MEMq as isize,
    PFCMPEQ_MMXq_MMXq = XED_IFORM_PFCMPEQ_MMXq_MMXq as isize,
    PFCMPGE_MMXq_MEMq = XED_IFORM_PFCMPGE_MMXq_MEMq as isize,
    PFCMPGE_MMXq_MMXq = XED_IFORM_PFCMPGE_MMXq_MMXq as isize,
    PFCMPGT_MMXq_MEMq = XED_IFORM_PFCMPGT_MMXq_MEMq as isize,
    PFCMPGT_MMXq_MMXq = XED_IFORM_PFCMPGT_MMXq_MMXq as isize,
    PFCPIT1_MMXq_MEMq = XED_IFORM_PFCPIT1_MMXq_MEMq as isize,
    PFCPIT1_MMXq_MMXq = XED_IFORM_PFCPIT1_MMXq_MMXq as isize,
    PFMAX_MMXq_MEMq = XED_IFORM_PFMAX_MMXq_MEMq as isize,
    PFMAX_MMXq_MMXq = XED_IFORM_PFMAX_MMXq_MMXq as isize,
    PFMIN_MMXq_MEMq = XED_IFORM_PFMIN_MMXq_MEMq as isize,
    PFMIN_MMXq_MMXq = XED_IFORM_PFMIN_MMXq_MMXq as isize,
    PFMUL_MMXq_MEMq = XED_IFORM_PFMUL_MMXq_MEMq as isize,
    PFMUL_MMXq_MMXq = XED_IFORM_PFMUL_MMXq_MMXq as isize,
    PFNACC_MMXq_MEMq = XED_IFORM_PFNACC_MMXq_MEMq as isize,
    PFNACC_MMXq_MMXq = XED_IFORM_PFNACC_MMXq_MMXq as isize,
    PFPNACC_MMXq_MEMq = XED_IFORM_PFPNACC_MMXq_MEMq as isize,
    PFPNACC_MMXq_MMXq = XED_IFORM_PFPNACC_MMXq_MMXq as isize,
    PFRCPIT2_MMXq_MEMq = XED_IFORM_PFRCPIT2_MMXq_MEMq as isize,
    PFRCPIT2_MMXq_MMXq = XED_IFORM_PFRCPIT2_MMXq_MMXq as isize,
    PFRCP_MMXq_MEMq = XED_IFORM_PFRCP_MMXq_MEMq as isize,
    PFRCP_MMXq_MMXq = XED_IFORM_PFRCP_MMXq_MMXq as isize,
    PFRSQIT1_MMXq_MEMq = XED_IFORM_PFRSQIT1_MMXq_MEMq as isize,
    PFRSQIT1_MMXq_MMXq = XED_IFORM_PFRSQIT1_MMXq_MMXq as isize,
    PFSQRT_MMXq_MEMq = XED_IFORM_PFSQRT_MMXq_MEMq as isize,
    PFSQRT_MMXq_MMXq = XED_IFORM_PFSQRT_MMXq_MMXq as isize,
    PFSUBR_MMXq_MEMq = XED_IFORM_PFSUBR_MMXq_MEMq as isize,
    PFSUBR_MMXq_MMXq = XED_IFORM_PFSUBR_MMXq_MMXq as isize,
    PFSUB_MMXq_MEMq = XED_IFORM_PFSUB_MMXq_MEMq as isize,
    PFSUB_MMXq_MMXq = XED_IFORM_PFSUB_MMXq_MMXq as isize,
    PHADDD_MMXq_MEMq = XED_IFORM_PHADDD_MMXq_MEMq as isize,
    PHADDD_MMXq_MMXq = XED_IFORM_PHADDD_MMXq_MMXq as isize,
    PHADDD_XMMdq_MEMdq = XED_IFORM_PHADDD_XMMdq_MEMdq as isize,
    PHADDD_XMMdq_XMMdq = XED_IFORM_PHADDD_XMMdq_XMMdq as isize,
    PHADDSW_MMXq_MEMq = XED_IFORM_PHADDSW_MMXq_MEMq as isize,
    PHADDSW_MMXq_MMXq = XED_IFORM_PHADDSW_MMXq_MMXq as isize,
    PHADDSW_XMMdq_MEMdq = XED_IFORM_PHADDSW_XMMdq_MEMdq as isize,
    PHADDSW_XMMdq_XMMdq = XED_IFORM_PHADDSW_XMMdq_XMMdq as isize,
    PHADDW_MMXq_MEMq = XED_IFORM_PHADDW_MMXq_MEMq as isize,
    PHADDW_MMXq_MMXq = XED_IFORM_PHADDW_MMXq_MMXq as isize,
    PHADDW_XMMdq_MEMdq = XED_IFORM_PHADDW_XMMdq_MEMdq as isize,
    PHADDW_XMMdq_XMMdq = XED_IFORM_PHADDW_XMMdq_XMMdq as isize,
    PHMINPOSUW_XMMdq_MEMdq = XED_IFORM_PHMINPOSUW_XMMdq_MEMdq as isize,
    PHMINPOSUW_XMMdq_XMMdq = XED_IFORM_PHMINPOSUW_XMMdq_XMMdq as isize,
    PHSUBD_MMXq_MEMq = XED_IFORM_PHSUBD_MMXq_MEMq as isize,
    PHSUBD_MMXq_MMXq = XED_IFORM_PHSUBD_MMXq_MMXq as isize,
    PHSUBD_XMMdq_MEMdq = XED_IFORM_PHSUBD_XMMdq_MEMdq as isize,
    PHSUBD_XMMdq_XMMdq = XED_IFORM_PHSUBD_XMMdq_XMMdq as isize,
    PHSUBSW_MMXq_MEMq = XED_IFORM_PHSUBSW_MMXq_MEMq as isize,
    PHSUBSW_MMXq_MMXq = XED_IFORM_PHSUBSW_MMXq_MMXq as isize,
    PHSUBSW_XMMdq_MEMdq = XED_IFORM_PHSUBSW_XMMdq_MEMdq as isize,
    PHSUBSW_XMMdq_XMMdq = XED_IFORM_PHSUBSW_XMMdq_XMMdq as isize,
    PHSUBW_MMXq_MEMq = XED_IFORM_PHSUBW_MMXq_MEMq as isize,
    PHSUBW_MMXq_MMXq = XED_IFORM_PHSUBW_MMXq_MMXq as isize,
    PHSUBW_XMMdq_MEMdq = XED_IFORM_PHSUBW_XMMdq_MEMdq as isize,
    PHSUBW_XMMdq_XMMdq = XED_IFORM_PHSUBW_XMMdq_XMMdq as isize,
    PI2FD_MMXq_MEMq = XED_IFORM_PI2FD_MMXq_MEMq as isize,
    PI2FD_MMXq_MMXq = XED_IFORM_PI2FD_MMXq_MMXq as isize,
    PI2FW_MMXq_MEMq = XED_IFORM_PI2FW_MMXq_MEMq as isize,
    PI2FW_MMXq_MMXq = XED_IFORM_PI2FW_MMXq_MMXq as isize,
    PINSRB_XMMdq_GPR32d_IMMb = XED_IFORM_PINSRB_XMMdq_GPR32d_IMMb as isize,
    PINSRB_XMMdq_MEMb_IMMb = XED_IFORM_PINSRB_XMMdq_MEMb_IMMb as isize,
    PINSRD_XMMdq_GPR32d_IMMb = XED_IFORM_PINSRD_XMMdq_GPR32d_IMMb as isize,
    PINSRD_XMMdq_MEMd_IMMb = XED_IFORM_PINSRD_XMMdq_MEMd_IMMb as isize,
    PINSRQ_XMMdq_GPR64q_IMMb = XED_IFORM_PINSRQ_XMMdq_GPR64q_IMMb as isize,
    PINSRQ_XMMdq_MEMq_IMMb = XED_IFORM_PINSRQ_XMMdq_MEMq_IMMb as isize,
    PINSRW_MMXq_GPR32_IMMb = XED_IFORM_PINSRW_MMXq_GPR32_IMMb as isize,
    PINSRW_MMXq_MEMw_IMMb = XED_IFORM_PINSRW_MMXq_MEMw_IMMb as isize,
    PINSRW_XMMdq_GPR32_IMMb = XED_IFORM_PINSRW_XMMdq_GPR32_IMMb as isize,
    PINSRW_XMMdq_MEMw_IMMb = XED_IFORM_PINSRW_XMMdq_MEMw_IMMb as isize,
    PMADDUBSW_MMXq_MEMq = XED_IFORM_PMADDUBSW_MMXq_MEMq as isize,
    PMADDUBSW_MMXq_MMXq = XED_IFORM_PMADDUBSW_MMXq_MMXq as isize,
    PMADDUBSW_XMMdq_MEMdq = XED_IFORM_PMADDUBSW_XMMdq_MEMdq as isize,
    PMADDUBSW_XMMdq_XMMdq = XED_IFORM_PMADDUBSW_XMMdq_XMMdq as isize,
    PMADDWD_MMXq_MEMq = XED_IFORM_PMADDWD_MMXq_MEMq as isize,
    PMADDWD_MMXq_MMXq = XED_IFORM_PMADDWD_MMXq_MMXq as isize,
    PMADDWD_XMMdq_MEMdq = XED_IFORM_PMADDWD_XMMdq_MEMdq as isize,
    PMADDWD_XMMdq_XMMdq = XED_IFORM_PMADDWD_XMMdq_XMMdq as isize,
    PMAXSB_XMMdq_MEMdq = XED_IFORM_PMAXSB_XMMdq_MEMdq as isize,
    PMAXSB_XMMdq_XMMdq = XED_IFORM_PMAXSB_XMMdq_XMMdq as isize,
    PMAXSD_XMMdq_MEMdq = XED_IFORM_PMAXSD_XMMdq_MEMdq as isize,
    PMAXSD_XMMdq_XMMdq = XED_IFORM_PMAXSD_XMMdq_XMMdq as isize,
    PMAXSW_MMXq_MEMq = XED_IFORM_PMAXSW_MMXq_MEMq as isize,
    PMAXSW_MMXq_MMXq = XED_IFORM_PMAXSW_MMXq_MMXq as isize,
    PMAXSW_XMMdq_MEMdq = XED_IFORM_PMAXSW_XMMdq_MEMdq as isize,
    PMAXSW_XMMdq_XMMdq = XED_IFORM_PMAXSW_XMMdq_XMMdq as isize,
    PMAXUB_MMXq_MEMq = XED_IFORM_PMAXUB_MMXq_MEMq as isize,
    PMAXUB_MMXq_MMXq = XED_IFORM_PMAXUB_MMXq_MMXq as isize,
    PMAXUB_XMMdq_MEMdq = XED_IFORM_PMAXUB_XMMdq_MEMdq as isize,
    PMAXUB_XMMdq_XMMdq = XED_IFORM_PMAXUB_XMMdq_XMMdq as isize,
    PMAXUD_XMMdq_MEMdq = XED_IFORM_PMAXUD_XMMdq_MEMdq as isize,
    PMAXUD_XMMdq_XMMdq = XED_IFORM_PMAXUD_XMMdq_XMMdq as isize,
    PMAXUW_XMMdq_MEMdq = XED_IFORM_PMAXUW_XMMdq_MEMdq as isize,
    PMAXUW_XMMdq_XMMdq = XED_IFORM_PMAXUW_XMMdq_XMMdq as isize,
    PMINSB_XMMdq_MEMdq = XED_IFORM_PMINSB_XMMdq_MEMdq as isize,
    PMINSB_XMMdq_XMMdq = XED_IFORM_PMINSB_XMMdq_XMMdq as isize,
    PMINSD_XMMdq_MEMdq = XED_IFORM_PMINSD_XMMdq_MEMdq as isize,
    PMINSD_XMMdq_XMMdq = XED_IFORM_PMINSD_XMMdq_XMMdq as isize,
    PMINSW_MMXq_MEMq = XED_IFORM_PMINSW_MMXq_MEMq as isize,
    PMINSW_MMXq_MMXq = XED_IFORM_PMINSW_MMXq_MMXq as isize,
    PMINSW_XMMdq_MEMdq = XED_IFORM_PMINSW_XMMdq_MEMdq as isize,
    PMINSW_XMMdq_XMMdq = XED_IFORM_PMINSW_XMMdq_XMMdq as isize,
    PMINUB_MMXq_MEMq = XED_IFORM_PMINUB_MMXq_MEMq as isize,
    PMINUB_MMXq_MMXq = XED_IFORM_PMINUB_MMXq_MMXq as isize,
    PMINUB_XMMdq_MEMdq = XED_IFORM_PMINUB_XMMdq_MEMdq as isize,
    PMINUB_XMMdq_XMMdq = XED_IFORM_PMINUB_XMMdq_XMMdq as isize,
    PMINUD_XMMdq_MEMdq = XED_IFORM_PMINUD_XMMdq_MEMdq as isize,
    PMINUD_XMMdq_XMMdq = XED_IFORM_PMINUD_XMMdq_XMMdq as isize,
    PMINUW_XMMdq_MEMdq = XED_IFORM_PMINUW_XMMdq_MEMdq as isize,
    PMINUW_XMMdq_XMMdq = XED_IFORM_PMINUW_XMMdq_XMMdq as isize,
    PMOVMSKB_GPR32_MMXq = XED_IFORM_PMOVMSKB_GPR32_MMXq as isize,
    PMOVMSKB_GPR32_XMMdq = XED_IFORM_PMOVMSKB_GPR32_XMMdq as isize,
    PMOVSXBD_XMMdq_MEMd = XED_IFORM_PMOVSXBD_XMMdq_MEMd as isize,
    PMOVSXBD_XMMdq_XMMd = XED_IFORM_PMOVSXBD_XMMdq_XMMd as isize,
    PMOVSXBQ_XMMdq_MEMw = XED_IFORM_PMOVSXBQ_XMMdq_MEMw as isize,
    PMOVSXBQ_XMMdq_XMMw = XED_IFORM_PMOVSXBQ_XMMdq_XMMw as isize,
    PMOVSXBW_XMMdq_MEMq = XED_IFORM_PMOVSXBW_XMMdq_MEMq as isize,
    PMOVSXBW_XMMdq_XMMq = XED_IFORM_PMOVSXBW_XMMdq_XMMq as isize,
    PMOVSXDQ_XMMdq_MEMq = XED_IFORM_PMOVSXDQ_XMMdq_MEMq as isize,
    PMOVSXDQ_XMMdq_XMMq = XED_IFORM_PMOVSXDQ_XMMdq_XMMq as isize,
    PMOVSXWD_XMMdq_MEMq = XED_IFORM_PMOVSXWD_XMMdq_MEMq as isize,
    PMOVSXWD_XMMdq_XMMq = XED_IFORM_PMOVSXWD_XMMdq_XMMq as isize,
    PMOVSXWQ_XMMdq_MEMd = XED_IFORM_PMOVSXWQ_XMMdq_MEMd as isize,
    PMOVSXWQ_XMMdq_XMMd = XED_IFORM_PMOVSXWQ_XMMdq_XMMd as isize,
    PMOVZXBD_XMMdq_MEMd = XED_IFORM_PMOVZXBD_XMMdq_MEMd as isize,
    PMOVZXBD_XMMdq_XMMd = XED_IFORM_PMOVZXBD_XMMdq_XMMd as isize,
    PMOVZXBQ_XMMdq_MEMw = XED_IFORM_PMOVZXBQ_XMMdq_MEMw as isize,
    PMOVZXBQ_XMMdq_XMMw = XED_IFORM_PMOVZXBQ_XMMdq_XMMw as isize,
    PMOVZXBW_XMMdq_MEMq = XED_IFORM_PMOVZXBW_XMMdq_MEMq as isize,
    PMOVZXBW_XMMdq_XMMq = XED_IFORM_PMOVZXBW_XMMdq_XMMq as isize,
    PMOVZXDQ_XMMdq_MEMq = XED_IFORM_PMOVZXDQ_XMMdq_MEMq as isize,
    PMOVZXDQ_XMMdq_XMMq = XED_IFORM_PMOVZXDQ_XMMdq_XMMq as isize,
    PMOVZXWD_XMMdq_MEMq = XED_IFORM_PMOVZXWD_XMMdq_MEMq as isize,
    PMOVZXWD_XMMdq_XMMq = XED_IFORM_PMOVZXWD_XMMdq_XMMq as isize,
    PMOVZXWQ_XMMdq_MEMd = XED_IFORM_PMOVZXWQ_XMMdq_MEMd as isize,
    PMOVZXWQ_XMMdq_XMMd = XED_IFORM_PMOVZXWQ_XMMdq_XMMd as isize,
    PMULDQ_XMMdq_MEMdq = XED_IFORM_PMULDQ_XMMdq_MEMdq as isize,
    PMULDQ_XMMdq_XMMdq = XED_IFORM_PMULDQ_XMMdq_XMMdq as isize,
    PMULHRSW_MMXq_MEMq = XED_IFORM_PMULHRSW_MMXq_MEMq as isize,
    PMULHRSW_MMXq_MMXq = XED_IFORM_PMULHRSW_MMXq_MMXq as isize,
    PMULHRSW_XMMdq_MEMdq = XED_IFORM_PMULHRSW_XMMdq_MEMdq as isize,
    PMULHRSW_XMMdq_XMMdq = XED_IFORM_PMULHRSW_XMMdq_XMMdq as isize,
    PMULHRW_MMXq_MEMq = XED_IFORM_PMULHRW_MMXq_MEMq as isize,
    PMULHRW_MMXq_MMXq = XED_IFORM_PMULHRW_MMXq_MMXq as isize,
    PMULHUW_MMXq_MEMq = XED_IFORM_PMULHUW_MMXq_MEMq as isize,
    PMULHUW_MMXq_MMXq = XED_IFORM_PMULHUW_MMXq_MMXq as isize,
    PMULHUW_XMMdq_MEMdq = XED_IFORM_PMULHUW_XMMdq_MEMdq as isize,
    PMULHUW_XMMdq_XMMdq = XED_IFORM_PMULHUW_XMMdq_XMMdq as isize,
    PMULHW_MMXq_MEMq = XED_IFORM_PMULHW_MMXq_MEMq as isize,
    PMULHW_MMXq_MMXq = XED_IFORM_PMULHW_MMXq_MMXq as isize,
    PMULHW_XMMdq_MEMdq = XED_IFORM_PMULHW_XMMdq_MEMdq as isize,
    PMULHW_XMMdq_XMMdq = XED_IFORM_PMULHW_XMMdq_XMMdq as isize,
    PMULLD_XMMdq_MEMdq = XED_IFORM_PMULLD_XMMdq_MEMdq as isize,
    PMULLD_XMMdq_XMMdq = XED_IFORM_PMULLD_XMMdq_XMMdq as isize,
    PMULLW_MMXq_MEMq = XED_IFORM_PMULLW_MMXq_MEMq as isize,
    PMULLW_MMXq_MMXq = XED_IFORM_PMULLW_MMXq_MMXq as isize,
    PMULLW_XMMdq_MEMdq = XED_IFORM_PMULLW_XMMdq_MEMdq as isize,
    PMULLW_XMMdq_XMMdq = XED_IFORM_PMULLW_XMMdq_XMMdq as isize,
    PMULUDQ_MMXq_MEMq = XED_IFORM_PMULUDQ_MMXq_MEMq as isize,
    PMULUDQ_MMXq_MMXq = XED_IFORM_PMULUDQ_MMXq_MMXq as isize,
    PMULUDQ_XMMdq_MEMdq = XED_IFORM_PMULUDQ_XMMdq_MEMdq as isize,
    PMULUDQ_XMMdq_XMMdq = XED_IFORM_PMULUDQ_XMMdq_XMMdq as isize,
    POPA = XED_IFORM_POPA as isize,
    POPAD = XED_IFORM_POPAD as isize,
    POPCNT_GPRv_GPRv = XED_IFORM_POPCNT_GPRv_GPRv as isize,
    POPCNT_GPRv_MEMv = XED_IFORM_POPCNT_GPRv_MEMv as isize,
    POPF = XED_IFORM_POPF as isize,
    POPFD = XED_IFORM_POPFD as isize,
    POPFQ = XED_IFORM_POPFQ as isize,
    POP_DS = XED_IFORM_POP_DS as isize,
    POP_ES = XED_IFORM_POP_ES as isize,
    POP_FS = XED_IFORM_POP_FS as isize,
    POP_GPRv_58 = XED_IFORM_POP_GPRv_58 as isize,
    POP_GPRv_8F = XED_IFORM_POP_GPRv_8F as isize,
    POP_GS = XED_IFORM_POP_GS as isize,
    POP_MEMv = XED_IFORM_POP_MEMv as isize,
    POP_SS = XED_IFORM_POP_SS as isize,
    POR_MMXq_MEMq = XED_IFORM_POR_MMXq_MEMq as isize,
    POR_MMXq_MMXq = XED_IFORM_POR_MMXq_MMXq as isize,
    POR_XMMdq_MEMdq = XED_IFORM_POR_XMMdq_MEMdq as isize,
    POR_XMMdq_XMMdq = XED_IFORM_POR_XMMdq_XMMdq as isize,
    PREFETCHNTA_MEMmprefetch = XED_IFORM_PREFETCHNTA_MEMmprefetch as isize,
    PREFETCHT0_MEMmprefetch = XED_IFORM_PREFETCHT0_MEMmprefetch as isize,
    PREFETCHT1_MEMmprefetch = XED_IFORM_PREFETCHT1_MEMmprefetch as isize,
    PREFETCHT2_MEMmprefetch = XED_IFORM_PREFETCHT2_MEMmprefetch as isize,
    PREFETCHWT1_MEMu8 = XED_IFORM_PREFETCHWT1_MEMu8 as isize,
    PREFETCHW_0F0Dr1 = XED_IFORM_PREFETCHW_0F0Dr1 as isize,
    PREFETCHW_0F0Dr3 = XED_IFORM_PREFETCHW_0F0Dr3 as isize,
    PREFETCH_EXCLUSIVE_MEMmprefetch = XED_IFORM_PREFETCH_EXCLUSIVE_MEMmprefetch as isize,
    PREFETCH_RESERVED_0F0Dr4 = XED_IFORM_PREFETCH_RESERVED_0F0Dr4 as isize,
    PREFETCH_RESERVED_0F0Dr5 = XED_IFORM_PREFETCH_RESERVED_0F0Dr5 as isize,
    PREFETCH_RESERVED_0F0Dr6 = XED_IFORM_PREFETCH_RESERVED_0F0Dr6 as isize,
    PREFETCH_RESERVED_0F0Dr7 = XED_IFORM_PREFETCH_RESERVED_0F0Dr7 as isize,
    PSADBW_MMXq_MEMq = XED_IFORM_PSADBW_MMXq_MEMq as isize,
    PSADBW_MMXq_MMXq = XED_IFORM_PSADBW_MMXq_MMXq as isize,
    PSADBW_XMMdq_MEMdq = XED_IFORM_PSADBW_XMMdq_MEMdq as isize,
    PSADBW_XMMdq_XMMdq = XED_IFORM_PSADBW_XMMdq_XMMdq as isize,
    PSHUFB_MMXq_MEMq = XED_IFORM_PSHUFB_MMXq_MEMq as isize,
    PSHUFB_MMXq_MMXq = XED_IFORM_PSHUFB_MMXq_MMXq as isize,
    PSHUFB_XMMdq_MEMdq = XED_IFORM_PSHUFB_XMMdq_MEMdq as isize,
    PSHUFB_XMMdq_XMMdq = XED_IFORM_PSHUFB_XMMdq_XMMdq as isize,
    PSHUFD_XMMdq_MEMdq_IMMb = XED_IFORM_PSHUFD_XMMdq_MEMdq_IMMb as isize,
    PSHUFD_XMMdq_XMMdq_IMMb = XED_IFORM_PSHUFD_XMMdq_XMMdq_IMMb as isize,
    PSHUFHW_XMMdq_MEMdq_IMMb = XED_IFORM_PSHUFHW_XMMdq_MEMdq_IMMb as isize,
    PSHUFHW_XMMdq_XMMdq_IMMb = XED_IFORM_PSHUFHW_XMMdq_XMMdq_IMMb as isize,
    PSHUFLW_XMMdq_MEMdq_IMMb = XED_IFORM_PSHUFLW_XMMdq_MEMdq_IMMb as isize,
    PSHUFLW_XMMdq_XMMdq_IMMb = XED_IFORM_PSHUFLW_XMMdq_XMMdq_IMMb as isize,
    PSHUFW_MMXq_MEMq_IMMb = XED_IFORM_PSHUFW_MMXq_MEMq_IMMb as isize,
    PSHUFW_MMXq_MMXq_IMMb = XED_IFORM_PSHUFW_MMXq_MMXq_IMMb as isize,
    PSIGNB_MMXq_MEMq = XED_IFORM_PSIGNB_MMXq_MEMq as isize,
    PSIGNB_MMXq_MMXq = XED_IFORM_PSIGNB_MMXq_MMXq as isize,
    PSIGNB_XMMdq_MEMdq = XED_IFORM_PSIGNB_XMMdq_MEMdq as isize,
    PSIGNB_XMMdq_XMMdq = XED_IFORM_PSIGNB_XMMdq_XMMdq as isize,
    PSIGND_MMXq_MEMq = XED_IFORM_PSIGND_MMXq_MEMq as isize,
    PSIGND_MMXq_MMXq = XED_IFORM_PSIGND_MMXq_MMXq as isize,
    PSIGND_XMMdq_MEMdq = XED_IFORM_PSIGND_XMMdq_MEMdq as isize,
    PSIGND_XMMdq_XMMdq = XED_IFORM_PSIGND_XMMdq_XMMdq as isize,
    PSIGNW_MMXq_MEMq = XED_IFORM_PSIGNW_MMXq_MEMq as isize,
    PSIGNW_MMXq_MMXq = XED_IFORM_PSIGNW_MMXq_MMXq as isize,
    PSIGNW_XMMdq_MEMdq = XED_IFORM_PSIGNW_XMMdq_MEMdq as isize,
    PSIGNW_XMMdq_XMMdq = XED_IFORM_PSIGNW_XMMdq_XMMdq as isize,
    PSLLDQ_XMMdq_IMMb = XED_IFORM_PSLLDQ_XMMdq_IMMb as isize,
    PSLLD_MMXq_IMMb = XED_IFORM_PSLLD_MMXq_IMMb as isize,
    PSLLD_MMXq_MEMq = XED_IFORM_PSLLD_MMXq_MEMq as isize,
    PSLLD_MMXq_MMXq = XED_IFORM_PSLLD_MMXq_MMXq as isize,
    PSLLD_XMMdq_IMMb = XED_IFORM_PSLLD_XMMdq_IMMb as isize,
    PSLLD_XMMdq_MEMdq = XED_IFORM_PSLLD_XMMdq_MEMdq as isize,
    PSLLD_XMMdq_XMMdq = XED_IFORM_PSLLD_XMMdq_XMMdq as isize,
    PSLLQ_MMXq_IMMb = XED_IFORM_PSLLQ_MMXq_IMMb as isize,
    PSLLQ_MMXq_MEMq = XED_IFORM_PSLLQ_MMXq_MEMq as isize,
    PSLLQ_MMXq_MMXq = XED_IFORM_PSLLQ_MMXq_MMXq as isize,
    PSLLQ_XMMdq_IMMb = XED_IFORM_PSLLQ_XMMdq_IMMb as isize,
    PSLLQ_XMMdq_MEMdq = XED_IFORM_PSLLQ_XMMdq_MEMdq as isize,
    PSLLQ_XMMdq_XMMdq = XED_IFORM_PSLLQ_XMMdq_XMMdq as isize,
    PSLLW_MMXq_IMMb = XED_IFORM_PSLLW_MMXq_IMMb as isize,
    PSLLW_MMXq_MEMq = XED_IFORM_PSLLW_MMXq_MEMq as isize,
    PSLLW_MMXq_MMXq = XED_IFORM_PSLLW_MMXq_MMXq as isize,
    PSLLW_XMMdq_IMMb = XED_IFORM_PSLLW_XMMdq_IMMb as isize,
    PSLLW_XMMdq_MEMdq = XED_IFORM_PSLLW_XMMdq_MEMdq as isize,
    PSLLW_XMMdq_XMMdq = XED_IFORM_PSLLW_XMMdq_XMMdq as isize,
    PSRAD_MMXq_IMMb = XED_IFORM_PSRAD_MMXq_IMMb as isize,
    PSRAD_MMXq_MEMq = XED_IFORM_PSRAD_MMXq_MEMq as isize,
    PSRAD_MMXq_MMXq = XED_IFORM_PSRAD_MMXq_MMXq as isize,
    PSRAD_XMMdq_IMMb = XED_IFORM_PSRAD_XMMdq_IMMb as isize,
    PSRAD_XMMdq_MEMdq = XED_IFORM_PSRAD_XMMdq_MEMdq as isize,
    PSRAD_XMMdq_XMMdq = XED_IFORM_PSRAD_XMMdq_XMMdq as isize,
    PSRAW_MMXq_IMMb = XED_IFORM_PSRAW_MMXq_IMMb as isize,
    PSRAW_MMXq_MEMq = XED_IFORM_PSRAW_MMXq_MEMq as isize,
    PSRAW_MMXq_MMXq = XED_IFORM_PSRAW_MMXq_MMXq as isize,
    PSRAW_XMMdq_IMMb = XED_IFORM_PSRAW_XMMdq_IMMb as isize,
    PSRAW_XMMdq_MEMdq = XED_IFORM_PSRAW_XMMdq_MEMdq as isize,
    PSRAW_XMMdq_XMMdq = XED_IFORM_PSRAW_XMMdq_XMMdq as isize,
    PSRLDQ_XMMdq_IMMb = XED_IFORM_PSRLDQ_XMMdq_IMMb as isize,
    PSRLD_MMXq_IMMb = XED_IFORM_PSRLD_MMXq_IMMb as isize,
    PSRLD_MMXq_MEMq = XED_IFORM_PSRLD_MMXq_MEMq as isize,
    PSRLD_MMXq_MMXq = XED_IFORM_PSRLD_MMXq_MMXq as isize,
    PSRLD_XMMdq_IMMb = XED_IFORM_PSRLD_XMMdq_IMMb as isize,
    PSRLD_XMMdq_MEMdq = XED_IFORM_PSRLD_XMMdq_MEMdq as isize,
    PSRLD_XMMdq_XMMdq = XED_IFORM_PSRLD_XMMdq_XMMdq as isize,
    PSRLQ_MMXq_IMMb = XED_IFORM_PSRLQ_MMXq_IMMb as isize,
    PSRLQ_MMXq_MEMq = XED_IFORM_PSRLQ_MMXq_MEMq as isize,
    PSRLQ_MMXq_MMXq = XED_IFORM_PSRLQ_MMXq_MMXq as isize,
    PSRLQ_XMMdq_IMMb = XED_IFORM_PSRLQ_XMMdq_IMMb as isize,
    PSRLQ_XMMdq_MEMdq = XED_IFORM_PSRLQ_XMMdq_MEMdq as isize,
    PSRLQ_XMMdq_XMMdq = XED_IFORM_PSRLQ_XMMdq_XMMdq as isize,
    PSRLW_MMXq_IMMb = XED_IFORM_PSRLW_MMXq_IMMb as isize,
    PSRLW_MMXq_MEMq = XED_IFORM_PSRLW_MMXq_MEMq as isize,
    PSRLW_MMXq_MMXq = XED_IFORM_PSRLW_MMXq_MMXq as isize,
    PSRLW_XMMdq_IMMb = XED_IFORM_PSRLW_XMMdq_IMMb as isize,
    PSRLW_XMMdq_MEMdq = XED_IFORM_PSRLW_XMMdq_MEMdq as isize,
    PSRLW_XMMdq_XMMdq = XED_IFORM_PSRLW_XMMdq_XMMdq as isize,
    PSUBB_MMXq_MEMq = XED_IFORM_PSUBB_MMXq_MEMq as isize,
    PSUBB_MMXq_MMXq = XED_IFORM_PSUBB_MMXq_MMXq as isize,
    PSUBB_XMMdq_MEMdq = XED_IFORM_PSUBB_XMMdq_MEMdq as isize,
    PSUBB_XMMdq_XMMdq = XED_IFORM_PSUBB_XMMdq_XMMdq as isize,
    PSUBD_MMXq_MEMq = XED_IFORM_PSUBD_MMXq_MEMq as isize,
    PSUBD_MMXq_MMXq = XED_IFORM_PSUBD_MMXq_MMXq as isize,
    PSUBD_XMMdq_MEMdq = XED_IFORM_PSUBD_XMMdq_MEMdq as isize,
    PSUBD_XMMdq_XMMdq = XED_IFORM_PSUBD_XMMdq_XMMdq as isize,
    PSUBQ_MMXq_MEMq = XED_IFORM_PSUBQ_MMXq_MEMq as isize,
    PSUBQ_MMXq_MMXq = XED_IFORM_PSUBQ_MMXq_MMXq as isize,
    PSUBQ_XMMdq_MEMdq = XED_IFORM_PSUBQ_XMMdq_MEMdq as isize,
    PSUBQ_XMMdq_XMMdq = XED_IFORM_PSUBQ_XMMdq_XMMdq as isize,
    PSUBSB_MMXq_MEMq = XED_IFORM_PSUBSB_MMXq_MEMq as isize,
    PSUBSB_MMXq_MMXq = XED_IFORM_PSUBSB_MMXq_MMXq as isize,
    PSUBSB_XMMdq_MEMdq = XED_IFORM_PSUBSB_XMMdq_MEMdq as isize,
    PSUBSB_XMMdq_XMMdq = XED_IFORM_PSUBSB_XMMdq_XMMdq as isize,
    PSUBSW_MMXq_MEMq = XED_IFORM_PSUBSW_MMXq_MEMq as isize,
    PSUBSW_MMXq_MMXq = XED_IFORM_PSUBSW_MMXq_MMXq as isize,
    PSUBSW_XMMdq_MEMdq = XED_IFORM_PSUBSW_XMMdq_MEMdq as isize,
    PSUBSW_XMMdq_XMMdq = XED_IFORM_PSUBSW_XMMdq_XMMdq as isize,
    PSUBUSB_MMXq_MEMq = XED_IFORM_PSUBUSB_MMXq_MEMq as isize,
    PSUBUSB_MMXq_MMXq = XED_IFORM_PSUBUSB_MMXq_MMXq as isize,
    PSUBUSB_XMMdq_MEMdq = XED_IFORM_PSUBUSB_XMMdq_MEMdq as isize,
    PSUBUSB_XMMdq_XMMdq = XED_IFORM_PSUBUSB_XMMdq_XMMdq as isize,
    PSUBUSW_MMXq_MEMq = XED_IFORM_PSUBUSW_MMXq_MEMq as isize,
    PSUBUSW_MMXq_MMXq = XED_IFORM_PSUBUSW_MMXq_MMXq as isize,
    PSUBUSW_XMMdq_MEMdq = XED_IFORM_PSUBUSW_XMMdq_MEMdq as isize,
    PSUBUSW_XMMdq_XMMdq = XED_IFORM_PSUBUSW_XMMdq_XMMdq as isize,
    PSUBW_MMXq_MEMq = XED_IFORM_PSUBW_MMXq_MEMq as isize,
    PSUBW_MMXq_MMXq = XED_IFORM_PSUBW_MMXq_MMXq as isize,
    PSUBW_XMMdq_MEMdq = XED_IFORM_PSUBW_XMMdq_MEMdq as isize,
    PSUBW_XMMdq_XMMdq = XED_IFORM_PSUBW_XMMdq_XMMdq as isize,
    PSWAPD_MMXq_MEMq = XED_IFORM_PSWAPD_MMXq_MEMq as isize,
    PSWAPD_MMXq_MMXq = XED_IFORM_PSWAPD_MMXq_MMXq as isize,
    PTEST_XMMdq_MEMdq = XED_IFORM_PTEST_XMMdq_MEMdq as isize,
    PTEST_XMMdq_XMMdq = XED_IFORM_PTEST_XMMdq_XMMdq as isize,
    PTWRITE_GPRy = XED_IFORM_PTWRITE_GPRy as isize,
    PTWRITE_MEMy = XED_IFORM_PTWRITE_MEMy as isize,
    PUNPCKHBW_MMXq_MEMq = XED_IFORM_PUNPCKHBW_MMXq_MEMq as isize,
    PUNPCKHBW_MMXq_MMXd = XED_IFORM_PUNPCKHBW_MMXq_MMXd as isize,
    PUNPCKHBW_XMMdq_MEMdq = XED_IFORM_PUNPCKHBW_XMMdq_MEMdq as isize,
    PUNPCKHBW_XMMdq_XMMq = XED_IFORM_PUNPCKHBW_XMMdq_XMMq as isize,
    PUNPCKHDQ_MMXq_MEMq = XED_IFORM_PUNPCKHDQ_MMXq_MEMq as isize,
    PUNPCKHDQ_MMXq_MMXd = XED_IFORM_PUNPCKHDQ_MMXq_MMXd as isize,
    PUNPCKHDQ_XMMdq_MEMdq = XED_IFORM_PUNPCKHDQ_XMMdq_MEMdq as isize,
    PUNPCKHDQ_XMMdq_XMMq = XED_IFORM_PUNPCKHDQ_XMMdq_XMMq as isize,
    PUNPCKHQDQ_XMMdq_MEMdq = XED_IFORM_PUNPCKHQDQ_XMMdq_MEMdq as isize,
    PUNPCKHQDQ_XMMdq_XMMq = XED_IFORM_PUNPCKHQDQ_XMMdq_XMMq as isize,
    PUNPCKHWD_MMXq_MEMq = XED_IFORM_PUNPCKHWD_MMXq_MEMq as isize,
    PUNPCKHWD_MMXq_MMXd = XED_IFORM_PUNPCKHWD_MMXq_MMXd as isize,
    PUNPCKHWD_XMMdq_MEMdq = XED_IFORM_PUNPCKHWD_XMMdq_MEMdq as isize,
    PUNPCKHWD_XMMdq_XMMq = XED_IFORM_PUNPCKHWD_XMMdq_XMMq as isize,
    PUNPCKLBW_MMXq_MEMd = XED_IFORM_PUNPCKLBW_MMXq_MEMd as isize,
    PUNPCKLBW_MMXq_MMXd = XED_IFORM_PUNPCKLBW_MMXq_MMXd as isize,
    PUNPCKLBW_XMMdq_MEMdq = XED_IFORM_PUNPCKLBW_XMMdq_MEMdq as isize,
    PUNPCKLBW_XMMdq_XMMq = XED_IFORM_PUNPCKLBW_XMMdq_XMMq as isize,
    PUNPCKLDQ_MMXq_MEMd = XED_IFORM_PUNPCKLDQ_MMXq_MEMd as isize,
    PUNPCKLDQ_MMXq_MMXd = XED_IFORM_PUNPCKLDQ_MMXq_MMXd as isize,
    PUNPCKLDQ_XMMdq_MEMdq = XED_IFORM_PUNPCKLDQ_XMMdq_MEMdq as isize,
    PUNPCKLDQ_XMMdq_XMMq = XED_IFORM_PUNPCKLDQ_XMMdq_XMMq as isize,
    PUNPCKLQDQ_XMMdq_MEMdq = XED_IFORM_PUNPCKLQDQ_XMMdq_MEMdq as isize,
    PUNPCKLQDQ_XMMdq_XMMq = XED_IFORM_PUNPCKLQDQ_XMMdq_XMMq as isize,
    PUNPCKLWD_MMXq_MEMd = XED_IFORM_PUNPCKLWD_MMXq_MEMd as isize,
    PUNPCKLWD_MMXq_MMXd = XED_IFORM_PUNPCKLWD_MMXq_MMXd as isize,
    PUNPCKLWD_XMMdq_MEMdq = XED_IFORM_PUNPCKLWD_XMMdq_MEMdq as isize,
    PUNPCKLWD_XMMdq_XMMq = XED_IFORM_PUNPCKLWD_XMMdq_XMMq as isize,
    PUSHA = XED_IFORM_PUSHA as isize,
    PUSHAD = XED_IFORM_PUSHAD as isize,
    PUSHF = XED_IFORM_PUSHF as isize,
    PUSHFD = XED_IFORM_PUSHFD as isize,
    PUSHFQ = XED_IFORM_PUSHFQ as isize,
    PUSH_CS = XED_IFORM_PUSH_CS as isize,
    PUSH_DS = XED_IFORM_PUSH_DS as isize,
    PUSH_ES = XED_IFORM_PUSH_ES as isize,
    PUSH_FS = XED_IFORM_PUSH_FS as isize,
    PUSH_GPRv_50 = XED_IFORM_PUSH_GPRv_50 as isize,
    PUSH_GPRv_FFr6 = XED_IFORM_PUSH_GPRv_FFr6 as isize,
    PUSH_GS = XED_IFORM_PUSH_GS as isize,
    PUSH_IMMb = XED_IFORM_PUSH_IMMb as isize,
    PUSH_IMMz = XED_IFORM_PUSH_IMMz as isize,
    PUSH_MEMv = XED_IFORM_PUSH_MEMv as isize,
    PUSH_SS = XED_IFORM_PUSH_SS as isize,
    PXOR_MMXq_MEMq = XED_IFORM_PXOR_MMXq_MEMq as isize,
    PXOR_MMXq_MMXq = XED_IFORM_PXOR_MMXq_MMXq as isize,
    PXOR_XMMdq_MEMdq = XED_IFORM_PXOR_XMMdq_MEMdq as isize,
    PXOR_XMMdq_XMMdq = XED_IFORM_PXOR_XMMdq_XMMdq as isize,
    RCL_GPR8_CL = XED_IFORM_RCL_GPR8_CL as isize,
    RCL_GPR8_IMMb = XED_IFORM_RCL_GPR8_IMMb as isize,
    RCL_GPR8_ONE = XED_IFORM_RCL_GPR8_ONE as isize,
    RCL_GPRv_CL = XED_IFORM_RCL_GPRv_CL as isize,
    RCL_GPRv_IMMb = XED_IFORM_RCL_GPRv_IMMb as isize,
    RCL_GPRv_ONE = XED_IFORM_RCL_GPRv_ONE as isize,
    RCL_MEMb_CL = XED_IFORM_RCL_MEMb_CL as isize,
    RCL_MEMb_IMMb = XED_IFORM_RCL_MEMb_IMMb as isize,
    RCL_MEMb_ONE = XED_IFORM_RCL_MEMb_ONE as isize,
    RCL_MEMv_CL = XED_IFORM_RCL_MEMv_CL as isize,
    RCL_MEMv_IMMb = XED_IFORM_RCL_MEMv_IMMb as isize,
    RCL_MEMv_ONE = XED_IFORM_RCL_MEMv_ONE as isize,
    RCPPS_XMMps_MEMps = XED_IFORM_RCPPS_XMMps_MEMps as isize,
    RCPPS_XMMps_XMMps = XED_IFORM_RCPPS_XMMps_XMMps as isize,
    RCPSS_XMMss_MEMss = XED_IFORM_RCPSS_XMMss_MEMss as isize,
    RCPSS_XMMss_XMMss = XED_IFORM_RCPSS_XMMss_XMMss as isize,
    RCR_GPR8_CL = XED_IFORM_RCR_GPR8_CL as isize,
    RCR_GPR8_IMMb = XED_IFORM_RCR_GPR8_IMMb as isize,
    RCR_GPR8_ONE = XED_IFORM_RCR_GPR8_ONE as isize,
    RCR_GPRv_CL = XED_IFORM_RCR_GPRv_CL as isize,
    RCR_GPRv_IMMb = XED_IFORM_RCR_GPRv_IMMb as isize,
    RCR_GPRv_ONE = XED_IFORM_RCR_GPRv_ONE as isize,
    RCR_MEMb_CL = XED_IFORM_RCR_MEMb_CL as isize,
    RCR_MEMb_IMMb = XED_IFORM_RCR_MEMb_IMMb as isize,
    RCR_MEMb_ONE = XED_IFORM_RCR_MEMb_ONE as isize,
    RCR_MEMv_CL = XED_IFORM_RCR_MEMv_CL as isize,
    RCR_MEMv_IMMb = XED_IFORM_RCR_MEMv_IMMb as isize,
    RCR_MEMv_ONE = XED_IFORM_RCR_MEMv_ONE as isize,
    RDFSBASE_GPRy = XED_IFORM_RDFSBASE_GPRy as isize,
    RDGSBASE_GPRy = XED_IFORM_RDGSBASE_GPRy as isize,
    RDMSR = XED_IFORM_RDMSR as isize,
    RDPID_GPR32u32 = XED_IFORM_RDPID_GPR32u32 as isize,
    RDPID_GPR64u64 = XED_IFORM_RDPID_GPR64u64 as isize,
    RDPKRU = XED_IFORM_RDPKRU as isize,
    RDPMC = XED_IFORM_RDPMC as isize,
    RDRAND_GPRv = XED_IFORM_RDRAND_GPRv as isize,
    RDSEED_GPRv = XED_IFORM_RDSEED_GPRv as isize,
    RDSSPD_GPR32u32 = XED_IFORM_RDSSPD_GPR32u32 as isize,
    RDSSPQ_GPR64u64 = XED_IFORM_RDSSPQ_GPR64u64 as isize,
    RDTSC = XED_IFORM_RDTSC as isize,
    RDTSCP = XED_IFORM_RDTSCP as isize,
    REPE_CMPSB = XED_IFORM_REPE_CMPSB as isize,
    REPE_CMPSD = XED_IFORM_REPE_CMPSD as isize,
    REPE_CMPSQ = XED_IFORM_REPE_CMPSQ as isize,
    REPE_CMPSW = XED_IFORM_REPE_CMPSW as isize,
    REPE_SCASB = XED_IFORM_REPE_SCASB as isize,
    REPE_SCASD = XED_IFORM_REPE_SCASD as isize,
    REPE_SCASQ = XED_IFORM_REPE_SCASQ as isize,
    REPE_SCASW = XED_IFORM_REPE_SCASW as isize,
    REPNE_CMPSB = XED_IFORM_REPNE_CMPSB as isize,
    REPNE_CMPSD = XED_IFORM_REPNE_CMPSD as isize,
    REPNE_CMPSQ = XED_IFORM_REPNE_CMPSQ as isize,
    REPNE_CMPSW = XED_IFORM_REPNE_CMPSW as isize,
    REPNE_SCASB = XED_IFORM_REPNE_SCASB as isize,
    REPNE_SCASD = XED_IFORM_REPNE_SCASD as isize,
    REPNE_SCASQ = XED_IFORM_REPNE_SCASQ as isize,
    REPNE_SCASW = XED_IFORM_REPNE_SCASW as isize,
    REP_INSB = XED_IFORM_REP_INSB as isize,
    REP_INSD = XED_IFORM_REP_INSD as isize,
    REP_INSW = XED_IFORM_REP_INSW as isize,
    REP_LODSB = XED_IFORM_REP_LODSB as isize,
    REP_LODSD = XED_IFORM_REP_LODSD as isize,
    REP_LODSQ = XED_IFORM_REP_LODSQ as isize,
    REP_LODSW = XED_IFORM_REP_LODSW as isize,
    REP_MOVSB = XED_IFORM_REP_MOVSB as isize,
    REP_MOVSD = XED_IFORM_REP_MOVSD as isize,
    REP_MOVSQ = XED_IFORM_REP_MOVSQ as isize,
    REP_MOVSW = XED_IFORM_REP_MOVSW as isize,
    REP_OUTSB = XED_IFORM_REP_OUTSB as isize,
    REP_OUTSD = XED_IFORM_REP_OUTSD as isize,
    REP_OUTSW = XED_IFORM_REP_OUTSW as isize,
    REP_STOSB = XED_IFORM_REP_STOSB as isize,
    REP_STOSD = XED_IFORM_REP_STOSD as isize,
    REP_STOSQ = XED_IFORM_REP_STOSQ as isize,
    REP_STOSW = XED_IFORM_REP_STOSW as isize,
    RET_FAR = XED_IFORM_RET_FAR as isize,
    RET_FAR_IMMw = XED_IFORM_RET_FAR_IMMw as isize,
    RET_NEAR = XED_IFORM_RET_NEAR as isize,
    RET_NEAR_IMMw = XED_IFORM_RET_NEAR_IMMw as isize,
    ROL_GPR8_CL = XED_IFORM_ROL_GPR8_CL as isize,
    ROL_GPR8_IMMb = XED_IFORM_ROL_GPR8_IMMb as isize,
    ROL_GPR8_ONE = XED_IFORM_ROL_GPR8_ONE as isize,
    ROL_GPRv_CL = XED_IFORM_ROL_GPRv_CL as isize,
    ROL_GPRv_IMMb = XED_IFORM_ROL_GPRv_IMMb as isize,
    ROL_GPRv_ONE = XED_IFORM_ROL_GPRv_ONE as isize,
    ROL_MEMb_CL = XED_IFORM_ROL_MEMb_CL as isize,
    ROL_MEMb_IMMb = XED_IFORM_ROL_MEMb_IMMb as isize,
    ROL_MEMb_ONE = XED_IFORM_ROL_MEMb_ONE as isize,
    ROL_MEMv_CL = XED_IFORM_ROL_MEMv_CL as isize,
    ROL_MEMv_IMMb = XED_IFORM_ROL_MEMv_IMMb as isize,
    ROL_MEMv_ONE = XED_IFORM_ROL_MEMv_ONE as isize,
    RORX_VGPR32d_MEMd_IMMb = XED_IFORM_RORX_VGPR32d_MEMd_IMMb as isize,
    RORX_VGPR32d_VGPR32d_IMMb = XED_IFORM_RORX_VGPR32d_VGPR32d_IMMb as isize,
    RORX_VGPR64q_MEMq_IMMb = XED_IFORM_RORX_VGPR64q_MEMq_IMMb as isize,
    RORX_VGPR64q_VGPR64q_IMMb = XED_IFORM_RORX_VGPR64q_VGPR64q_IMMb as isize,
    ROR_GPR8_CL = XED_IFORM_ROR_GPR8_CL as isize,
    ROR_GPR8_IMMb = XED_IFORM_ROR_GPR8_IMMb as isize,
    ROR_GPR8_ONE = XED_IFORM_ROR_GPR8_ONE as isize,
    ROR_GPRv_CL = XED_IFORM_ROR_GPRv_CL as isize,
    ROR_GPRv_IMMb = XED_IFORM_ROR_GPRv_IMMb as isize,
    ROR_GPRv_ONE = XED_IFORM_ROR_GPRv_ONE as isize,
    ROR_MEMb_CL = XED_IFORM_ROR_MEMb_CL as isize,
    ROR_MEMb_IMMb = XED_IFORM_ROR_MEMb_IMMb as isize,
    ROR_MEMb_ONE = XED_IFORM_ROR_MEMb_ONE as isize,
    ROR_MEMv_CL = XED_IFORM_ROR_MEMv_CL as isize,
    ROR_MEMv_IMMb = XED_IFORM_ROR_MEMv_IMMb as isize,
    ROR_MEMv_ONE = XED_IFORM_ROR_MEMv_ONE as isize,
    ROUNDPD_XMMpd_MEMpd_IMMb = XED_IFORM_ROUNDPD_XMMpd_MEMpd_IMMb as isize,
    ROUNDPD_XMMpd_XMMpd_IMMb = XED_IFORM_ROUNDPD_XMMpd_XMMpd_IMMb as isize,
    ROUNDPS_XMMps_MEMps_IMMb = XED_IFORM_ROUNDPS_XMMps_MEMps_IMMb as isize,
    ROUNDPS_XMMps_XMMps_IMMb = XED_IFORM_ROUNDPS_XMMps_XMMps_IMMb as isize,
    ROUNDSD_XMMq_MEMq_IMMb = XED_IFORM_ROUNDSD_XMMq_MEMq_IMMb as isize,
    ROUNDSD_XMMq_XMMq_IMMb = XED_IFORM_ROUNDSD_XMMq_XMMq_IMMb as isize,
    ROUNDSS_XMMd_MEMd_IMMb = XED_IFORM_ROUNDSS_XMMd_MEMd_IMMb as isize,
    ROUNDSS_XMMd_XMMd_IMMb = XED_IFORM_ROUNDSS_XMMd_XMMd_IMMb as isize,
    RSM = XED_IFORM_RSM as isize,
    RSQRTPS_XMMps_MEMps = XED_IFORM_RSQRTPS_XMMps_MEMps as isize,
    RSQRTPS_XMMps_XMMps = XED_IFORM_RSQRTPS_XMMps_XMMps as isize,
    RSQRTSS_XMMss_MEMss = XED_IFORM_RSQRTSS_XMMss_MEMss as isize,
    RSQRTSS_XMMss_XMMss = XED_IFORM_RSQRTSS_XMMss_XMMss as isize,
    RSTORSSP_MEMu64 = XED_IFORM_RSTORSSP_MEMu64 as isize,
    SAHF = XED_IFORM_SAHF as isize,
    SALC = XED_IFORM_SALC as isize,
    SARX_VGPR32d_MEMd_VGPR32d = XED_IFORM_SARX_VGPR32d_MEMd_VGPR32d as isize,
    SARX_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_SARX_VGPR32d_VGPR32d_VGPR32d as isize,
    SARX_VGPR64q_MEMq_VGPR64q = XED_IFORM_SARX_VGPR64q_MEMq_VGPR64q as isize,
    SARX_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_SARX_VGPR64q_VGPR64q_VGPR64q as isize,
    SAR_GPR8_CL = XED_IFORM_SAR_GPR8_CL as isize,
    SAR_GPR8_IMMb = XED_IFORM_SAR_GPR8_IMMb as isize,
    SAR_GPR8_ONE = XED_IFORM_SAR_GPR8_ONE as isize,
    SAR_GPRv_CL = XED_IFORM_SAR_GPRv_CL as isize,
    SAR_GPRv_IMMb = XED_IFORM_SAR_GPRv_IMMb as isize,
    SAR_GPRv_ONE = XED_IFORM_SAR_GPRv_ONE as isize,
    SAR_MEMb_CL = XED_IFORM_SAR_MEMb_CL as isize,
    SAR_MEMb_IMMb = XED_IFORM_SAR_MEMb_IMMb as isize,
    SAR_MEMb_ONE = XED_IFORM_SAR_MEMb_ONE as isize,
    SAR_MEMv_CL = XED_IFORM_SAR_MEMv_CL as isize,
    SAR_MEMv_IMMb = XED_IFORM_SAR_MEMv_IMMb as isize,
    SAR_MEMv_ONE = XED_IFORM_SAR_MEMv_ONE as isize,
    SAVEPREVSSP = XED_IFORM_SAVEPREVSSP as isize,
    SBB_AL_IMMb = XED_IFORM_SBB_AL_IMMb as isize,
    SBB_GPR8_GPR8_18 = XED_IFORM_SBB_GPR8_GPR8_18 as isize,
    SBB_GPR8_GPR8_1A = XED_IFORM_SBB_GPR8_GPR8_1A as isize,
    SBB_GPR8_IMMb_80r3 = XED_IFORM_SBB_GPR8_IMMb_80r3 as isize,
    SBB_GPR8_IMMb_82r3 = XED_IFORM_SBB_GPR8_IMMb_82r3 as isize,
    SBB_GPR8_MEMb = XED_IFORM_SBB_GPR8_MEMb as isize,
    SBB_GPRv_GPRv_19 = XED_IFORM_SBB_GPRv_GPRv_19 as isize,
    SBB_GPRv_GPRv_1B = XED_IFORM_SBB_GPRv_GPRv_1B as isize,
    SBB_GPRv_IMMb = XED_IFORM_SBB_GPRv_IMMb as isize,
    SBB_GPRv_IMMz = XED_IFORM_SBB_GPRv_IMMz as isize,
    SBB_GPRv_MEMv = XED_IFORM_SBB_GPRv_MEMv as isize,
    SBB_LOCK_MEMb_GPR8 = XED_IFORM_SBB_LOCK_MEMb_GPR8 as isize,
    SBB_LOCK_MEMb_IMMb_80r3 = XED_IFORM_SBB_LOCK_MEMb_IMMb_80r3 as isize,
    SBB_LOCK_MEMb_IMMb_82r3 = XED_IFORM_SBB_LOCK_MEMb_IMMb_82r3 as isize,
    SBB_LOCK_MEMv_GPRv = XED_IFORM_SBB_LOCK_MEMv_GPRv as isize,
    SBB_LOCK_MEMv_IMMb = XED_IFORM_SBB_LOCK_MEMv_IMMb as isize,
    SBB_LOCK_MEMv_IMMz = XED_IFORM_SBB_LOCK_MEMv_IMMz as isize,
    SBB_MEMb_GPR8 = XED_IFORM_SBB_MEMb_GPR8 as isize,
    SBB_MEMb_IMMb_80r3 = XED_IFORM_SBB_MEMb_IMMb_80r3 as isize,
    SBB_MEMb_IMMb_82r3 = XED_IFORM_SBB_MEMb_IMMb_82r3 as isize,
    SBB_MEMv_GPRv = XED_IFORM_SBB_MEMv_GPRv as isize,
    SBB_MEMv_IMMb = XED_IFORM_SBB_MEMv_IMMb as isize,
    SBB_MEMv_IMMz = XED_IFORM_SBB_MEMv_IMMz as isize,
    SBB_OrAX_IMMz = XED_IFORM_SBB_OrAX_IMMz as isize,
    SCASB = XED_IFORM_SCASB as isize,
    SCASD = XED_IFORM_SCASD as isize,
    SCASQ = XED_IFORM_SCASQ as isize,
    SCASW = XED_IFORM_SCASW as isize,
    SETBE_GPR8 = XED_IFORM_SETBE_GPR8 as isize,
    SETBE_MEMb = XED_IFORM_SETBE_MEMb as isize,
    SETB_GPR8 = XED_IFORM_SETB_GPR8 as isize,
    SETB_MEMb = XED_IFORM_SETB_MEMb as isize,
    SETLE_GPR8 = XED_IFORM_SETLE_GPR8 as isize,
    SETLE_MEMb = XED_IFORM_SETLE_MEMb as isize,
    SETL_GPR8 = XED_IFORM_SETL_GPR8 as isize,
    SETL_MEMb = XED_IFORM_SETL_MEMb as isize,
    SETNBE_GPR8 = XED_IFORM_SETNBE_GPR8 as isize,
    SETNBE_MEMb = XED_IFORM_SETNBE_MEMb as isize,
    SETNB_GPR8 = XED_IFORM_SETNB_GPR8 as isize,
    SETNB_MEMb = XED_IFORM_SETNB_MEMb as isize,
    SETNLE_GPR8 = XED_IFORM_SETNLE_GPR8 as isize,
    SETNLE_MEMb = XED_IFORM_SETNLE_MEMb as isize,
    SETNL_GPR8 = XED_IFORM_SETNL_GPR8 as isize,
    SETNL_MEMb = XED_IFORM_SETNL_MEMb as isize,
    SETNO_GPR8 = XED_IFORM_SETNO_GPR8 as isize,
    SETNO_MEMb = XED_IFORM_SETNO_MEMb as isize,
    SETNP_GPR8 = XED_IFORM_SETNP_GPR8 as isize,
    SETNP_MEMb = XED_IFORM_SETNP_MEMb as isize,
    SETNS_GPR8 = XED_IFORM_SETNS_GPR8 as isize,
    SETNS_MEMb = XED_IFORM_SETNS_MEMb as isize,
    SETNZ_GPR8 = XED_IFORM_SETNZ_GPR8 as isize,
    SETNZ_MEMb = XED_IFORM_SETNZ_MEMb as isize,
    SETO_GPR8 = XED_IFORM_SETO_GPR8 as isize,
    SETO_MEMb = XED_IFORM_SETO_MEMb as isize,
    SETP_GPR8 = XED_IFORM_SETP_GPR8 as isize,
    SETP_MEMb = XED_IFORM_SETP_MEMb as isize,
    SETSSBSY = XED_IFORM_SETSSBSY as isize,
    SETS_GPR8 = XED_IFORM_SETS_GPR8 as isize,
    SETS_MEMb = XED_IFORM_SETS_MEMb as isize,
    SETZ_GPR8 = XED_IFORM_SETZ_GPR8 as isize,
    SETZ_MEMb = XED_IFORM_SETZ_MEMb as isize,
    SFENCE = XED_IFORM_SFENCE as isize,
    SGDT_MEMs = XED_IFORM_SGDT_MEMs as isize,
    SGDT_MEMs64 = XED_IFORM_SGDT_MEMs64 as isize,
    SHA1MSG1_XMMi32_MEMi32_SHA = XED_IFORM_SHA1MSG1_XMMi32_MEMi32_SHA as isize,
    SHA1MSG1_XMMi32_XMMi32_SHA = XED_IFORM_SHA1MSG1_XMMi32_XMMi32_SHA as isize,
    SHA1MSG2_XMMi32_MEMi32_SHA = XED_IFORM_SHA1MSG2_XMMi32_MEMi32_SHA as isize,
    SHA1MSG2_XMMi32_XMMi32_SHA = XED_IFORM_SHA1MSG2_XMMi32_XMMi32_SHA as isize,
    SHA1NEXTE_XMMi32_MEMi32_SHA = XED_IFORM_SHA1NEXTE_XMMi32_MEMi32_SHA as isize,
    SHA1NEXTE_XMMi32_XMMi32_SHA = XED_IFORM_SHA1NEXTE_XMMi32_XMMi32_SHA as isize,
    SHA1RNDS4_XMMi32_MEMi32_IMM8_SHA = XED_IFORM_SHA1RNDS4_XMMi32_MEMi32_IMM8_SHA as isize,
    SHA1RNDS4_XMMi32_XMMi32_IMM8_SHA = XED_IFORM_SHA1RNDS4_XMMi32_XMMi32_IMM8_SHA as isize,
    SHA256MSG1_XMMi32_MEMi32_SHA = XED_IFORM_SHA256MSG1_XMMi32_MEMi32_SHA as isize,
    SHA256MSG1_XMMi32_XMMi32_SHA = XED_IFORM_SHA256MSG1_XMMi32_XMMi32_SHA as isize,
    SHA256MSG2_XMMi32_MEMi32_SHA = XED_IFORM_SHA256MSG2_XMMi32_MEMi32_SHA as isize,
    SHA256MSG2_XMMi32_XMMi32_SHA = XED_IFORM_SHA256MSG2_XMMi32_XMMi32_SHA as isize,
    SHA256RNDS2_XMMi32_MEMi32_SHA = XED_IFORM_SHA256RNDS2_XMMi32_MEMi32_SHA as isize,
    SHA256RNDS2_XMMi32_XMMi32_SHA = XED_IFORM_SHA256RNDS2_XMMi32_XMMi32_SHA as isize,
    SHLD_GPRv_GPRv_CL = XED_IFORM_SHLD_GPRv_GPRv_CL as isize,
    SHLD_GPRv_GPRv_IMMb = XED_IFORM_SHLD_GPRv_GPRv_IMMb as isize,
    SHLD_MEMv_GPRv_CL = XED_IFORM_SHLD_MEMv_GPRv_CL as isize,
    SHLD_MEMv_GPRv_IMMb = XED_IFORM_SHLD_MEMv_GPRv_IMMb as isize,
    SHLX_VGPR32d_MEMd_VGPR32d = XED_IFORM_SHLX_VGPR32d_MEMd_VGPR32d as isize,
    SHLX_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_SHLX_VGPR32d_VGPR32d_VGPR32d as isize,
    SHLX_VGPR64q_MEMq_VGPR64q = XED_IFORM_SHLX_VGPR64q_MEMq_VGPR64q as isize,
    SHLX_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_SHLX_VGPR64q_VGPR64q_VGPR64q as isize,
    SHL_GPR8_CL_D2r4 = XED_IFORM_SHL_GPR8_CL_D2r4 as isize,
    SHL_GPR8_CL_D2r6 = XED_IFORM_SHL_GPR8_CL_D2r6 as isize,
    SHL_GPR8_IMMb_C0r4 = XED_IFORM_SHL_GPR8_IMMb_C0r4 as isize,
    SHL_GPR8_IMMb_C0r6 = XED_IFORM_SHL_GPR8_IMMb_C0r6 as isize,
    SHL_GPR8_ONE_D0r4 = XED_IFORM_SHL_GPR8_ONE_D0r4 as isize,
    SHL_GPR8_ONE_D0r6 = XED_IFORM_SHL_GPR8_ONE_D0r6 as isize,
    SHL_GPRv_CL_D3r4 = XED_IFORM_SHL_GPRv_CL_D3r4 as isize,
    SHL_GPRv_CL_D3r6 = XED_IFORM_SHL_GPRv_CL_D3r6 as isize,
    SHL_GPRv_IMMb_C1r4 = XED_IFORM_SHL_GPRv_IMMb_C1r4 as isize,
    SHL_GPRv_IMMb_C1r6 = XED_IFORM_SHL_GPRv_IMMb_C1r6 as isize,
    SHL_GPRv_ONE_D1r4 = XED_IFORM_SHL_GPRv_ONE_D1r4 as isize,
    SHL_GPRv_ONE_D1r6 = XED_IFORM_SHL_GPRv_ONE_D1r6 as isize,
    SHL_MEMb_CL_D2r4 = XED_IFORM_SHL_MEMb_CL_D2r4 as isize,
    SHL_MEMb_CL_D2r6 = XED_IFORM_SHL_MEMb_CL_D2r6 as isize,
    SHL_MEMb_IMMb_C0r4 = XED_IFORM_SHL_MEMb_IMMb_C0r4 as isize,
    SHL_MEMb_IMMb_C0r6 = XED_IFORM_SHL_MEMb_IMMb_C0r6 as isize,
    SHL_MEMb_ONE_D0r4 = XED_IFORM_SHL_MEMb_ONE_D0r4 as isize,
    SHL_MEMb_ONE_D0r6 = XED_IFORM_SHL_MEMb_ONE_D0r6 as isize,
    SHL_MEMv_CL_D3r4 = XED_IFORM_SHL_MEMv_CL_D3r4 as isize,
    SHL_MEMv_CL_D3r6 = XED_IFORM_SHL_MEMv_CL_D3r6 as isize,
    SHL_MEMv_IMMb_C1r4 = XED_IFORM_SHL_MEMv_IMMb_C1r4 as isize,
    SHL_MEMv_IMMb_C1r6 = XED_IFORM_SHL_MEMv_IMMb_C1r6 as isize,
    SHL_MEMv_ONE_D1r4 = XED_IFORM_SHL_MEMv_ONE_D1r4 as isize,
    SHL_MEMv_ONE_D1r6 = XED_IFORM_SHL_MEMv_ONE_D1r6 as isize,
    SHRD_GPRv_GPRv_CL = XED_IFORM_SHRD_GPRv_GPRv_CL as isize,
    SHRD_GPRv_GPRv_IMMb = XED_IFORM_SHRD_GPRv_GPRv_IMMb as isize,
    SHRD_MEMv_GPRv_CL = XED_IFORM_SHRD_MEMv_GPRv_CL as isize,
    SHRD_MEMv_GPRv_IMMb = XED_IFORM_SHRD_MEMv_GPRv_IMMb as isize,
    SHRX_VGPR32d_MEMd_VGPR32d = XED_IFORM_SHRX_VGPR32d_MEMd_VGPR32d as isize,
    SHRX_VGPR32d_VGPR32d_VGPR32d = XED_IFORM_SHRX_VGPR32d_VGPR32d_VGPR32d as isize,
    SHRX_VGPR64q_MEMq_VGPR64q = XED_IFORM_SHRX_VGPR64q_MEMq_VGPR64q as isize,
    SHRX_VGPR64q_VGPR64q_VGPR64q = XED_IFORM_SHRX_VGPR64q_VGPR64q_VGPR64q as isize,
    SHR_GPR8_CL = XED_IFORM_SHR_GPR8_CL as isize,
    SHR_GPR8_IMMb = XED_IFORM_SHR_GPR8_IMMb as isize,
    SHR_GPR8_ONE = XED_IFORM_SHR_GPR8_ONE as isize,
    SHR_GPRv_CL = XED_IFORM_SHR_GPRv_CL as isize,
    SHR_GPRv_IMMb = XED_IFORM_SHR_GPRv_IMMb as isize,
    SHR_GPRv_ONE = XED_IFORM_SHR_GPRv_ONE as isize,
    SHR_MEMb_CL = XED_IFORM_SHR_MEMb_CL as isize,
    SHR_MEMb_IMMb = XED_IFORM_SHR_MEMb_IMMb as isize,
    SHR_MEMb_ONE = XED_IFORM_SHR_MEMb_ONE as isize,
    SHR_MEMv_CL = XED_IFORM_SHR_MEMv_CL as isize,
    SHR_MEMv_IMMb = XED_IFORM_SHR_MEMv_IMMb as isize,
    SHR_MEMv_ONE = XED_IFORM_SHR_MEMv_ONE as isize,
    SHUFPD_XMMpd_MEMpd_IMMb = XED_IFORM_SHUFPD_XMMpd_MEMpd_IMMb as isize,
    SHUFPD_XMMpd_XMMpd_IMMb = XED_IFORM_SHUFPD_XMMpd_XMMpd_IMMb as isize,
    SHUFPS_XMMps_MEMps_IMMb = XED_IFORM_SHUFPS_XMMps_MEMps_IMMb as isize,
    SHUFPS_XMMps_XMMps_IMMb = XED_IFORM_SHUFPS_XMMps_XMMps_IMMb as isize,
    SIDT_MEMs = XED_IFORM_SIDT_MEMs as isize,
    SIDT_MEMs64 = XED_IFORM_SIDT_MEMs64 as isize,
    SKINIT_EAX = XED_IFORM_SKINIT_EAX as isize,
    SLDT_GPRv = XED_IFORM_SLDT_GPRv as isize,
    SLDT_MEMw = XED_IFORM_SLDT_MEMw as isize,
    SLWPCB_GPRyy = XED_IFORM_SLWPCB_GPRyy as isize,
    SMSW_GPRv = XED_IFORM_SMSW_GPRv as isize,
    SMSW_MEMw = XED_IFORM_SMSW_MEMw as isize,
    SQRTPD_XMMpd_MEMpd = XED_IFORM_SQRTPD_XMMpd_MEMpd as isize,
    SQRTPD_XMMpd_XMMpd = XED_IFORM_SQRTPD_XMMpd_XMMpd as isize,
    SQRTPS_XMMps_MEMps = XED_IFORM_SQRTPS_XMMps_MEMps as isize,
    SQRTPS_XMMps_XMMps = XED_IFORM_SQRTPS_XMMps_XMMps as isize,
    SQRTSD_XMMsd_MEMsd = XED_IFORM_SQRTSD_XMMsd_MEMsd as isize,
    SQRTSD_XMMsd_XMMsd = XED_IFORM_SQRTSD_XMMsd_XMMsd as isize,
    SQRTSS_XMMss_MEMss = XED_IFORM_SQRTSS_XMMss_MEMss as isize,
    SQRTSS_XMMss_XMMss = XED_IFORM_SQRTSS_XMMss_XMMss as isize,
    STAC = XED_IFORM_STAC as isize,
    STC = XED_IFORM_STC as isize,
    STD = XED_IFORM_STD as isize,
    STGI = XED_IFORM_STGI as isize,
    STI = XED_IFORM_STI as isize,
    STMXCSR_MEMd = XED_IFORM_STMXCSR_MEMd as isize,
    STOSB = XED_IFORM_STOSB as isize,
    STOSD = XED_IFORM_STOSD as isize,
    STOSQ = XED_IFORM_STOSQ as isize,
    STOSW = XED_IFORM_STOSW as isize,
    STR_GPRv = XED_IFORM_STR_GPRv as isize,
    STR_MEMw = XED_IFORM_STR_MEMw as isize,
    SUBPD_XMMpd_MEMpd = XED_IFORM_SUBPD_XMMpd_MEMpd as isize,
    SUBPD_XMMpd_XMMpd = XED_IFORM_SUBPD_XMMpd_XMMpd as isize,
    SUBPS_XMMps_MEMps = XED_IFORM_SUBPS_XMMps_MEMps as isize,
    SUBPS_XMMps_XMMps = XED_IFORM_SUBPS_XMMps_XMMps as isize,
    SUBSD_XMMsd_MEMsd = XED_IFORM_SUBSD_XMMsd_MEMsd as isize,
    SUBSD_XMMsd_XMMsd = XED_IFORM_SUBSD_XMMsd_XMMsd as isize,
    SUBSS_XMMss_MEMss = XED_IFORM_SUBSS_XMMss_MEMss as isize,
    SUBSS_XMMss_XMMss = XED_IFORM_SUBSS_XMMss_XMMss as isize,
    SUB_AL_IMMb = XED_IFORM_SUB_AL_IMMb as isize,
    SUB_GPR8_GPR8_28 = XED_IFORM_SUB_GPR8_GPR8_28 as isize,
    SUB_GPR8_GPR8_2A = XED_IFORM_SUB_GPR8_GPR8_2A as isize,
    SUB_GPR8_IMMb_80r5 = XED_IFORM_SUB_GPR8_IMMb_80r5 as isize,
    SUB_GPR8_IMMb_82r5 = XED_IFORM_SUB_GPR8_IMMb_82r5 as isize,
    SUB_GPR8_MEMb = XED_IFORM_SUB_GPR8_MEMb as isize,
    SUB_GPRv_GPRv_29 = XED_IFORM_SUB_GPRv_GPRv_29 as isize,
    SUB_GPRv_GPRv_2B = XED_IFORM_SUB_GPRv_GPRv_2B as isize,
    SUB_GPRv_IMMb = XED_IFORM_SUB_GPRv_IMMb as isize,
    SUB_GPRv_IMMz = XED_IFORM_SUB_GPRv_IMMz as isize,
    SUB_GPRv_MEMv = XED_IFORM_SUB_GPRv_MEMv as isize,
    SUB_LOCK_MEMb_GPR8 = XED_IFORM_SUB_LOCK_MEMb_GPR8 as isize,
    SUB_LOCK_MEMb_IMMb_80r5 = XED_IFORM_SUB_LOCK_MEMb_IMMb_80r5 as isize,
    SUB_LOCK_MEMb_IMMb_82r5 = XED_IFORM_SUB_LOCK_MEMb_IMMb_82r5 as isize,
    SUB_LOCK_MEMv_GPRv = XED_IFORM_SUB_LOCK_MEMv_GPRv as isize,
    SUB_LOCK_MEMv_IMMb = XED_IFORM_SUB_LOCK_MEMv_IMMb as isize,
    SUB_LOCK_MEMv_IMMz = XED_IFORM_SUB_LOCK_MEMv_IMMz as isize,
    SUB_MEMb_GPR8 = XED_IFORM_SUB_MEMb_GPR8 as isize,
    SUB_MEMb_IMMb_80r5 = XED_IFORM_SUB_MEMb_IMMb_80r5 as isize,
    SUB_MEMb_IMMb_82r5 = XED_IFORM_SUB_MEMb_IMMb_82r5 as isize,
    SUB_MEMv_GPRv = XED_IFORM_SUB_MEMv_GPRv as isize,
    SUB_MEMv_IMMb = XED_IFORM_SUB_MEMv_IMMb as isize,
    SUB_MEMv_IMMz = XED_IFORM_SUB_MEMv_IMMz as isize,
    SUB_OrAX_IMMz = XED_IFORM_SUB_OrAX_IMMz as isize,
    SWAPGS = XED_IFORM_SWAPGS as isize,
    SYSCALL = XED_IFORM_SYSCALL as isize,
    SYSCALL_AMD = XED_IFORM_SYSCALL_AMD as isize,
    SYSENTER = XED_IFORM_SYSENTER as isize,
    SYSEXIT = XED_IFORM_SYSEXIT as isize,
    SYSRET = XED_IFORM_SYSRET as isize,
    SYSRET_AMD = XED_IFORM_SYSRET_AMD as isize,
    T1MSKC_VGPR32d_GPR32d = XED_IFORM_T1MSKC_VGPR32d_GPR32d as isize,
    T1MSKC_VGPR32d_MEMd = XED_IFORM_T1MSKC_VGPR32d_MEMd as isize,
    T1MSKC_VGPRyy_GPRyy = XED_IFORM_T1MSKC_VGPRyy_GPRyy as isize,
    T1MSKC_VGPRyy_MEMy = XED_IFORM_T1MSKC_VGPRyy_MEMy as isize,
    TEST_AL_IMMb = XED_IFORM_TEST_AL_IMMb as isize,
    TEST_GPR8_GPR8 = XED_IFORM_TEST_GPR8_GPR8 as isize,
    TEST_GPR8_IMMb_F6r0 = XED_IFORM_TEST_GPR8_IMMb_F6r0 as isize,
    TEST_GPR8_IMMb_F6r1 = XED_IFORM_TEST_GPR8_IMMb_F6r1 as isize,
    TEST_GPRv_GPRv = XED_IFORM_TEST_GPRv_GPRv as isize,
    TEST_GPRv_IMMz_F7r0 = XED_IFORM_TEST_GPRv_IMMz_F7r0 as isize,
    TEST_GPRv_IMMz_F7r1 = XED_IFORM_TEST_GPRv_IMMz_F7r1 as isize,
    TEST_MEMb_GPR8 = XED_IFORM_TEST_MEMb_GPR8 as isize,
    TEST_MEMb_IMMb_F6r0 = XED_IFORM_TEST_MEMb_IMMb_F6r0 as isize,
    TEST_MEMb_IMMb_F6r1 = XED_IFORM_TEST_MEMb_IMMb_F6r1 as isize,
    TEST_MEMv_GPRv = XED_IFORM_TEST_MEMv_GPRv as isize,
    TEST_MEMv_IMMz_F7r0 = XED_IFORM_TEST_MEMv_IMMz_F7r0 as isize,
    TEST_MEMv_IMMz_F7r1 = XED_IFORM_TEST_MEMv_IMMz_F7r1 as isize,
    TEST_OrAX_IMMz = XED_IFORM_TEST_OrAX_IMMz as isize,
    TPAUSE_GPR32u32 = XED_IFORM_TPAUSE_GPR32u32 as isize,
    TPAUSE_GPR64u64 = XED_IFORM_TPAUSE_GPR64u64 as isize,
    TZCNT_GPRv_GPRv = XED_IFORM_TZCNT_GPRv_GPRv as isize,
    TZCNT_GPRv_MEMv = XED_IFORM_TZCNT_GPRv_MEMv as isize,
    TZMSK_VGPR32d_GPR32d = XED_IFORM_TZMSK_VGPR32d_GPR32d as isize,
    TZMSK_VGPR32d_MEMd = XED_IFORM_TZMSK_VGPR32d_MEMd as isize,
    TZMSK_VGPRyy_GPRyy = XED_IFORM_TZMSK_VGPRyy_GPRyy as isize,
    TZMSK_VGPRyy_MEMy = XED_IFORM_TZMSK_VGPRyy_MEMy as isize,
    UCOMISD_XMMsd_MEMsd = XED_IFORM_UCOMISD_XMMsd_MEMsd as isize,
    UCOMISD_XMMsd_XMMsd = XED_IFORM_UCOMISD_XMMsd_XMMsd as isize,
    UCOMISS_XMMss_MEMss = XED_IFORM_UCOMISS_XMMss_MEMss as isize,
    UCOMISS_XMMss_XMMss = XED_IFORM_UCOMISS_XMMss_XMMss as isize,
    UD0_GPR32_GPR32 = XED_IFORM_UD0_GPR32_GPR32 as isize,
    UD0_GPR32_MEMd = XED_IFORM_UD0_GPR32_MEMd as isize,
    UD1_GPR32_GPR32 = XED_IFORM_UD1_GPR32_GPR32 as isize,
    UD1_GPR32_MEMd = XED_IFORM_UD1_GPR32_MEMd as isize,
    UD2 = XED_IFORM_UD2 as isize,
    UMONITOR_GPRa = XED_IFORM_UMONITOR_GPRa as isize,
    UMWAIT_GPR32 = XED_IFORM_UMWAIT_GPR32 as isize,
    UMWAIT_GPR64 = XED_IFORM_UMWAIT_GPR64 as isize,
    UNPCKHPD_XMMpd_MEMdq = XED_IFORM_UNPCKHPD_XMMpd_MEMdq as isize,
    UNPCKHPD_XMMpd_XMMq = XED_IFORM_UNPCKHPD_XMMpd_XMMq as isize,
    UNPCKHPS_XMMps_MEMdq = XED_IFORM_UNPCKHPS_XMMps_MEMdq as isize,
    UNPCKHPS_XMMps_XMMdq = XED_IFORM_UNPCKHPS_XMMps_XMMdq as isize,
    UNPCKLPD_XMMpd_MEMdq = XED_IFORM_UNPCKLPD_XMMpd_MEMdq as isize,
    UNPCKLPD_XMMpd_XMMq = XED_IFORM_UNPCKLPD_XMMpd_XMMq as isize,
    UNPCKLPS_XMMps_MEMdq = XED_IFORM_UNPCKLPS_XMMps_MEMdq as isize,
    UNPCKLPS_XMMps_XMMq = XED_IFORM_UNPCKLPS_XMMps_XMMq as isize,
    V4FMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_V4FMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    V4FMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_V4FMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    V4FNMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_V4FNMADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    V4FNMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_V4FNMADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VADDPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VADDPD_XMMdq_XMMdq_MEMdq as isize,
    VADDPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VADDPD_XMMdq_XMMdq_XMMdq as isize,
    VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VADDPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VADDPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VADDPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VADDPD_YMMqq_YMMqq_MEMqq as isize,
    VADDPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VADDPD_YMMqq_YMMqq_YMMqq as isize,
    VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VADDPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VADDPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VADDPS_XMMdq_XMMdq_MEMdq as isize,
    VADDPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VADDPS_XMMdq_XMMdq_XMMdq as isize,
    VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VADDPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VADDPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VADDPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VADDPS_YMMqq_YMMqq_MEMqq as isize,
    VADDPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VADDPS_YMMqq_YMMqq_YMMqq as isize,
    VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VADDPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VADDSD_XMMdq_XMMdq_MEMq = XED_IFORM_VADDSD_XMMdq_XMMdq_MEMq as isize,
    VADDSD_XMMdq_XMMdq_XMMq = XED_IFORM_VADDSD_XMMdq_XMMdq_XMMq as isize,
    VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VADDSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VADDSS_XMMdq_XMMdq_MEMd = XED_IFORM_VADDSS_XMMdq_XMMdq_MEMd as isize,
    VADDSS_XMMdq_XMMdq_XMMd = XED_IFORM_VADDSS_XMMdq_XMMdq_XMMd as isize,
    VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VADDSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VADDSUBPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VADDSUBPD_XMMdq_XMMdq_MEMdq as isize,
    VADDSUBPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VADDSUBPD_XMMdq_XMMdq_XMMdq as isize,
    VADDSUBPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VADDSUBPD_YMMqq_YMMqq_MEMqq as isize,
    VADDSUBPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VADDSUBPD_YMMqq_YMMqq_YMMqq as isize,
    VADDSUBPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VADDSUBPS_XMMdq_XMMdq_MEMdq as isize,
    VADDSUBPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VADDSUBPS_XMMdq_XMMdq_XMMdq as isize,
    VADDSUBPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VADDSUBPS_YMMqq_YMMqq_MEMqq as isize,
    VADDSUBPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VADDSUBPS_YMMqq_YMMqq_YMMqq as isize,
    VAESDECLAST_XMMdq_XMMdq_MEMdq = XED_IFORM_VAESDECLAST_XMMdq_XMMdq_MEMdq as isize,
    VAESDECLAST_XMMdq_XMMdq_XMMdq = XED_IFORM_VAESDECLAST_XMMdq_XMMdq_XMMdq as isize,
    VAESDECLAST_XMMu128_XMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESDECLAST_XMMu128_XMMu128_MEMu128_AVX512 as isize,
    VAESDECLAST_XMMu128_XMMu128_XMMu128_AVX512 =
        XED_IFORM_VAESDECLAST_XMMu128_XMMu128_XMMu128_AVX512 as isize,
    VAESDECLAST_YMMu128_YMMu128_MEMu128 = XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128 as isize,
    VAESDECLAST_YMMu128_YMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESDECLAST_YMMu128_YMMu128_MEMu128_AVX512 as isize,
    VAESDECLAST_YMMu128_YMMu128_YMMu128 = XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128 as isize,
    VAESDECLAST_YMMu128_YMMu128_YMMu128_AVX512 =
        XED_IFORM_VAESDECLAST_YMMu128_YMMu128_YMMu128_AVX512 as isize,
    VAESDECLAST_ZMMu128_ZMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_MEMu128_AVX512 as isize,
    VAESDECLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 =
        XED_IFORM_VAESDECLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 as isize,
    VAESDEC_XMMdq_XMMdq_MEMdq = XED_IFORM_VAESDEC_XMMdq_XMMdq_MEMdq as isize,
    VAESDEC_XMMdq_XMMdq_XMMdq = XED_IFORM_VAESDEC_XMMdq_XMMdq_XMMdq as isize,
    VAESDEC_XMMu128_XMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESDEC_XMMu128_XMMu128_MEMu128_AVX512 as isize,
    VAESDEC_XMMu128_XMMu128_XMMu128_AVX512 =
        XED_IFORM_VAESDEC_XMMu128_XMMu128_XMMu128_AVX512 as isize,
    VAESDEC_YMMu128_YMMu128_MEMu128 = XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128 as isize,
    VAESDEC_YMMu128_YMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESDEC_YMMu128_YMMu128_MEMu128_AVX512 as isize,
    VAESDEC_YMMu128_YMMu128_YMMu128 = XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128 as isize,
    VAESDEC_YMMu128_YMMu128_YMMu128_AVX512 =
        XED_IFORM_VAESDEC_YMMu128_YMMu128_YMMu128_AVX512 as isize,
    VAESDEC_ZMMu128_ZMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESDEC_ZMMu128_ZMMu128_MEMu128_AVX512 as isize,
    VAESDEC_ZMMu128_ZMMu128_ZMMu128_AVX512 =
        XED_IFORM_VAESDEC_ZMMu128_ZMMu128_ZMMu128_AVX512 as isize,
    VAESENCLAST_XMMdq_XMMdq_MEMdq = XED_IFORM_VAESENCLAST_XMMdq_XMMdq_MEMdq as isize,
    VAESENCLAST_XMMdq_XMMdq_XMMdq = XED_IFORM_VAESENCLAST_XMMdq_XMMdq_XMMdq as isize,
    VAESENCLAST_XMMu128_XMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESENCLAST_XMMu128_XMMu128_MEMu128_AVX512 as isize,
    VAESENCLAST_XMMu128_XMMu128_XMMu128_AVX512 =
        XED_IFORM_VAESENCLAST_XMMu128_XMMu128_XMMu128_AVX512 as isize,
    VAESENCLAST_YMMu128_YMMu128_MEMu128 = XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128 as isize,
    VAESENCLAST_YMMu128_YMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESENCLAST_YMMu128_YMMu128_MEMu128_AVX512 as isize,
    VAESENCLAST_YMMu128_YMMu128_YMMu128 = XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128 as isize,
    VAESENCLAST_YMMu128_YMMu128_YMMu128_AVX512 =
        XED_IFORM_VAESENCLAST_YMMu128_YMMu128_YMMu128_AVX512 as isize,
    VAESENCLAST_ZMMu128_ZMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_MEMu128_AVX512 as isize,
    VAESENCLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 =
        XED_IFORM_VAESENCLAST_ZMMu128_ZMMu128_ZMMu128_AVX512 as isize,
    VAESENC_XMMdq_XMMdq_MEMdq = XED_IFORM_VAESENC_XMMdq_XMMdq_MEMdq as isize,
    VAESENC_XMMdq_XMMdq_XMMdq = XED_IFORM_VAESENC_XMMdq_XMMdq_XMMdq as isize,
    VAESENC_XMMu128_XMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESENC_XMMu128_XMMu128_MEMu128_AVX512 as isize,
    VAESENC_XMMu128_XMMu128_XMMu128_AVX512 =
        XED_IFORM_VAESENC_XMMu128_XMMu128_XMMu128_AVX512 as isize,
    VAESENC_YMMu128_YMMu128_MEMu128 = XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128 as isize,
    VAESENC_YMMu128_YMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESENC_YMMu128_YMMu128_MEMu128_AVX512 as isize,
    VAESENC_YMMu128_YMMu128_YMMu128 = XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128 as isize,
    VAESENC_YMMu128_YMMu128_YMMu128_AVX512 =
        XED_IFORM_VAESENC_YMMu128_YMMu128_YMMu128_AVX512 as isize,
    VAESENC_ZMMu128_ZMMu128_MEMu128_AVX512 =
        XED_IFORM_VAESENC_ZMMu128_ZMMu128_MEMu128_AVX512 as isize,
    VAESENC_ZMMu128_ZMMu128_ZMMu128_AVX512 =
        XED_IFORM_VAESENC_ZMMu128_ZMMu128_ZMMu128_AVX512 as isize,
    VAESIMC_XMMdq_MEMdq = XED_IFORM_VAESIMC_XMMdq_MEMdq as isize,
    VAESIMC_XMMdq_XMMdq = XED_IFORM_VAESIMC_XMMdq_XMMdq as isize,
    VAESKEYGENASSIST_XMMdq_MEMdq_IMMb = XED_IFORM_VAESKEYGENASSIST_XMMdq_MEMdq_IMMb as isize,
    VAESKEYGENASSIST_XMMdq_XMMdq_IMMb = XED_IFORM_VAESKEYGENASSIST_XMMdq_XMMdq_IMMb as isize,
    VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 as isize,
    VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VALIGND_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 as isize,
    VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VALIGND_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 as isize,
    VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VALIGND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 as isize,
    VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VALIGNQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 as isize,
    VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VALIGNQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VALIGNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VANDNPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VANDNPD_XMMdq_XMMdq_MEMdq as isize,
    VANDNPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VANDNPD_XMMdq_XMMdq_XMMdq as isize,
    VANDNPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VANDNPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VANDNPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VANDNPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VANDNPD_YMMqq_YMMqq_MEMqq as isize,
    VANDNPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VANDNPD_YMMqq_YMMqq_YMMqq as isize,
    VANDNPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VANDNPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VANDNPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VANDNPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VANDNPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VANDNPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VANDNPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VANDNPS_XMMdq_XMMdq_MEMdq as isize,
    VANDNPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VANDNPS_XMMdq_XMMdq_XMMdq as isize,
    VANDNPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VANDNPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VANDNPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VANDNPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VANDNPS_YMMqq_YMMqq_MEMqq as isize,
    VANDNPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VANDNPS_YMMqq_YMMqq_YMMqq as isize,
    VANDNPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VANDNPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VANDNPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VANDNPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VANDNPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VANDNPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VANDPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VANDPD_XMMdq_XMMdq_MEMdq as isize,
    VANDPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VANDPD_XMMdq_XMMdq_XMMdq as isize,
    VANDPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VANDPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VANDPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VANDPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VANDPD_YMMqq_YMMqq_MEMqq as isize,
    VANDPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VANDPD_YMMqq_YMMqq_YMMqq as isize,
    VANDPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VANDPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VANDPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VANDPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VANDPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VANDPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VANDPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VANDPS_XMMdq_XMMdq_MEMdq as isize,
    VANDPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VANDPS_XMMdq_XMMdq_XMMdq as isize,
    VANDPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VANDPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VANDPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VANDPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VANDPS_YMMqq_YMMqq_MEMqq as isize,
    VANDPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VANDPS_YMMqq_YMMqq_YMMqq as isize,
    VANDPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VANDPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VANDPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VANDPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VANDPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VANDPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VBLENDMPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VBLENDMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VBLENDMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VBLENDMPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VBLENDMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VBLENDMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VBLENDPD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VBLENDPD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VBLENDPD_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VBLENDPD_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VBLENDPS_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VBLENDPS_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VBLENDPS_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VBLENDPS_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VBLENDVPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VBLENDVPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VBLENDVPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VBLENDVPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VBLENDVPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VBLENDVPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VBLENDVPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VBLENDVPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VBROADCASTF128_YMMqq_MEMdq = XED_IFORM_VBROADCASTF128_YMMqq_MEMdq as isize,
    VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X2_YMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X2_ZMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X4_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X4_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTF32X8_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VBROADCASTF64X2_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VBROADCASTF64X2_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VBROADCASTF64X4_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VBROADCASTI128_YMMqq_MEMdq = XED_IFORM_VBROADCASTI128_YMMqq_MEMdq as isize,
    VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X2_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X2_YMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X2_ZMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X4_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X4_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VBROADCASTI32X8_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VBROADCASTI64X2_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VBROADCASTI64X2_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VBROADCASTI64X4_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VBROADCASTSD_YMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VBROADCASTSD_YMMqq_MEMq = XED_IFORM_VBROADCASTSD_YMMqq_MEMq as isize,
    VBROADCASTSD_YMMqq_XMMdq = XED_IFORM_VBROADCASTSD_YMMqq_XMMdq as isize,
    VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VBROADCASTSD_ZMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VBROADCASTSS_XMMdq_MEMd = XED_IFORM_VBROADCASTSS_XMMdq_MEMd as isize,
    VBROADCASTSS_XMMdq_XMMdq = XED_IFORM_VBROADCASTSS_XMMdq_XMMdq as isize,
    VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VBROADCASTSS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VBROADCASTSS_YMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VBROADCASTSS_YMMqq_MEMd = XED_IFORM_VBROADCASTSS_YMMqq_MEMd as isize,
    VBROADCASTSS_YMMqq_XMMdq = XED_IFORM_VBROADCASTSS_YMMqq_XMMdq as isize,
    VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VBROADCASTSS_ZMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VCMPPD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 as isize,
    VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 =
        XED_IFORM_VCMPPD_MASKmskw_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 as isize,
    VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VCMPPD_MASKmskw_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 as isize,
    VCMPPD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VCMPPD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VCMPPD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VCMPPD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VCMPPD_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VCMPPD_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VCMPPD_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VCMPPD_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VCMPPS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 as isize,
    VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 =
        XED_IFORM_VCMPPS_MASKmskw_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 as isize,
    VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VCMPPS_MASKmskw_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 as isize,
    VCMPPS_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VCMPPS_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VCMPPS_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VCMPPS_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VCMPPS_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VCMPPS_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VCMPPS_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VCMPPS_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VCMPSD_MASKmskw_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VCMPSD_XMMdq_XMMdq_MEMq_IMMb = XED_IFORM_VCMPSD_XMMdq_XMMdq_MEMq_IMMb as isize,
    VCMPSD_XMMdq_XMMdq_XMMq_IMMb = XED_IFORM_VCMPSD_XMMdq_XMMdq_XMMq_IMMb as isize,
    VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VCMPSS_MASKmskw_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VCMPSS_XMMdq_XMMdq_MEMd_IMMb = XED_IFORM_VCMPSS_XMMdq_XMMdq_MEMd_IMMb as isize,
    VCMPSS_XMMdq_XMMdq_XMMd_IMMb = XED_IFORM_VCMPSS_XMMdq_XMMdq_XMMd_IMMb as isize,
    VCOMISD_XMMf64_MEMf64_AVX512 = XED_IFORM_VCOMISD_XMMf64_MEMf64_AVX512 as isize,
    VCOMISD_XMMf64_XMMf64_AVX512 = XED_IFORM_VCOMISD_XMMf64_XMMf64_AVX512 as isize,
    VCOMISD_XMMq_MEMq = XED_IFORM_VCOMISD_XMMq_MEMq as isize,
    VCOMISD_XMMq_XMMq = XED_IFORM_VCOMISD_XMMq_XMMq as isize,
    VCOMISS_XMMd_MEMd = XED_IFORM_VCOMISS_XMMd_MEMd as isize,
    VCOMISS_XMMd_XMMd = XED_IFORM_VCOMISS_XMMd_XMMd as isize,
    VCOMISS_XMMf32_MEMf32_AVX512 = XED_IFORM_VCOMISS_XMMf32_MEMf32_AVX512 as isize,
    VCOMISS_XMMf32_XMMf32_AVX512 = XED_IFORM_VCOMISS_XMMf32_XMMf32_AVX512 as isize,
    VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_XMMf64_AVX512 as isize,
    VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_YMMf64_AVX512 as isize,
    VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCOMPRESSPD_MEMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCOMPRESSPD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCOMPRESSPD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCOMPRESSPD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_XMMf32_AVX512 as isize,
    VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_YMMf32_AVX512 as isize,
    VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VCOMPRESSPS_MEMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCOMPRESSPS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCOMPRESSPS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VCOMPRESSPS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VCVTDQ2PD_XMMdq_MEMq = XED_IFORM_VCVTDQ2PD_XMMdq_MEMq as isize,
    VCVTDQ2PD_XMMdq_XMMq = XED_IFORM_VCVTDQ2PD_XMMdq_XMMq as isize,
    VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_MEMi32_AVX512 as isize,
    VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VCVTDQ2PD_XMMf64_MASKmskw_XMMi32_AVX512 as isize,
    VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_MEMi32_AVX512 as isize,
    VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VCVTDQ2PD_YMMf64_MASKmskw_XMMi32_AVX512 as isize,
    VCVTDQ2PD_YMMqq_MEMdq = XED_IFORM_VCVTDQ2PD_YMMqq_MEMdq as isize,
    VCVTDQ2PD_YMMqq_XMMdq = XED_IFORM_VCVTDQ2PD_YMMqq_XMMdq as isize,
    VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_MEMi32_AVX512 as isize,
    VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VCVTDQ2PD_ZMMf64_MASKmskw_YMMi32_AVX512 as isize,
    VCVTDQ2PS_XMMdq_MEMdq = XED_IFORM_VCVTDQ2PS_XMMdq_MEMdq as isize,
    VCVTDQ2PS_XMMdq_XMMdq = XED_IFORM_VCVTDQ2PS_XMMdq_XMMdq as isize,
    VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_MEMi32_AVX512 as isize,
    VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VCVTDQ2PS_XMMf32_MASKmskw_XMMi32_AVX512 as isize,
    VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_MEMi32_AVX512 as isize,
    VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VCVTDQ2PS_YMMf32_MASKmskw_YMMi32_AVX512 as isize,
    VCVTDQ2PS_YMMqq_MEMqq = XED_IFORM_VCVTDQ2PS_YMMqq_MEMqq as isize,
    VCVTDQ2PS_YMMqq_YMMqq = XED_IFORM_VCVTDQ2PS_YMMqq_YMMqq as isize,
    VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_MEMi32_AVX512 as isize,
    VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512 =
        XED_IFORM_VCVTDQ2PS_ZMMf32_MASKmskw_ZMMi32_AVX512 as isize,
    VCVTPD2DQ_XMMdq_MEMdq = XED_IFORM_VCVTPD2DQ_XMMdq_MEMdq as isize,
    VCVTPD2DQ_XMMdq_MEMqq = XED_IFORM_VCVTPD2DQ_XMMdq_MEMqq as isize,
    VCVTPD2DQ_XMMdq_XMMdq = XED_IFORM_VCVTPD2DQ_XMMdq_XMMdq as isize,
    VCVTPD2DQ_XMMdq_YMMqq = XED_IFORM_VCVTPD2DQ_XMMdq_YMMqq as isize,
    VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VCVTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VCVTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VCVTPD2PS_XMMdq_MEMdq = XED_IFORM_VCVTPD2PS_XMMdq_MEMdq as isize,
    VCVTPD2PS_XMMdq_MEMqq = XED_IFORM_VCVTPD2PS_XMMdq_MEMqq as isize,
    VCVTPD2PS_XMMdq_XMMdq = XED_IFORM_VCVTPD2PS_XMMdq_XMMdq as isize,
    VCVTPD2PS_XMMdq_YMMqq = XED_IFORM_VCVTPD2PS_XMMdq_YMMqq as isize,
    VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VCVTPD2PS_XMMf32_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VCVTPD2PS_YMMf32_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCVTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 as isize,
    VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCVTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 as isize,
    VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCVTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 as isize,
    VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VCVTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VCVTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCVTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 as isize,
    VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCVTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 as isize,
    VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCVTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 as isize,
    VCVTPH2PS_XMMdq_MEMq = XED_IFORM_VCVTPH2PS_XMMdq_MEMq as isize,
    VCVTPH2PS_XMMdq_XMMq = XED_IFORM_VCVTPH2PS_XMMdq_XMMq as isize,
    VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512 =
        XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_MEMf16_AVX512 as isize,
    VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512 =
        XED_IFORM_VCVTPH2PS_XMMf32_MASKmskw_XMMf16_AVX512 as isize,
    VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512 =
        XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_MEMf16_AVX512 as isize,
    VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512 =
        XED_IFORM_VCVTPH2PS_YMMf32_MASKmskw_XMMf16_AVX512 as isize,
    VCVTPH2PS_YMMqq_MEMdq = XED_IFORM_VCVTPH2PS_YMMqq_MEMdq as isize,
    VCVTPH2PS_YMMqq_XMMdq = XED_IFORM_VCVTPH2PS_YMMqq_XMMdq as isize,
    VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512 =
        XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_MEMf16_AVX512 as isize,
    VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512 =
        XED_IFORM_VCVTPH2PS_ZMMf32_MASKmskw_YMMf16_AVX512 as isize,
    VCVTPS2DQ_XMMdq_MEMdq = XED_IFORM_VCVTPS2DQ_XMMdq_MEMdq as isize,
    VCVTPS2DQ_XMMdq_XMMdq = XED_IFORM_VCVTPS2DQ_XMMdq_XMMdq as isize,
    VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 as isize,
    VCVTPS2DQ_YMMqq_MEMqq = XED_IFORM_VCVTPS2DQ_YMMqq_MEMqq as isize,
    VCVTPS2DQ_YMMqq_YMMqq = XED_IFORM_VCVTPS2DQ_YMMqq_YMMqq as isize,
    VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VCVTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 as isize,
    VCVTPS2PD_XMMdq_MEMq = XED_IFORM_VCVTPS2PD_XMMdq_MEMq as isize,
    VCVTPS2PD_XMMdq_XMMq = XED_IFORM_VCVTPS2PD_XMMdq_XMMq as isize,
    VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2PD_XMMf64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2PD_YMMf64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2PD_YMMqq_MEMdq = XED_IFORM_VCVTPS2PD_YMMqq_MEMdq as isize,
    VCVTPS2PD_YMMqq_XMMdq = XED_IFORM_VCVTPS2PD_YMMqq_XMMdq as isize,
    VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTPS2PD_ZMMf64_MASKmskw_YMMf32_AVX512 as isize,
    VCVTPS2PH_MEMdq_YMMqq_IMMb = XED_IFORM_VCVTPS2PH_MEMdq_YMMqq_IMMb as isize,
    VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VCVTPS2PH_MEMf16_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VCVTPS2PH_MEMq_XMMdq_IMMb = XED_IFORM_VCVTPS2PH_MEMq_XMMdq_IMMb as isize,
    VCVTPS2PH_XMMdq_YMMqq_IMMb = XED_IFORM_VCVTPS2PH_XMMdq_YMMqq_IMMb as isize,
    VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VCVTPS2PH_XMMf16_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VCVTPS2PH_XMMq_XMMdq_IMMb = XED_IFORM_VCVTPS2PH_XMMq_XMMdq_IMMb as isize,
    VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VCVTPS2PH_YMMf16_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 as isize,
    VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 as isize,
    VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VCVTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 as isize,
    VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 as isize,
    VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCVTQQ2PD_XMMi64_MASKmskw_XMMf64_AVX512 as isize,
    VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCVTQQ2PD_YMMi64_MASKmskw_YMMf64_AVX512 as isize,
    VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCVTQQ2PD_ZMMi64_MASKmskw_ZMMf64_AVX512 as isize,
    VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 =
        XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 as isize,
    VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 =
        XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 as isize,
    VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 =
        XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 as isize,
    VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 =
        XED_IFORM_VCVTQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 as isize,
    VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 =
        XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 as isize,
    VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 =
        XED_IFORM_VCVTQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 as isize,
    VCVTSD2SI_GPR32d_MEMq = XED_IFORM_VCVTSD2SI_GPR32d_MEMq as isize,
    VCVTSD2SI_GPR32d_XMMq = XED_IFORM_VCVTSD2SI_GPR32d_XMMq as isize,
    VCVTSD2SI_GPR32i32_MEMf64_AVX512 = XED_IFORM_VCVTSD2SI_GPR32i32_MEMf64_AVX512 as isize,
    VCVTSD2SI_GPR32i32_XMMf64_AVX512 = XED_IFORM_VCVTSD2SI_GPR32i32_XMMf64_AVX512 as isize,
    VCVTSD2SI_GPR64i64_MEMf64_AVX512 = XED_IFORM_VCVTSD2SI_GPR64i64_MEMf64_AVX512 as isize,
    VCVTSD2SI_GPR64i64_XMMf64_AVX512 = XED_IFORM_VCVTSD2SI_GPR64i64_XMMf64_AVX512 as isize,
    VCVTSD2SI_GPR64q_MEMq = XED_IFORM_VCVTSD2SI_GPR64q_MEMq as isize,
    VCVTSD2SI_GPR64q_XMMq = XED_IFORM_VCVTSD2SI_GPR64q_XMMq as isize,
    VCVTSD2SS_XMMdq_XMMdq_MEMq = XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_MEMq as isize,
    VCVTSD2SS_XMMdq_XMMdq_XMMq = XED_IFORM_VCVTSD2SS_XMMdq_XMMdq_XMMq as isize,
    VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VCVTSD2SS_XMMf32_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VCVTSD2USI_GPR32u32_MEMf64_AVX512 = XED_IFORM_VCVTSD2USI_GPR32u32_MEMf64_AVX512 as isize,
    VCVTSD2USI_GPR32u32_XMMf64_AVX512 = XED_IFORM_VCVTSD2USI_GPR32u32_XMMf64_AVX512 as isize,
    VCVTSD2USI_GPR64u64_MEMf64_AVX512 = XED_IFORM_VCVTSD2USI_GPR64u64_MEMf64_AVX512 as isize,
    VCVTSD2USI_GPR64u64_XMMf64_AVX512 = XED_IFORM_VCVTSD2USI_GPR64u64_XMMf64_AVX512 as isize,
    VCVTSI2SD_XMMdq_XMMdq_GPR32d = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR32d as isize,
    VCVTSI2SD_XMMdq_XMMdq_GPR64q = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_GPR64q as isize,
    VCVTSI2SD_XMMdq_XMMdq_MEMd = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMd as isize,
    VCVTSI2SD_XMMdq_XMMdq_MEMq = XED_IFORM_VCVTSI2SD_XMMdq_XMMdq_MEMq as isize,
    VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512 =
        XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR32i32_AVX512 as isize,
    VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512 =
        XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_GPR64i64_AVX512 as isize,
    VCVTSI2SD_XMMf64_XMMf64_MEMi32_AVX512 =
        XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi32_AVX512 as isize,
    VCVTSI2SD_XMMf64_XMMf64_MEMi64_AVX512 =
        XED_IFORM_VCVTSI2SD_XMMf64_XMMf64_MEMi64_AVX512 as isize,
    VCVTSI2SS_XMMdq_XMMdq_GPR32d = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR32d as isize,
    VCVTSI2SS_XMMdq_XMMdq_GPR64q = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_GPR64q as isize,
    VCVTSI2SS_XMMdq_XMMdq_MEMd = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMd as isize,
    VCVTSI2SS_XMMdq_XMMdq_MEMq = XED_IFORM_VCVTSI2SS_XMMdq_XMMdq_MEMq as isize,
    VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512 =
        XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR32i32_AVX512 as isize,
    VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512 =
        XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_GPR64i64_AVX512 as isize,
    VCVTSI2SS_XMMf32_XMMf32_MEMi32_AVX512 =
        XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi32_AVX512 as isize,
    VCVTSI2SS_XMMf32_XMMf32_MEMi64_AVX512 =
        XED_IFORM_VCVTSI2SS_XMMf32_XMMf32_MEMi64_AVX512 as isize,
    VCVTSS2SD_XMMdq_XMMdq_MEMd = XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_MEMd as isize,
    VCVTSS2SD_XMMdq_XMMdq_XMMd = XED_IFORM_VCVTSS2SD_XMMdq_XMMdq_XMMd as isize,
    VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VCVTSS2SD_XMMf64_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VCVTSS2SI_GPR32d_MEMd = XED_IFORM_VCVTSS2SI_GPR32d_MEMd as isize,
    VCVTSS2SI_GPR32d_XMMd = XED_IFORM_VCVTSS2SI_GPR32d_XMMd as isize,
    VCVTSS2SI_GPR32i32_MEMf32_AVX512 = XED_IFORM_VCVTSS2SI_GPR32i32_MEMf32_AVX512 as isize,
    VCVTSS2SI_GPR32i32_XMMf32_AVX512 = XED_IFORM_VCVTSS2SI_GPR32i32_XMMf32_AVX512 as isize,
    VCVTSS2SI_GPR64i64_MEMf32_AVX512 = XED_IFORM_VCVTSS2SI_GPR64i64_MEMf32_AVX512 as isize,
    VCVTSS2SI_GPR64i64_XMMf32_AVX512 = XED_IFORM_VCVTSS2SI_GPR64i64_XMMf32_AVX512 as isize,
    VCVTSS2SI_GPR64q_MEMd = XED_IFORM_VCVTSS2SI_GPR64q_MEMd as isize,
    VCVTSS2SI_GPR64q_XMMd = XED_IFORM_VCVTSS2SI_GPR64q_XMMd as isize,
    VCVTSS2USI_GPR32u32_MEMf32_AVX512 = XED_IFORM_VCVTSS2USI_GPR32u32_MEMf32_AVX512 as isize,
    VCVTSS2USI_GPR32u32_XMMf32_AVX512 = XED_IFORM_VCVTSS2USI_GPR32u32_XMMf32_AVX512 as isize,
    VCVTSS2USI_GPR64u64_MEMf32_AVX512 = XED_IFORM_VCVTSS2USI_GPR64u64_MEMf32_AVX512 as isize,
    VCVTSS2USI_GPR64u64_XMMf32_AVX512 = XED_IFORM_VCVTSS2USI_GPR64u64_XMMf32_AVX512 as isize,
    VCVTTPD2DQ_XMMdq_MEMdq = XED_IFORM_VCVTTPD2DQ_XMMdq_MEMdq as isize,
    VCVTTPD2DQ_XMMdq_MEMqq = XED_IFORM_VCVTTPD2DQ_XMMdq_MEMqq as isize,
    VCVTTPD2DQ_XMMdq_XMMdq = XED_IFORM_VCVTTPD2DQ_XMMdq_XMMdq as isize,
    VCVTTPD2DQ_XMMdq_YMMqq = XED_IFORM_VCVTTPD2DQ_XMMdq_YMMqq as isize,
    VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VCVTTPD2DQ_XMMi32_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VCVTTPD2DQ_YMMi32_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCVTTPD2QQ_XMMi64_MASKmskw_XMMf64_AVX512 as isize,
    VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCVTTPD2QQ_YMMi64_MASKmskw_YMMf64_AVX512 as isize,
    VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCVTTPD2QQ_ZMMi64_MASKmskw_ZMMf64_AVX512 as isize,
    VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VCVTTPD2UDQ_XMMu32_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VCVTTPD2UDQ_YMMu32_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VCVTTPD2UQQ_XMMu64_MASKmskw_XMMf64_AVX512 as isize,
    VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VCVTTPD2UQQ_YMMu64_MASKmskw_YMMf64_AVX512 as isize,
    VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_MEMf64_AVX512 as isize,
    VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VCVTTPD2UQQ_ZMMu64_MASKmskw_ZMMf64_AVX512 as isize,
    VCVTTPS2DQ_XMMdq_MEMdq = XED_IFORM_VCVTTPS2DQ_XMMdq_MEMdq as isize,
    VCVTTPS2DQ_XMMdq_XMMdq = XED_IFORM_VCVTTPS2DQ_XMMdq_XMMdq as isize,
    VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTTPS2DQ_XMMi32_MASKmskw_XMMf32_AVX512 as isize,
    VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTTPS2DQ_YMMi32_MASKmskw_YMMf32_AVX512 as isize,
    VCVTTPS2DQ_YMMqq_MEMqq = XED_IFORM_VCVTTPS2DQ_YMMqq_MEMqq as isize,
    VCVTTPS2DQ_YMMqq_YMMqq = XED_IFORM_VCVTTPS2DQ_YMMqq_YMMqq as isize,
    VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VCVTTPS2DQ_ZMMi32_MASKmskw_ZMMf32_AVX512 as isize,
    VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTTPS2QQ_XMMi64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTTPS2QQ_YMMi64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTTPS2QQ_ZMMi64_MASKmskw_YMMf32_AVX512 as isize,
    VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTTPS2UDQ_XMMu32_MASKmskw_XMMf32_AVX512 as isize,
    VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTTPS2UDQ_YMMu32_MASKmskw_YMMf32_AVX512 as isize,
    VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VCVTTPS2UDQ_ZMMu32_MASKmskw_ZMMf32_AVX512 as isize,
    VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTTPS2UQQ_XMMu64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VCVTTPS2UQQ_YMMu64_MASKmskw_XMMf32_AVX512 as isize,
    VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_MEMf32_AVX512 as isize,
    VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VCVTTPS2UQQ_ZMMu64_MASKmskw_YMMf32_AVX512 as isize,
    VCVTTSD2SI_GPR32d_MEMq = XED_IFORM_VCVTTSD2SI_GPR32d_MEMq as isize,
    VCVTTSD2SI_GPR32d_XMMq = XED_IFORM_VCVTTSD2SI_GPR32d_XMMq as isize,
    VCVTTSD2SI_GPR32i32_MEMf64_AVX512 = XED_IFORM_VCVTTSD2SI_GPR32i32_MEMf64_AVX512 as isize,
    VCVTTSD2SI_GPR32i32_XMMf64_AVX512 = XED_IFORM_VCVTTSD2SI_GPR32i32_XMMf64_AVX512 as isize,
    VCVTTSD2SI_GPR64i64_MEMf64_AVX512 = XED_IFORM_VCVTTSD2SI_GPR64i64_MEMf64_AVX512 as isize,
    VCVTTSD2SI_GPR64i64_XMMf64_AVX512 = XED_IFORM_VCVTTSD2SI_GPR64i64_XMMf64_AVX512 as isize,
    VCVTTSD2SI_GPR64q_MEMq = XED_IFORM_VCVTTSD2SI_GPR64q_MEMq as isize,
    VCVTTSD2SI_GPR64q_XMMq = XED_IFORM_VCVTTSD2SI_GPR64q_XMMq as isize,
    VCVTTSD2USI_GPR32u32_MEMf64_AVX512 = XED_IFORM_VCVTTSD2USI_GPR32u32_MEMf64_AVX512 as isize,
    VCVTTSD2USI_GPR32u32_XMMf64_AVX512 = XED_IFORM_VCVTTSD2USI_GPR32u32_XMMf64_AVX512 as isize,
    VCVTTSD2USI_GPR64u64_MEMf64_AVX512 = XED_IFORM_VCVTTSD2USI_GPR64u64_MEMf64_AVX512 as isize,
    VCVTTSD2USI_GPR64u64_XMMf64_AVX512 = XED_IFORM_VCVTTSD2USI_GPR64u64_XMMf64_AVX512 as isize,
    VCVTTSS2SI_GPR32d_MEMd = XED_IFORM_VCVTTSS2SI_GPR32d_MEMd as isize,
    VCVTTSS2SI_GPR32d_XMMd = XED_IFORM_VCVTTSS2SI_GPR32d_XMMd as isize,
    VCVTTSS2SI_GPR32i32_MEMf32_AVX512 = XED_IFORM_VCVTTSS2SI_GPR32i32_MEMf32_AVX512 as isize,
    VCVTTSS2SI_GPR32i32_XMMf32_AVX512 = XED_IFORM_VCVTTSS2SI_GPR32i32_XMMf32_AVX512 as isize,
    VCVTTSS2SI_GPR64i64_MEMf32_AVX512 = XED_IFORM_VCVTTSS2SI_GPR64i64_MEMf32_AVX512 as isize,
    VCVTTSS2SI_GPR64i64_XMMf32_AVX512 = XED_IFORM_VCVTTSS2SI_GPR64i64_XMMf32_AVX512 as isize,
    VCVTTSS2SI_GPR64q_MEMd = XED_IFORM_VCVTTSS2SI_GPR64q_MEMd as isize,
    VCVTTSS2SI_GPR64q_XMMd = XED_IFORM_VCVTTSS2SI_GPR64q_XMMd as isize,
    VCVTTSS2USI_GPR32u32_MEMf32_AVX512 = XED_IFORM_VCVTTSS2USI_GPR32u32_MEMf32_AVX512 as isize,
    VCVTTSS2USI_GPR32u32_XMMf32_AVX512 = XED_IFORM_VCVTTSS2USI_GPR32u32_XMMf32_AVX512 as isize,
    VCVTTSS2USI_GPR64u64_MEMf32_AVX512 = XED_IFORM_VCVTTSS2USI_GPR64u64_MEMf32_AVX512 as isize,
    VCVTTSS2USI_GPR64u64_XMMf32_AVX512 = XED_IFORM_VCVTTSS2USI_GPR64u64_XMMf32_AVX512 as isize,
    VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_MEMu32_AVX512 as isize,
    VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PD_XMMf64_MASKmskw_XMMu32_AVX512 as isize,
    VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_MEMu32_AVX512 as isize,
    VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PD_YMMf64_MASKmskw_XMMu32_AVX512 as isize,
    VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_MEMu32_AVX512 as isize,
    VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PD_ZMMf64_MASKmskw_YMMu32_AVX512 as isize,
    VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_MEMu32_AVX512 as isize,
    VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PS_XMMf32_MASKmskw_XMMu32_AVX512 as isize,
    VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_MEMu32_AVX512 as isize,
    VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PS_YMMf32_MASKmskw_YMMu32_AVX512 as isize,
    VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_MEMu32_AVX512 as isize,
    VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VCVTUDQ2PS_ZMMf32_MASKmskw_ZMMu32_AVX512 as isize,
    VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_MEMu64_AVX512 as isize,
    VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VCVTUQQ2PD_XMMf64_MASKmskw_XMMu64_AVX512 as isize,
    VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_MEMu64_AVX512 as isize,
    VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VCVTUQQ2PD_YMMf64_MASKmskw_YMMu64_AVX512 as isize,
    VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_MEMu64_AVX512 as isize,
    VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VCVTUQQ2PD_ZMMf64_MASKmskw_ZMMu64_AVX512 as isize,
    VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 =
        XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL128 as isize,
    VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 =
        XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_MEMu64_AVX512_VL256 as isize,
    VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 =
        XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_XMMu64_AVX512_VL128 as isize,
    VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 =
        XED_IFORM_VCVTUQQ2PS_XMMf32_MASKmskw_YMMu64_AVX512_VL256 as isize,
    VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 =
        XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_MEMu64_AVX512_VL512 as isize,
    VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 =
        XED_IFORM_VCVTUQQ2PS_YMMf32_MASKmskw_ZMMu64_AVX512_VL512 as isize,
    VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512 =
        XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR32u32_AVX512 as isize,
    VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512 =
        XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_GPR64u64_AVX512 as isize,
    VCVTUSI2SD_XMMf64_XMMf64_MEMu32_AVX512 =
        XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu32_AVX512 as isize,
    VCVTUSI2SD_XMMf64_XMMf64_MEMu64_AVX512 =
        XED_IFORM_VCVTUSI2SD_XMMf64_XMMf64_MEMu64_AVX512 as isize,
    VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512 =
        XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR32u32_AVX512 as isize,
    VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512 =
        XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_GPR64u64_AVX512 as isize,
    VCVTUSI2SS_XMMf32_XMMf32_MEMu32_AVX512 =
        XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu32_AVX512 as isize,
    VCVTUSI2SS_XMMf32_XMMf32_MEMu64_AVX512 =
        XED_IFORM_VCVTUSI2SS_XMMf32_XMMf32_MEMu64_AVX512 as isize,
    VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 as isize,
    VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 =
        XED_IFORM_VDBPSADBW_XMMu16_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 as isize,
    VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 as isize,
    VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 =
        XED_IFORM_VDBPSADBW_YMMu16_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 as isize,
    VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 as isize,
    VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 =
        XED_IFORM_VDBPSADBW_ZMMu16_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 as isize,
    VDIVPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VDIVPD_XMMdq_XMMdq_MEMdq as isize,
    VDIVPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VDIVPD_XMMdq_XMMdq_XMMdq as isize,
    VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VDIVPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VDIVPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VDIVPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VDIVPD_YMMqq_YMMqq_MEMqq as isize,
    VDIVPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VDIVPD_YMMqq_YMMqq_YMMqq as isize,
    VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VDIVPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VDIVPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VDIVPS_XMMdq_XMMdq_MEMdq as isize,
    VDIVPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VDIVPS_XMMdq_XMMdq_XMMdq as isize,
    VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VDIVPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VDIVPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VDIVPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VDIVPS_YMMqq_YMMqq_MEMqq as isize,
    VDIVPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VDIVPS_YMMqq_YMMqq_YMMqq as isize,
    VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VDIVPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VDIVSD_XMMdq_XMMdq_MEMq = XED_IFORM_VDIVSD_XMMdq_XMMdq_MEMq as isize,
    VDIVSD_XMMdq_XMMdq_XMMq = XED_IFORM_VDIVSD_XMMdq_XMMdq_XMMq as isize,
    VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VDIVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VDIVSS_XMMdq_XMMdq_MEMd = XED_IFORM_VDIVSS_XMMdq_XMMdq_MEMd as isize,
    VDIVSS_XMMdq_XMMdq_XMMd = XED_IFORM_VDIVSS_XMMdq_XMMdq_XMMd as isize,
    VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VDIVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VDPPD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VDPPD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VDPPD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VDPPD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VDPPS_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VDPPS_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VDPPS_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VDPPS_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VDPPS_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VDPPS_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VDPPS_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VDPPS_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VERR_GPR16 = XED_IFORM_VERR_GPR16 as isize,
    VERR_MEMw = XED_IFORM_VERR_MEMw as isize,
    VERW_GPR16 = XED_IFORM_VERW_GPR16 as isize,
    VERW_MEMw = XED_IFORM_VERW_MEMw as isize,
    VEXP2PD_ZMMf64_MASKmskw_MEMf64_AVX512ER =
        XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_MEMf64_AVX512ER as isize,
    VEXP2PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER =
        XED_IFORM_VEXP2PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER as isize,
    VEXP2PS_ZMMf32_MASKmskw_MEMf32_AVX512ER =
        XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_MEMf32_AVX512ER as isize,
    VEXP2PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER =
        XED_IFORM_VEXP2PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER as isize,
    VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VEXPANDPD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VEXPANDPD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VEXPANDPD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VEXPANDPS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VEXPANDPS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VEXPANDPS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VEXTRACTF128_MEMdq_YMMdq_IMMb = XED_IFORM_VEXTRACTF128_MEMdq_YMMdq_IMMb as isize,
    VEXTRACTF128_XMMdq_YMMdq_IMMb = XED_IFORM_VEXTRACTF128_XMMdq_YMMdq_IMMb as isize,
    VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF32X4_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF32X4_XMMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF32X8_MEMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF32X8_YMMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF64X2_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF64X2_XMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF64X4_MEMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTF64X4_YMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VEXTRACTI128_MEMdq_YMMqq_IMMb = XED_IFORM_VEXTRACTI128_MEMdq_YMMqq_IMMb as isize,
    VEXTRACTI128_XMMdq_YMMqq_IMMb = XED_IFORM_VEXTRACTI128_XMMdq_YMMqq_IMMb as isize,
    VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI32X4_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI32X4_XMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI32X8_MEMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI32X8_YMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI64X2_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI64X2_XMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI64X4_MEMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VEXTRACTI64X4_YMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VEXTRACTPS_GPR32_XMMdq_IMMb = XED_IFORM_VEXTRACTPS_GPR32_XMMdq_IMMb as isize,
    VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VEXTRACTPS_GPR32f32_XMMf32_IMM8_AVX512 as isize,
    VEXTRACTPS_MEMd_XMMdq_IMMb = XED_IFORM_VEXTRACTPS_MEMd_XMMdq_IMMb as isize,
    VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512 = XED_IFORM_VEXTRACTPS_MEMf32_XMMf32_IMM8_AVX512 as isize,
    VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 as isize,
    VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 as isize,
    VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 as isize,
    VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 as isize,
    VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 as isize,
    VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 as isize,
    VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VFIXUPIMMSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VFMADD132PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADD132PD_XMMdq_XMMdq_MEMdq as isize,
    VFMADD132PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADD132PD_XMMdq_XMMdq_XMMdq as isize,
    VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMADD132PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADD132PD_YMMqq_YMMqq_MEMqq as isize,
    VFMADD132PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADD132PD_YMMqq_YMMqq_YMMqq as isize,
    VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMADD132PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADD132PS_XMMdq_XMMdq_MEMdq as isize,
    VFMADD132PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADD132PS_XMMdq_XMMdq_XMMdq as isize,
    VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMADD132PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADD132PS_YMMqq_YMMqq_MEMqq as isize,
    VFMADD132PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADD132PS_YMMqq_YMMqq_YMMqq as isize,
    VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMADD132SD_XMMdq_XMMq_MEMq = XED_IFORM_VFMADD132SD_XMMdq_XMMq_MEMq as isize,
    VFMADD132SD_XMMdq_XMMq_XMMq = XED_IFORM_VFMADD132SD_XMMdq_XMMq_XMMq as isize,
    VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADD132SS_XMMdq_XMMd_MEMd = XED_IFORM_VFMADD132SS_XMMdq_XMMd_MEMd as isize,
    VFMADD132SS_XMMdq_XMMd_XMMd = XED_IFORM_VFMADD132SS_XMMdq_XMMd_XMMd as isize,
    VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADD213PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADD213PD_XMMdq_XMMdq_MEMdq as isize,
    VFMADD213PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADD213PD_XMMdq_XMMdq_XMMdq as isize,
    VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMADD213PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADD213PD_YMMqq_YMMqq_MEMqq as isize,
    VFMADD213PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADD213PD_YMMqq_YMMqq_YMMqq as isize,
    VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMADD213PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADD213PS_XMMdq_XMMdq_MEMdq as isize,
    VFMADD213PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADD213PS_XMMdq_XMMdq_XMMdq as isize,
    VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMADD213PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADD213PS_YMMqq_YMMqq_MEMqq as isize,
    VFMADD213PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADD213PS_YMMqq_YMMqq_YMMqq as isize,
    VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMADD213SD_XMMdq_XMMq_MEMq = XED_IFORM_VFMADD213SD_XMMdq_XMMq_MEMq as isize,
    VFMADD213SD_XMMdq_XMMq_XMMq = XED_IFORM_VFMADD213SD_XMMdq_XMMq_XMMq as isize,
    VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADD213SS_XMMdq_XMMd_MEMd = XED_IFORM_VFMADD213SS_XMMdq_XMMd_MEMd as isize,
    VFMADD213SS_XMMdq_XMMd_XMMd = XED_IFORM_VFMADD213SS_XMMdq_XMMd_XMMd as isize,
    VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADD231PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADD231PD_XMMdq_XMMdq_MEMdq as isize,
    VFMADD231PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADD231PD_XMMdq_XMMdq_XMMdq as isize,
    VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMADD231PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADD231PD_YMMqq_YMMqq_MEMqq as isize,
    VFMADD231PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADD231PD_YMMqq_YMMqq_YMMqq as isize,
    VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMADD231PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADD231PS_XMMdq_XMMdq_MEMdq as isize,
    VFMADD231PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADD231PS_XMMdq_XMMdq_XMMdq as isize,
    VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMADD231PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADD231PS_YMMqq_YMMqq_MEMqq as isize,
    VFMADD231PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADD231PS_YMMqq_YMMqq_YMMqq as isize,
    VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMADD231SD_XMMdq_XMMq_MEMq = XED_IFORM_VFMADD231SD_XMMdq_XMMq_MEMq as isize,
    VFMADD231SD_XMMdq_XMMq_XMMq = XED_IFORM_VFMADD231SD_XMMdq_XMMq_XMMq as isize,
    VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADD231SS_XMMdq_XMMd_MEMd = XED_IFORM_VFMADD231SS_XMMdq_XMMd_MEMd as isize,
    VFMADD231SS_XMMdq_XMMd_XMMd = XED_IFORM_VFMADD231SS_XMMdq_XMMd_XMMd as isize,
    VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADDPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMADDPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMADDPD_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMADDPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMADDPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMADDPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMADDPD_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMADDPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMADDPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMADDPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMADDPS_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMADDPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMADDPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMADDPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMADDPS_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMADDPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSD_XMMdq_XMMdq_MEMq_XMMdq = XED_IFORM_VFMADDSD_XMMdq_XMMdq_MEMq_XMMdq as isize,
    VFMADDSD_XMMdq_XMMdq_XMMdq_MEMq = XED_IFORM_VFMADDSD_XMMdq_XMMdq_XMMdq_MEMq as isize,
    VFMADDSD_XMMdq_XMMdq_XMMdq_XMMq = XED_IFORM_VFMADDSD_XMMdq_XMMdq_XMMdq_XMMq as isize,
    VFMADDSD_XMMdq_XMMdq_XMMq_XMMdq = XED_IFORM_VFMADDSD_XMMdq_XMMdq_XMMq_XMMdq as isize,
    VFMADDSS_XMMdq_XMMdq_MEMd_XMMdq = XED_IFORM_VFMADDSS_XMMdq_XMMdq_MEMd_XMMdq as isize,
    VFMADDSS_XMMdq_XMMdq_XMMd_XMMdq = XED_IFORM_VFMADDSS_XMMdq_XMMdq_XMMd_XMMdq as isize,
    VFMADDSS_XMMdq_XMMdq_XMMdq_MEMd = XED_IFORM_VFMADDSS_XMMdq_XMMdq_XMMdq_MEMd as isize,
    VFMADDSS_XMMdq_XMMdq_XMMdq_XMMd = XED_IFORM_VFMADDSS_XMMdq_XMMdq_XMMdq_XMMd as isize,
    VFMADDSUB132PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUB132PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUB132PD_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADDSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMADDSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMADDSUB132PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUB132PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUB132PD_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMADDSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMADDSUB132PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUB132PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUB132PS_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADDSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMADDSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMADDSUB132PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUB132PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUB132PS_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMADDSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMADDSUB213PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUB213PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUB213PD_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADDSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMADDSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMADDSUB213PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUB213PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUB213PD_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMADDSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMADDSUB213PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUB213PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUB213PS_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADDSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMADDSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMADDSUB213PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUB213PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUB213PS_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMADDSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMADDSUB231PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUB231PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUB231PD_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMADDSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMADDSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMADDSUB231PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUB231PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUB231PD_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMADDSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMADDSUB231PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUB231PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUB231PS_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMADDSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMADDSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMADDSUB231PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUB231PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUB231PS_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMADDSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMADDSUBPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMADDSUBPD_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUBPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUBPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUBPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMADDSUBPD_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUBPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUBPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMADDSUBPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMADDSUBPS_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMADDSUBPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMADDSUBPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMADDSUBPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMADDSUBPS_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMADDSUBPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMADDSUBPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB132PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_MEMdq as isize,
    VFMSUB132PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUB132PD_XMMdq_XMMdq_XMMdq as isize,
    VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMSUB132PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_MEMqq as isize,
    VFMSUB132PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUB132PD_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMSUB132PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_MEMdq as isize,
    VFMSUB132PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUB132PS_XMMdq_XMMdq_XMMdq as isize,
    VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMSUB132PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_MEMqq as isize,
    VFMSUB132PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUB132PS_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMSUB132SD_XMMdq_XMMq_MEMq = XED_IFORM_VFMSUB132SD_XMMdq_XMMq_MEMq as isize,
    VFMSUB132SD_XMMdq_XMMq_XMMq = XED_IFORM_VFMSUB132SD_XMMdq_XMMq_XMMq as isize,
    VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUB132SS_XMMdq_XMMd_MEMd = XED_IFORM_VFMSUB132SS_XMMdq_XMMd_MEMd as isize,
    VFMSUB132SS_XMMdq_XMMd_XMMd = XED_IFORM_VFMSUB132SS_XMMdq_XMMd_XMMd as isize,
    VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUB213PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_MEMdq as isize,
    VFMSUB213PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUB213PD_XMMdq_XMMdq_XMMdq as isize,
    VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMSUB213PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_MEMqq as isize,
    VFMSUB213PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUB213PD_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMSUB213PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_MEMdq as isize,
    VFMSUB213PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUB213PS_XMMdq_XMMdq_XMMdq as isize,
    VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMSUB213PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_MEMqq as isize,
    VFMSUB213PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUB213PS_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMSUB213SD_XMMdq_XMMq_MEMq = XED_IFORM_VFMSUB213SD_XMMdq_XMMq_MEMq as isize,
    VFMSUB213SD_XMMdq_XMMq_XMMq = XED_IFORM_VFMSUB213SD_XMMdq_XMMq_XMMq as isize,
    VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUB213SS_XMMdq_XMMd_MEMd = XED_IFORM_VFMSUB213SS_XMMdq_XMMd_MEMd as isize,
    VFMSUB213SS_XMMdq_XMMd_XMMd = XED_IFORM_VFMSUB213SS_XMMdq_XMMd_XMMd as isize,
    VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUB231PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_MEMdq as isize,
    VFMSUB231PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUB231PD_XMMdq_XMMdq_XMMdq as isize,
    VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMSUB231PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_MEMqq as isize,
    VFMSUB231PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUB231PD_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMSUB231PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_MEMdq as isize,
    VFMSUB231PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUB231PS_XMMdq_XMMdq_XMMdq as isize,
    VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMSUB231PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_MEMqq as isize,
    VFMSUB231PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUB231PS_YMMqq_YMMqq_YMMqq as isize,
    VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMSUB231SD_XMMdq_XMMq_MEMq = XED_IFORM_VFMSUB231SD_XMMdq_XMMq_MEMq as isize,
    VFMSUB231SD_XMMdq_XMMq_XMMq = XED_IFORM_VFMSUB231SD_XMMdq_XMMq_XMMq as isize,
    VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUB231SS_XMMdq_XMMd_MEMd = XED_IFORM_VFMSUB231SS_XMMdq_XMMd_MEMd as isize,
    VFMSUB231SS_XMMdq_XMMd_XMMd = XED_IFORM_VFMSUB231SS_XMMdq_XMMd_XMMd as isize,
    VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUBADD132PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADD132PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADD132PD_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUBADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMSUBADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMSUBADD132PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADD132PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADD132PD_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMSUBADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMSUBADD132PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADD132PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADD132PS_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUBADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMSUBADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMSUBADD132PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADD132PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADD132PS_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMSUBADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMSUBADD213PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADD213PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADD213PD_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUBADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMSUBADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMSUBADD213PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADD213PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADD213PD_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMSUBADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMSUBADD213PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADD213PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADD213PS_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUBADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMSUBADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMSUBADD213PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADD213PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADD213PS_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMSUBADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMSUBADD231PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADD231PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADD231PD_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFMSUBADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFMSUBADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFMSUBADD231PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADD231PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADD231PD_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFMSUBADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFMSUBADD231PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADD231PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADD231PS_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFMSUBADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFMSUBADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFMSUBADD231PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADD231PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADD231PS_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFMSUBADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFMSUBADDPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMSUBADDPD_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADDPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADDPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADDPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMSUBADDPD_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADDPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADDPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBADDPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMSUBADDPS_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBADDPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBADDPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBADDPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMSUBADDPS_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBADDPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBADDPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFMSUBSD_XMMdq_XMMdq_MEMq_XMMdq = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_MEMq_XMMdq as isize,
    VFMSUBSD_XMMdq_XMMdq_XMMdq_MEMq = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_XMMdq_MEMq as isize,
    VFMSUBSD_XMMdq_XMMdq_XMMdq_XMMq = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_XMMdq_XMMq as isize,
    VFMSUBSD_XMMdq_XMMdq_XMMq_XMMdq = XED_IFORM_VFMSUBSD_XMMdq_XMMdq_XMMq_XMMdq as isize,
    VFMSUBSS_XMMdq_XMMdq_MEMd_XMMdq = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_MEMd_XMMdq as isize,
    VFMSUBSS_XMMdq_XMMdq_XMMd_XMMdq = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_XMMd_XMMdq as isize,
    VFMSUBSS_XMMdq_XMMdq_XMMdq_MEMd = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_XMMdq_MEMd as isize,
    VFMSUBSS_XMMdq_XMMdq_XMMdq_XMMd = XED_IFORM_VFMSUBSS_XMMdq_XMMdq_XMMdq_XMMd as isize,
    VFNMADD132PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_MEMdq as isize,
    VFNMADD132PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADD132PD_XMMdq_XMMdq_XMMdq as isize,
    VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMADD132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFNMADD132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFNMADD132PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_MEMqq as isize,
    VFNMADD132PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADD132PD_YMMqq_YMMqq_YMMqq as isize,
    VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFNMADD132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFNMADD132PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_MEMdq as isize,
    VFNMADD132PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADD132PS_XMMdq_XMMdq_XMMdq as isize,
    VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMADD132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFNMADD132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFNMADD132PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_MEMqq as isize,
    VFNMADD132PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADD132PS_YMMqq_YMMqq_YMMqq as isize,
    VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFNMADD132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFNMADD132SD_XMMdq_XMMq_MEMq = XED_IFORM_VFNMADD132SD_XMMdq_XMMq_MEMq as isize,
    VFNMADD132SD_XMMdq_XMMq_XMMq = XED_IFORM_VFNMADD132SD_XMMdq_XMMq_XMMq as isize,
    VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMADD132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMADD132SS_XMMdq_XMMd_MEMd = XED_IFORM_VFNMADD132SS_XMMdq_XMMd_MEMd as isize,
    VFNMADD132SS_XMMdq_XMMd_XMMd = XED_IFORM_VFNMADD132SS_XMMdq_XMMd_XMMd as isize,
    VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMADD132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMADD213PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_MEMdq as isize,
    VFNMADD213PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADD213PD_XMMdq_XMMdq_XMMdq as isize,
    VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMADD213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFNMADD213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFNMADD213PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_MEMqq as isize,
    VFNMADD213PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADD213PD_YMMqq_YMMqq_YMMqq as isize,
    VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFNMADD213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFNMADD213PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_MEMdq as isize,
    VFNMADD213PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADD213PS_XMMdq_XMMdq_XMMdq as isize,
    VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMADD213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFNMADD213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFNMADD213PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_MEMqq as isize,
    VFNMADD213PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADD213PS_YMMqq_YMMqq_YMMqq as isize,
    VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFNMADD213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFNMADD213SD_XMMdq_XMMq_MEMq = XED_IFORM_VFNMADD213SD_XMMdq_XMMq_MEMq as isize,
    VFNMADD213SD_XMMdq_XMMq_XMMq = XED_IFORM_VFNMADD213SD_XMMdq_XMMq_XMMq as isize,
    VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMADD213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMADD213SS_XMMdq_XMMd_MEMd = XED_IFORM_VFNMADD213SS_XMMdq_XMMd_MEMd as isize,
    VFNMADD213SS_XMMdq_XMMd_XMMd = XED_IFORM_VFNMADD213SS_XMMdq_XMMd_XMMd as isize,
    VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMADD213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMADD231PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_MEMdq as isize,
    VFNMADD231PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADD231PD_XMMdq_XMMdq_XMMdq as isize,
    VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMADD231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFNMADD231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFNMADD231PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_MEMqq as isize,
    VFNMADD231PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADD231PD_YMMqq_YMMqq_YMMqq as isize,
    VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFNMADD231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFNMADD231PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_MEMdq as isize,
    VFNMADD231PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADD231PS_XMMdq_XMMdq_XMMdq as isize,
    VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMADD231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFNMADD231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFNMADD231PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_MEMqq as isize,
    VFNMADD231PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADD231PS_YMMqq_YMMqq_YMMqq as isize,
    VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFNMADD231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFNMADD231SD_XMMdq_XMMq_MEMq = XED_IFORM_VFNMADD231SD_XMMdq_XMMq_MEMq as isize,
    VFNMADD231SD_XMMdq_XMMq_XMMq = XED_IFORM_VFNMADD231SD_XMMdq_XMMq_XMMq as isize,
    VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMADD231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMADD231SS_XMMdq_XMMd_MEMd = XED_IFORM_VFNMADD231SS_XMMdq_XMMd_MEMd as isize,
    VFNMADD231SS_XMMdq_XMMd_XMMd = XED_IFORM_VFNMADD231SS_XMMdq_XMMd_XMMd as isize,
    VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMADD231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMADDPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFNMADDPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFNMADDPD_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFNMADDPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADDPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFNMADDPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFNMADDPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFNMADDPD_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFNMADDPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADDPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFNMADDPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFNMADDPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFNMADDPS_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFNMADDPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMADDPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFNMADDPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFNMADDPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFNMADDPS_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFNMADDPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMADDPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFNMADDSD_XMMdq_XMMdq_MEMq_XMMdq = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_MEMq_XMMdq as isize,
    VFNMADDSD_XMMdq_XMMdq_XMMdq_MEMq = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_XMMdq_MEMq as isize,
    VFNMADDSD_XMMdq_XMMdq_XMMdq_XMMq = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_XMMdq_XMMq as isize,
    VFNMADDSD_XMMdq_XMMdq_XMMq_XMMdq = XED_IFORM_VFNMADDSD_XMMdq_XMMdq_XMMq_XMMdq as isize,
    VFNMADDSS_XMMdq_XMMdq_MEMd_XMMdq = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_MEMd_XMMdq as isize,
    VFNMADDSS_XMMdq_XMMdq_XMMd_XMMdq = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_XMMd_XMMdq as isize,
    VFNMADDSS_XMMdq_XMMdq_XMMdq_MEMd = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_XMMdq_MEMd as isize,
    VFNMADDSS_XMMdq_XMMdq_XMMdq_XMMd = XED_IFORM_VFNMADDSS_XMMdq_XMMdq_XMMdq_XMMd as isize,
    VFNMSUB132PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUB132PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUB132PD_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMSUB132PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFNMSUB132PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFNMSUB132PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUB132PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUB132PD_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFNMSUB132PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFNMSUB132PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUB132PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUB132PS_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMSUB132PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFNMSUB132PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFNMSUB132PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUB132PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUB132PS_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFNMSUB132PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFNMSUB132SD_XMMdq_XMMq_MEMq = XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_MEMq as isize,
    VFNMSUB132SD_XMMdq_XMMq_XMMq = XED_IFORM_VFNMSUB132SD_XMMdq_XMMq_XMMq as isize,
    VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMSUB132SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMSUB132SS_XMMdq_XMMd_MEMd = XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_MEMd as isize,
    VFNMSUB132SS_XMMdq_XMMd_XMMd = XED_IFORM_VFNMSUB132SS_XMMdq_XMMd_XMMd as isize,
    VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMSUB132SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMSUB213PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUB213PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUB213PD_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMSUB213PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFNMSUB213PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFNMSUB213PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUB213PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUB213PD_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFNMSUB213PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFNMSUB213PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUB213PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUB213PS_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMSUB213PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFNMSUB213PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFNMSUB213PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUB213PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUB213PS_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFNMSUB213PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFNMSUB213SD_XMMdq_XMMq_MEMq = XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_MEMq as isize,
    VFNMSUB213SD_XMMdq_XMMq_XMMq = XED_IFORM_VFNMSUB213SD_XMMdq_XMMq_XMMq as isize,
    VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMSUB213SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMSUB213SS_XMMdq_XMMd_MEMd = XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_MEMd as isize,
    VFNMSUB213SS_XMMdq_XMMd_XMMd = XED_IFORM_VFNMSUB213SS_XMMdq_XMMd_XMMd as isize,
    VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMSUB213SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMSUB231PD_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUB231PD_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUB231PD_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMSUB231PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VFNMSUB231PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VFNMSUB231PD_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUB231PD_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUB231PD_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VFNMSUB231PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VFNMSUB231PS_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUB231PS_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUB231PS_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMSUB231PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VFNMSUB231PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VFNMSUB231PS_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUB231PS_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUB231PS_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VFNMSUB231PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VFNMSUB231SD_XMMdq_XMMq_MEMq = XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_MEMq as isize,
    VFNMSUB231SD_XMMdq_XMMq_XMMq = XED_IFORM_VFNMSUB231SD_XMMdq_XMMq_XMMq as isize,
    VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VFNMSUB231SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VFNMSUB231SS_XMMdq_XMMd_MEMd = XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_MEMd as isize,
    VFNMSUB231SS_XMMdq_XMMd_XMMd = XED_IFORM_VFNMSUB231SS_XMMdq_XMMd_XMMd as isize,
    VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VFNMSUB231SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VFNMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFNMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUBPD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFNMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUBPD_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VFNMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VFNMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VFNMSUBPS_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VFNMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VFNMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VFNMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VFNMSUBPS_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VFNMSUBSD_XMMdq_XMMdq_MEMq_XMMdq = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_MEMq_XMMdq as isize,
    VFNMSUBSD_XMMdq_XMMdq_XMMdq_MEMq = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_XMMdq_MEMq as isize,
    VFNMSUBSD_XMMdq_XMMdq_XMMdq_XMMq = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_XMMdq_XMMq as isize,
    VFNMSUBSD_XMMdq_XMMdq_XMMq_XMMdq = XED_IFORM_VFNMSUBSD_XMMdq_XMMdq_XMMq_XMMdq as isize,
    VFNMSUBSS_XMMdq_XMMdq_MEMd_XMMdq = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_MEMd_XMMdq as isize,
    VFNMSUBSS_XMMdq_XMMdq_XMMd_XMMdq = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_XMMd_XMMdq as isize,
    VFNMSUBSS_XMMdq_XMMdq_XMMdq_MEMd = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_XMMdq_MEMd as isize,
    VFNMSUBSS_XMMdq_XMMdq_XMMdq_XMMd = XED_IFORM_VFNMSUBSS_XMMdq_XMMdq_XMMdq_XMMd as isize,
    VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL128 =
        XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL128 as isize,
    VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL256 =
        XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL256 as isize,
    VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL512 =
        XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512_VL512 as isize,
    VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 =
        XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 as isize,
    VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VFPCLASSPD_MASKmskw_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL128 =
        XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL128 as isize,
    VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL256 =
        XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL256 as isize,
    VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL512 =
        XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512_VL512 as isize,
    VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VFPCLASSPS_MASKmskw_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 =
        XED_IFORM_VFPCLASSSD_MASKmskw_MASKmskw_XMMf64_IMM8_AVX512 as isize,
    VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VFPCLASSSS_MASKmskw_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VFRCZPD_XMMdq_MEMdq = XED_IFORM_VFRCZPD_XMMdq_MEMdq as isize,
    VFRCZPD_XMMdq_XMMdq = XED_IFORM_VFRCZPD_XMMdq_XMMdq as isize,
    VFRCZPD_YMMqq_MEMqq = XED_IFORM_VFRCZPD_YMMqq_MEMqq as isize,
    VFRCZPD_YMMqq_YMMqq = XED_IFORM_VFRCZPD_YMMqq_YMMqq as isize,
    VFRCZPS_XMMdq_MEMdq = XED_IFORM_VFRCZPS_XMMdq_MEMdq as isize,
    VFRCZPS_XMMdq_XMMdq = XED_IFORM_VFRCZPS_XMMdq_XMMdq as isize,
    VFRCZPS_YMMqq_MEMqq = XED_IFORM_VFRCZPS_YMMqq_MEMqq as isize,
    VFRCZPS_YMMqq_YMMqq = XED_IFORM_VFRCZPS_YMMqq_YMMqq as isize,
    VFRCZSD_XMMdq_MEMq = XED_IFORM_VFRCZSD_XMMdq_MEMq as isize,
    VFRCZSD_XMMdq_XMMq = XED_IFORM_VFRCZSD_XMMdq_XMMq as isize,
    VFRCZSS_XMMdq_MEMd = XED_IFORM_VFRCZSS_XMMdq_MEMd as isize,
    VFRCZSS_XMMdq_XMMd = XED_IFORM_VFRCZSS_XMMdq_XMMd as isize,
    VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VGATHERDPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128 =
        XED_IFORM_VGATHERDPD_XMMf64_MEMf64_XMMi64_VL128 as isize,
    VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VGATHERDPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256 =
        XED_IFORM_VGATHERDPD_YMMf64_MEMf64_YMMi64_VL256 as isize,
    VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VGATHERDPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VGATHERDPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 =
        XED_IFORM_VGATHERDPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 as isize,
    VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128 =
        XED_IFORM_VGATHERDPS_XMMf32_MEMf32_XMMi32_VL128 as isize,
    VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256 =
        XED_IFORM_VGATHERDPS_YMMf32_MASKmskw_MEMf32_AVX512_VL256 as isize,
    VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256 =
        XED_IFORM_VGATHERDPS_YMMf32_MEMf32_YMMi32_VL256 as isize,
    VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512 =
        XED_IFORM_VGATHERDPS_ZMMf32_MASKmskw_MEMf32_AVX512_VL512 as isize,
    VGATHERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VGATHERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 =
        XED_IFORM_VGATHERQPD_XMMf64_MASKmskw_MEMf64_AVX512_VL128 as isize,
    VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128 =
        XED_IFORM_VGATHERQPD_XMMf64_MEMf64_XMMi64_VL128 as isize,
    VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 =
        XED_IFORM_VGATHERQPD_YMMf64_MASKmskw_MEMf64_AVX512_VL256 as isize,
    VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256 =
        XED_IFORM_VGATHERQPD_YMMf64_MEMf64_YMMi64_VL256 as isize,
    VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 =
        XED_IFORM_VGATHERQPD_ZMMf64_MASKmskw_MEMf64_AVX512_VL512 as isize,
    VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 =
        XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL128 as isize,
    VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256 =
        XED_IFORM_VGATHERQPS_XMMf32_MASKmskw_MEMf32_AVX512_VL256 as isize,
    VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128 =
        XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL128 as isize,
    VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256 =
        XED_IFORM_VGATHERQPS_XMMf32_MEMf32_XMMi32_VL256 as isize,
    VGATHERQPS_YMMf32_MASKmskw_MEMf32_AVX512_VL512 =
        XED_IFORM_VGATHERQPS_YMMf32_MASKmskw_MEMf32_AVX512_VL512 as isize,
    VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VGETEXPPD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VGETEXPPD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VGETEXPPD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VGETEXPPS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VGETEXPPS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VGETEXPPS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VGETEXPSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VGETEXPSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 as isize,
    VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VGETMANTSD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VGETMANTSS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEINVQB_XMMu8_XMMu8_MEMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_MEMu64_IMM8 as isize,
    VGF2P8AFFINEINVQB_XMMu8_XMMu8_XMMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEINVQB_XMMu8_XMMu8_XMMu64_IMM8 as isize,
    VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEINVQB_YMMu8_YMMu8_MEMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_MEMu64_IMM8 as isize,
    VGF2P8AFFINEINVQB_YMMu8_YMMu8_YMMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEINVQB_YMMu8_YMMu8_YMMu64_IMM8 as isize,
    VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEINVQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_MEMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEQB_XMMu8_MASKmskw_XMMu8_XMMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEQB_XMMu8_XMMu8_MEMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_MEMu64_IMM8 as isize,
    VGF2P8AFFINEQB_XMMu8_XMMu8_XMMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEQB_XMMu8_XMMu8_XMMu64_IMM8 as isize,
    VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_MEMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEQB_YMMu8_MASKmskw_YMMu8_YMMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEQB_YMMu8_YMMu8_MEMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_MEMu64_IMM8 as isize,
    VGF2P8AFFINEQB_YMMu8_YMMu8_YMMu64_IMM8 =
        XED_IFORM_VGF2P8AFFINEQB_YMMu8_YMMu8_YMMu64_IMM8 as isize,
    VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_IMM8_AVX512 as isize,
    VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VGF2P8AFFINEQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_IMM8_AVX512 as isize,
    VGF2P8MULB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VGF2P8MULB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VGF2P8MULB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VGF2P8MULB_XMMu8_XMMu8_MEMu8 = XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_MEMu8 as isize,
    VGF2P8MULB_XMMu8_XMMu8_XMMu8 = XED_IFORM_VGF2P8MULB_XMMu8_XMMu8_XMMu8 as isize,
    VGF2P8MULB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VGF2P8MULB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VGF2P8MULB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VGF2P8MULB_YMMu8_YMMu8_MEMu8 = XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_MEMu8 as isize,
    VGF2P8MULB_YMMu8_YMMu8_YMMu8 = XED_IFORM_VGF2P8MULB_YMMu8_YMMu8_YMMu8 as isize,
    VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VGF2P8MULB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VHADDPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VHADDPD_XMMdq_XMMdq_MEMdq as isize,
    VHADDPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VHADDPD_XMMdq_XMMdq_XMMdq as isize,
    VHADDPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VHADDPD_YMMqq_YMMqq_MEMqq as isize,
    VHADDPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VHADDPD_YMMqq_YMMqq_YMMqq as isize,
    VHADDPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VHADDPS_XMMdq_XMMdq_MEMdq as isize,
    VHADDPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VHADDPS_XMMdq_XMMdq_XMMdq as isize,
    VHADDPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VHADDPS_YMMqq_YMMqq_MEMqq as isize,
    VHADDPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VHADDPS_YMMqq_YMMqq_YMMqq as isize,
    VHSUBPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VHSUBPD_XMMdq_XMMdq_MEMdq as isize,
    VHSUBPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VHSUBPD_XMMdq_XMMdq_XMMdq as isize,
    VHSUBPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VHSUBPD_YMMqq_YMMqq_MEMqq as isize,
    VHSUBPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VHSUBPD_YMMqq_YMMqq_YMMqq as isize,
    VHSUBPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VHSUBPS_XMMdq_XMMdq_MEMdq as isize,
    VHSUBPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VHSUBPS_XMMdq_XMMdq_XMMdq as isize,
    VHSUBPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VHSUBPS_YMMqq_YMMqq_MEMqq as isize,
    VHSUBPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VHSUBPS_YMMqq_YMMqq_YMMqq as isize,
    VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb = XED_IFORM_VINSERTF128_YMMqq_YMMqq_MEMdq_IMMb as isize,
    VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb = XED_IFORM_VINSERTF128_YMMqq_YMMqq_XMMdq_IMMb as isize,
    VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 as isize,
    VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTF32X4_YMMf32_MASKmskw_YMMf32_XMMf32_IMM8_AVX512 as isize,
    VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTF32X4_ZMMf32_MASKmskw_ZMMf32_XMMf32_IMM8_AVX512 as isize,
    VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTF32X8_ZMMf32_MASKmskw_ZMMf32_YMMf32_IMM8_AVX512 as isize,
    VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 as isize,
    VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VINSERTF64X2_YMMf64_MASKmskw_YMMf64_XMMf64_IMM8_AVX512 as isize,
    VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VINSERTF64X2_ZMMf64_MASKmskw_ZMMf64_XMMf64_IMM8_AVX512 as isize,
    VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512 =
        XED_IFORM_VINSERTF64X4_ZMMf64_MASKmskw_ZMMf64_YMMf64_IMM8_AVX512 as isize,
    VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb = XED_IFORM_VINSERTI128_YMMqq_YMMqq_MEMdq_IMMb as isize,
    VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb = XED_IFORM_VINSERTI128_YMMqq_YMMqq_XMMdq_IMMb as isize,
    VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VINSERTI32X4_YMMu32_MASKmskw_YMMu32_XMMu32_IMM8_AVX512 as isize,
    VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VINSERTI32X4_ZMMu32_MASKmskw_ZMMu32_XMMu32_IMM8_AVX512 as isize,
    VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VINSERTI32X8_ZMMu32_MASKmskw_ZMMu32_YMMu32_IMM8_AVX512 as isize,
    VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VINSERTI64X2_YMMu64_MASKmskw_YMMu64_XMMu64_IMM8_AVX512 as isize,
    VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VINSERTI64X2_ZMMu64_MASKmskw_ZMMu64_XMMu64_IMM8_AVX512 as isize,
    VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VINSERTI64X4_ZMMu64_MASKmskw_ZMMu64_YMMu64_IMM8_AVX512 as isize,
    VINSERTPS_XMMdq_XMMdq_MEMd_IMMb = XED_IFORM_VINSERTPS_XMMdq_XMMdq_MEMd_IMMb as isize,
    VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VINSERTPS_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTPS_XMMf32_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VINSERTPS_XMMf32_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VLDDQU_XMMdq_MEMdq = XED_IFORM_VLDDQU_XMMdq_MEMdq as isize,
    VLDDQU_YMMqq_MEMqq = XED_IFORM_VLDDQU_YMMqq_MEMqq as isize,
    VLDMXCSR_MEMd = XED_IFORM_VLDMXCSR_MEMd as isize,
    VMASKMOVDQU_XMMdq_XMMdq = XED_IFORM_VMASKMOVDQU_XMMdq_XMMdq as isize,
    VMASKMOVPD_MEMdq_XMMdq_XMMdq = XED_IFORM_VMASKMOVPD_MEMdq_XMMdq_XMMdq as isize,
    VMASKMOVPD_MEMqq_YMMqq_YMMqq = XED_IFORM_VMASKMOVPD_MEMqq_YMMqq_YMMqq as isize,
    VMASKMOVPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VMASKMOVPD_XMMdq_XMMdq_MEMdq as isize,
    VMASKMOVPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VMASKMOVPD_YMMqq_YMMqq_MEMqq as isize,
    VMASKMOVPS_MEMdq_XMMdq_XMMdq = XED_IFORM_VMASKMOVPS_MEMdq_XMMdq_XMMdq as isize,
    VMASKMOVPS_MEMqq_YMMqq_YMMqq = XED_IFORM_VMASKMOVPS_MEMqq_YMMqq_YMMqq as isize,
    VMASKMOVPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VMASKMOVPS_XMMdq_XMMdq_MEMdq as isize,
    VMASKMOVPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VMASKMOVPS_YMMqq_YMMqq_MEMqq as isize,
    VMAXPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VMAXPD_XMMdq_XMMdq_MEMdq as isize,
    VMAXPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VMAXPD_XMMdq_XMMdq_XMMdq as isize,
    VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMAXPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VMAXPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VMAXPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VMAXPD_YMMqq_YMMqq_MEMqq as isize,
    VMAXPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VMAXPD_YMMqq_YMMqq_YMMqq as isize,
    VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VMAXPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VMAXPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VMAXPS_XMMdq_XMMdq_MEMdq as isize,
    VMAXPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VMAXPS_XMMdq_XMMdq_XMMdq as isize,
    VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMAXPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VMAXPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VMAXPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VMAXPS_YMMqq_YMMqq_MEMqq as isize,
    VMAXPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VMAXPS_YMMqq_YMMqq_YMMqq as isize,
    VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VMAXPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VMAXSD_XMMdq_XMMdq_MEMq = XED_IFORM_VMAXSD_XMMdq_XMMdq_MEMq as isize,
    VMAXSD_XMMdq_XMMdq_XMMq = XED_IFORM_VMAXSD_XMMdq_XMMdq_XMMq as isize,
    VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMAXSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMAXSS_XMMdq_XMMdq_MEMd = XED_IFORM_VMAXSS_XMMdq_XMMdq_MEMd as isize,
    VMAXSS_XMMdq_XMMdq_XMMd = XED_IFORM_VMAXSS_XMMdq_XMMdq_XMMd as isize,
    VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMAXSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMCALL = XED_IFORM_VMCALL as isize,
    VMCLEAR_MEMq = XED_IFORM_VMCLEAR_MEMq as isize,
    VMFUNC = XED_IFORM_VMFUNC as isize,
    VMINPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VMINPD_XMMdq_XMMdq_MEMdq as isize,
    VMINPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VMINPD_XMMdq_XMMdq_XMMdq as isize,
    VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMINPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VMINPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VMINPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VMINPD_YMMqq_YMMqq_MEMqq as isize,
    VMINPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VMINPD_YMMqq_YMMqq_YMMqq as isize,
    VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VMINPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VMINPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VMINPS_XMMdq_XMMdq_MEMdq as isize,
    VMINPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VMINPS_XMMdq_XMMdq_XMMdq as isize,
    VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMINPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VMINPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VMINPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VMINPS_YMMqq_YMMqq_MEMqq as isize,
    VMINPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VMINPS_YMMqq_YMMqq_YMMqq as isize,
    VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VMINPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VMINSD_XMMdq_XMMdq_MEMq = XED_IFORM_VMINSD_XMMdq_XMMdq_MEMq as isize,
    VMINSD_XMMdq_XMMdq_XMMq = XED_IFORM_VMINSD_XMMdq_XMMdq_XMMq as isize,
    VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMINSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMINSS_XMMdq_XMMdq_MEMd = XED_IFORM_VMINSS_XMMdq_XMMdq_MEMd as isize,
    VMINSS_XMMdq_XMMdq_XMMd = XED_IFORM_VMINSS_XMMdq_XMMdq_XMMd as isize,
    VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMINSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMLAUNCH = XED_IFORM_VMLAUNCH as isize,
    VMLOAD_OrAX = XED_IFORM_VMLOAD_OrAX as isize,
    VMMCALL = XED_IFORM_VMMCALL as isize,
    VMOVAPD_MEMdq_XMMdq = XED_IFORM_VMOVAPD_MEMdq_XMMdq as isize,
    VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VMOVAPD_MEMf64_MASKmskw_XMMf64_AVX512 as isize,
    VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VMOVAPD_MEMf64_MASKmskw_YMMf64_AVX512 as isize,
    VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VMOVAPD_MEMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VMOVAPD_MEMqq_YMMqq = XED_IFORM_VMOVAPD_MEMqq_YMMqq as isize,
    VMOVAPD_XMMdq_MEMdq = XED_IFORM_VMOVAPD_XMMdq_MEMdq as isize,
    VMOVAPD_XMMdq_XMMdq_28 = XED_IFORM_VMOVAPD_XMMdq_XMMdq_28 as isize,
    VMOVAPD_XMMdq_XMMdq_29 = XED_IFORM_VMOVAPD_XMMdq_XMMdq_29 as isize,
    VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVAPD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VMOVAPD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVAPD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VMOVAPD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VMOVAPD_YMMqq_MEMqq = XED_IFORM_VMOVAPD_YMMqq_MEMqq as isize,
    VMOVAPD_YMMqq_YMMqq_28 = XED_IFORM_VMOVAPD_YMMqq_YMMqq_28 as isize,
    VMOVAPD_YMMqq_YMMqq_29 = XED_IFORM_VMOVAPD_YMMqq_YMMqq_29 as isize,
    VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VMOVAPD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VMOVAPS_MEMdq_XMMdq = XED_IFORM_VMOVAPS_MEMdq_XMMdq as isize,
    VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VMOVAPS_MEMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VMOVAPS_MEMf32_MASKmskw_YMMf32_AVX512 as isize,
    VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VMOVAPS_MEMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VMOVAPS_MEMqq_YMMqq = XED_IFORM_VMOVAPS_MEMqq_YMMqq as isize,
    VMOVAPS_XMMdq_MEMdq = XED_IFORM_VMOVAPS_XMMdq_MEMdq as isize,
    VMOVAPS_XMMdq_XMMdq_28 = XED_IFORM_VMOVAPS_XMMdq_XMMdq_28 as isize,
    VMOVAPS_XMMdq_XMMdq_29 = XED_IFORM_VMOVAPS_XMMdq_XMMdq_29 as isize,
    VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVAPS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VMOVAPS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVAPS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VMOVAPS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VMOVAPS_YMMqq_MEMqq = XED_IFORM_VMOVAPS_YMMqq_MEMqq as isize,
    VMOVAPS_YMMqq_YMMqq_28 = XED_IFORM_VMOVAPS_YMMqq_YMMqq_28 as isize,
    VMOVAPS_YMMqq_YMMqq_29 = XED_IFORM_VMOVAPS_YMMqq_YMMqq_29 as isize,
    VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VMOVAPS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VMOVDDUP_XMMdq_MEMq = XED_IFORM_VMOVDDUP_XMMdq_MEMq as isize,
    VMOVDDUP_XMMdq_XMMdq = XED_IFORM_VMOVDDUP_XMMdq_XMMdq as isize,
    VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VMOVDDUP_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VMOVDDUP_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VMOVDDUP_YMMqq_MEMqq = XED_IFORM_VMOVDDUP_YMMqq_MEMqq as isize,
    VMOVDDUP_YMMqq_YMMqq = XED_IFORM_VMOVDDUP_YMMqq_YMMqq as isize,
    VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VMOVDDUP_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_XMMu32_AVX512 as isize,
    VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_YMMu32_AVX512 as isize,
    VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VMOVDQA32_MEMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VMOVDQA32_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VMOVDQA32_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VMOVDQA32_ZMMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_XMMu64_AVX512 as isize,
    VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_YMMu64_AVX512 as isize,
    VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VMOVDQA64_MEMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VMOVDQA64_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VMOVDQA64_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VMOVDQA64_ZMMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VMOVDQA_MEMdq_XMMdq = XED_IFORM_VMOVDQA_MEMdq_XMMdq as isize,
    VMOVDQA_MEMqq_YMMqq = XED_IFORM_VMOVDQA_MEMqq_YMMqq as isize,
    VMOVDQA_XMMdq_MEMdq = XED_IFORM_VMOVDQA_XMMdq_MEMdq as isize,
    VMOVDQA_XMMdq_XMMdq_6F = XED_IFORM_VMOVDQA_XMMdq_XMMdq_6F as isize,
    VMOVDQA_XMMdq_XMMdq_7F = XED_IFORM_VMOVDQA_XMMdq_XMMdq_7F as isize,
    VMOVDQA_YMMqq_MEMqq = XED_IFORM_VMOVDQA_YMMqq_MEMqq as isize,
    VMOVDQA_YMMqq_YMMqq_6F = XED_IFORM_VMOVDQA_YMMqq_YMMqq_6F as isize,
    VMOVDQA_YMMqq_YMMqq_7F = XED_IFORM_VMOVDQA_YMMqq_YMMqq_7F as isize,
    VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_XMMu16_AVX512 as isize,
    VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_YMMu16_AVX512 as isize,
    VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VMOVDQU16_MEMu16_MASKmskw_ZMMu16_AVX512 as isize,
    VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VMOVDQU16_XMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VMOVDQU16_YMMu16_MASKmskw_YMMu16_AVX512 as isize,
    VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VMOVDQU16_ZMMu16_MASKmskw_ZMMu16_AVX512 as isize,
    VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_XMMu32_AVX512 as isize,
    VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_YMMu32_AVX512 as isize,
    VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VMOVDQU32_MEMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VMOVDQU32_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VMOVDQU32_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VMOVDQU32_ZMMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_XMMu64_AVX512 as isize,
    VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_YMMu64_AVX512 as isize,
    VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VMOVDQU64_MEMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VMOVDQU64_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VMOVDQU64_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VMOVDQU64_ZMMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512 = XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_XMMu8_AVX512 as isize,
    VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512 = XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_YMMu8_AVX512 as isize,
    VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512 = XED_IFORM_VMOVDQU8_MEMu8_MASKmskw_ZMMu8_AVX512 as isize,
    VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512 = XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512 = XED_IFORM_VMOVDQU8_XMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512 = XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512 = XED_IFORM_VMOVDQU8_YMMu8_MASKmskw_YMMu8_AVX512 as isize,
    VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512 = XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512 = XED_IFORM_VMOVDQU8_ZMMu8_MASKmskw_ZMMu8_AVX512 as isize,
    VMOVDQU_MEMdq_XMMdq = XED_IFORM_VMOVDQU_MEMdq_XMMdq as isize,
    VMOVDQU_MEMqq_YMMqq = XED_IFORM_VMOVDQU_MEMqq_YMMqq as isize,
    VMOVDQU_XMMdq_MEMdq = XED_IFORM_VMOVDQU_XMMdq_MEMdq as isize,
    VMOVDQU_XMMdq_XMMdq_6F = XED_IFORM_VMOVDQU_XMMdq_XMMdq_6F as isize,
    VMOVDQU_XMMdq_XMMdq_7F = XED_IFORM_VMOVDQU_XMMdq_XMMdq_7F as isize,
    VMOVDQU_YMMqq_MEMqq = XED_IFORM_VMOVDQU_YMMqq_MEMqq as isize,
    VMOVDQU_YMMqq_YMMqq_6F = XED_IFORM_VMOVDQU_YMMqq_YMMqq_6F as isize,
    VMOVDQU_YMMqq_YMMqq_7F = XED_IFORM_VMOVDQU_YMMqq_YMMqq_7F as isize,
    VMOVD_GPR32d_XMMd = XED_IFORM_VMOVD_GPR32d_XMMd as isize,
    VMOVD_GPR32u32_XMMu32_AVX512 = XED_IFORM_VMOVD_GPR32u32_XMMu32_AVX512 as isize,
    VMOVD_MEMd_XMMd = XED_IFORM_VMOVD_MEMd_XMMd as isize,
    VMOVD_MEMu32_XMMu32_AVX512 = XED_IFORM_VMOVD_MEMu32_XMMu32_AVX512 as isize,
    VMOVD_XMMdq_GPR32d = XED_IFORM_VMOVD_XMMdq_GPR32d as isize,
    VMOVD_XMMdq_MEMd = XED_IFORM_VMOVD_XMMdq_MEMd as isize,
    VMOVD_XMMu32_GPR32u32_AVX512 = XED_IFORM_VMOVD_XMMu32_GPR32u32_AVX512 as isize,
    VMOVD_XMMu32_MEMu32_AVX512 = XED_IFORM_VMOVD_XMMu32_MEMu32_AVX512 as isize,
    VMOVHLPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VMOVHLPS_XMMdq_XMMdq_XMMdq as isize,
    VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512 = XED_IFORM_VMOVHLPS_XMMf32_XMMf32_XMMf32_AVX512 as isize,
    VMOVHPD_MEMf64_XMMf64_AVX512 = XED_IFORM_VMOVHPD_MEMf64_XMMf64_AVX512 as isize,
    VMOVHPD_MEMq_XMMdq = XED_IFORM_VMOVHPD_MEMq_XMMdq as isize,
    VMOVHPD_XMMdq_XMMq_MEMq = XED_IFORM_VMOVHPD_XMMdq_XMMq_MEMq as isize,
    VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512 = XED_IFORM_VMOVHPD_XMMf64_XMMf64_MEMf64_AVX512 as isize,
    VMOVHPS_MEMf32_XMMf32_AVX512 = XED_IFORM_VMOVHPS_MEMf32_XMMf32_AVX512 as isize,
    VMOVHPS_MEMq_XMMdq = XED_IFORM_VMOVHPS_MEMq_XMMdq as isize,
    VMOVHPS_XMMdq_XMMq_MEMq = XED_IFORM_VMOVHPS_XMMdq_XMMq_MEMq as isize,
    VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512 = XED_IFORM_VMOVHPS_XMMf32_XMMf32_MEMf32_AVX512 as isize,
    VMOVLHPS_XMMdq_XMMq_XMMq = XED_IFORM_VMOVLHPS_XMMdq_XMMq_XMMq as isize,
    VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512 = XED_IFORM_VMOVLHPS_XMMf32_XMMf32_XMMf32_AVX512 as isize,
    VMOVLPD_MEMf64_XMMf64_AVX512 = XED_IFORM_VMOVLPD_MEMf64_XMMf64_AVX512 as isize,
    VMOVLPD_MEMq_XMMq = XED_IFORM_VMOVLPD_MEMq_XMMq as isize,
    VMOVLPD_XMMdq_XMMdq_MEMq = XED_IFORM_VMOVLPD_XMMdq_XMMdq_MEMq as isize,
    VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512 = XED_IFORM_VMOVLPD_XMMf64_XMMf64_MEMf64_AVX512 as isize,
    VMOVLPS_MEMf32_XMMf32_AVX512 = XED_IFORM_VMOVLPS_MEMf32_XMMf32_AVX512 as isize,
    VMOVLPS_MEMq_XMMq = XED_IFORM_VMOVLPS_MEMq_XMMq as isize,
    VMOVLPS_XMMdq_XMMdq_MEMq = XED_IFORM_VMOVLPS_XMMdq_XMMdq_MEMq as isize,
    VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512 = XED_IFORM_VMOVLPS_XMMf32_XMMf32_MEMf32_AVX512 as isize,
    VMOVMSKPD_GPR32d_XMMdq = XED_IFORM_VMOVMSKPD_GPR32d_XMMdq as isize,
    VMOVMSKPD_GPR32d_YMMqq = XED_IFORM_VMOVMSKPD_GPR32d_YMMqq as isize,
    VMOVMSKPS_GPR32d_XMMdq = XED_IFORM_VMOVMSKPS_GPR32d_XMMdq as isize,
    VMOVMSKPS_GPR32d_YMMqq = XED_IFORM_VMOVMSKPS_GPR32d_YMMqq as isize,
    VMOVNTDQA_XMMdq_MEMdq = XED_IFORM_VMOVNTDQA_XMMdq_MEMdq as isize,
    VMOVNTDQA_XMMu32_MEMu32_AVX512 = XED_IFORM_VMOVNTDQA_XMMu32_MEMu32_AVX512 as isize,
    VMOVNTDQA_YMMqq_MEMqq = XED_IFORM_VMOVNTDQA_YMMqq_MEMqq as isize,
    VMOVNTDQA_YMMu32_MEMu32_AVX512 = XED_IFORM_VMOVNTDQA_YMMu32_MEMu32_AVX512 as isize,
    VMOVNTDQA_ZMMu32_MEMu32_AVX512 = XED_IFORM_VMOVNTDQA_ZMMu32_MEMu32_AVX512 as isize,
    VMOVNTDQ_MEMdq_XMMdq = XED_IFORM_VMOVNTDQ_MEMdq_XMMdq as isize,
    VMOVNTDQ_MEMqq_YMMqq = XED_IFORM_VMOVNTDQ_MEMqq_YMMqq as isize,
    VMOVNTDQ_MEMu32_XMMu32_AVX512 = XED_IFORM_VMOVNTDQ_MEMu32_XMMu32_AVX512 as isize,
    VMOVNTDQ_MEMu32_YMMu32_AVX512 = XED_IFORM_VMOVNTDQ_MEMu32_YMMu32_AVX512 as isize,
    VMOVNTDQ_MEMu32_ZMMu32_AVX512 = XED_IFORM_VMOVNTDQ_MEMu32_ZMMu32_AVX512 as isize,
    VMOVNTPD_MEMdq_XMMdq = XED_IFORM_VMOVNTPD_MEMdq_XMMdq as isize,
    VMOVNTPD_MEMf64_XMMf64_AVX512 = XED_IFORM_VMOVNTPD_MEMf64_XMMf64_AVX512 as isize,
    VMOVNTPD_MEMf64_YMMf64_AVX512 = XED_IFORM_VMOVNTPD_MEMf64_YMMf64_AVX512 as isize,
    VMOVNTPD_MEMf64_ZMMf64_AVX512 = XED_IFORM_VMOVNTPD_MEMf64_ZMMf64_AVX512 as isize,
    VMOVNTPD_MEMqq_YMMqq = XED_IFORM_VMOVNTPD_MEMqq_YMMqq as isize,
    VMOVNTPS_MEMdq_XMMdq = XED_IFORM_VMOVNTPS_MEMdq_XMMdq as isize,
    VMOVNTPS_MEMf32_XMMf32_AVX512 = XED_IFORM_VMOVNTPS_MEMf32_XMMf32_AVX512 as isize,
    VMOVNTPS_MEMf32_YMMf32_AVX512 = XED_IFORM_VMOVNTPS_MEMf32_YMMf32_AVX512 as isize,
    VMOVNTPS_MEMf32_ZMMf32_AVX512 = XED_IFORM_VMOVNTPS_MEMf32_ZMMf32_AVX512 as isize,
    VMOVNTPS_MEMqq_YMMqq = XED_IFORM_VMOVNTPS_MEMqq_YMMqq as isize,
    VMOVQ_GPR64q_XMMq = XED_IFORM_VMOVQ_GPR64q_XMMq as isize,
    VMOVQ_GPR64u64_XMMu64_AVX512 = XED_IFORM_VMOVQ_GPR64u64_XMMu64_AVX512 as isize,
    VMOVQ_MEMq_XMMq_7E = XED_IFORM_VMOVQ_MEMq_XMMq_7E as isize,
    VMOVQ_MEMq_XMMq_D6 = XED_IFORM_VMOVQ_MEMq_XMMq_D6 as isize,
    VMOVQ_MEMu64_XMMu64_AVX512 = XED_IFORM_VMOVQ_MEMu64_XMMu64_AVX512 as isize,
    VMOVQ_XMMdq_GPR64q = XED_IFORM_VMOVQ_XMMdq_GPR64q as isize,
    VMOVQ_XMMdq_MEMq_6E = XED_IFORM_VMOVQ_XMMdq_MEMq_6E as isize,
    VMOVQ_XMMdq_MEMq_7E = XED_IFORM_VMOVQ_XMMdq_MEMq_7E as isize,
    VMOVQ_XMMdq_XMMq_7E = XED_IFORM_VMOVQ_XMMdq_XMMq_7E as isize,
    VMOVQ_XMMdq_XMMq_D6 = XED_IFORM_VMOVQ_XMMdq_XMMq_D6 as isize,
    VMOVQ_XMMu64_GPR64u64_AVX512 = XED_IFORM_VMOVQ_XMMu64_GPR64u64_AVX512 as isize,
    VMOVQ_XMMu64_MEMu64_AVX512 = XED_IFORM_VMOVQ_XMMu64_MEMu64_AVX512 as isize,
    VMOVQ_XMMu64_XMMu64_AVX512 = XED_IFORM_VMOVQ_XMMu64_XMMu64_AVX512 as isize,
    VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512 = XED_IFORM_VMOVSD_MEMf64_MASKmskw_XMMf64_AVX512 as isize,
    VMOVSD_MEMq_XMMq = XED_IFORM_VMOVSD_MEMq_XMMq as isize,
    VMOVSD_XMMdq_MEMq = XED_IFORM_VMOVSD_XMMdq_MEMq as isize,
    VMOVSD_XMMdq_XMMdq_XMMq_10 = XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_10 as isize,
    VMOVSD_XMMdq_XMMdq_XMMq_11 = XED_IFORM_VMOVSD_XMMdq_XMMdq_XMMq_11 as isize,
    VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512 = XED_IFORM_VMOVSD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMOVSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMOVSHDUP_XMMdq_MEMdq = XED_IFORM_VMOVSHDUP_XMMdq_MEMdq as isize,
    VMOVSHDUP_XMMdq_XMMdq = XED_IFORM_VMOVSHDUP_XMMdq_XMMdq as isize,
    VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VMOVSHDUP_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VMOVSHDUP_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VMOVSHDUP_YMMqq_MEMqq = XED_IFORM_VMOVSHDUP_YMMqq_MEMqq as isize,
    VMOVSHDUP_YMMqq_YMMqq = XED_IFORM_VMOVSHDUP_YMMqq_YMMqq as isize,
    VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VMOVSHDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VMOVSLDUP_XMMdq_MEMdq = XED_IFORM_VMOVSLDUP_XMMdq_MEMdq as isize,
    VMOVSLDUP_XMMdq_XMMdq = XED_IFORM_VMOVSLDUP_XMMdq_XMMdq as isize,
    VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VMOVSLDUP_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VMOVSLDUP_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VMOVSLDUP_YMMqq_MEMqq = XED_IFORM_VMOVSLDUP_YMMqq_MEMqq as isize,
    VMOVSLDUP_YMMqq_YMMqq = XED_IFORM_VMOVSLDUP_YMMqq_YMMqq as isize,
    VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VMOVSLDUP_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VMOVSS_MEMd_XMMd = XED_IFORM_VMOVSS_MEMd_XMMd as isize,
    VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512 = XED_IFORM_VMOVSS_MEMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVSS_XMMdq_MEMd = XED_IFORM_VMOVSS_XMMdq_MEMd as isize,
    VMOVSS_XMMdq_XMMdq_XMMd_10 = XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_10 as isize,
    VMOVSS_XMMdq_XMMdq_XMMd_11 = XED_IFORM_VMOVSS_XMMdq_XMMdq_XMMd_11 as isize,
    VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512 = XED_IFORM_VMOVSS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMOVSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMOVUPD_MEMdq_XMMdq = XED_IFORM_VMOVUPD_MEMdq_XMMdq as isize,
    VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VMOVUPD_MEMf64_MASKmskw_XMMf64_AVX512 as isize,
    VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VMOVUPD_MEMf64_MASKmskw_YMMf64_AVX512 as isize,
    VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VMOVUPD_MEMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VMOVUPD_MEMqq_YMMqq = XED_IFORM_VMOVUPD_MEMqq_YMMqq as isize,
    VMOVUPD_XMMdq_MEMdq = XED_IFORM_VMOVUPD_XMMdq_MEMdq as isize,
    VMOVUPD_XMMdq_XMMdq_10 = XED_IFORM_VMOVUPD_XMMdq_XMMdq_10 as isize,
    VMOVUPD_XMMdq_XMMdq_11 = XED_IFORM_VMOVUPD_XMMdq_XMMdq_11 as isize,
    VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVUPD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VMOVUPD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVUPD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VMOVUPD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VMOVUPD_YMMqq_MEMqq = XED_IFORM_VMOVUPD_YMMqq_MEMqq as isize,
    VMOVUPD_YMMqq_YMMqq_10 = XED_IFORM_VMOVUPD_YMMqq_YMMqq_10 as isize,
    VMOVUPD_YMMqq_YMMqq_11 = XED_IFORM_VMOVUPD_YMMqq_YMMqq_11 as isize,
    VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VMOVUPD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VMOVUPS_MEMdq_XMMdq = XED_IFORM_VMOVUPS_MEMdq_XMMdq as isize,
    VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VMOVUPS_MEMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VMOVUPS_MEMf32_MASKmskw_YMMf32_AVX512 as isize,
    VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VMOVUPS_MEMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VMOVUPS_MEMqq_YMMqq = XED_IFORM_VMOVUPS_MEMqq_YMMqq as isize,
    VMOVUPS_XMMdq_MEMdq = XED_IFORM_VMOVUPS_XMMdq_MEMdq as isize,
    VMOVUPS_XMMdq_XMMdq_10 = XED_IFORM_VMOVUPS_XMMdq_XMMdq_10 as isize,
    VMOVUPS_XMMdq_XMMdq_11 = XED_IFORM_VMOVUPS_XMMdq_XMMdq_11 as isize,
    VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVUPS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VMOVUPS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVUPS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VMOVUPS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VMOVUPS_YMMqq_MEMqq = XED_IFORM_VMOVUPS_YMMqq_MEMqq as isize,
    VMOVUPS_YMMqq_YMMqq_10 = XED_IFORM_VMOVUPS_YMMqq_YMMqq_10 as isize,
    VMOVUPS_YMMqq_YMMqq_11 = XED_IFORM_VMOVUPS_YMMqq_YMMqq_11 as isize,
    VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VMOVUPS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VMPSADBW_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VMPSADBW_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VMPSADBW_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VMPSADBW_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VMPTRLD_MEMq = XED_IFORM_VMPTRLD_MEMq as isize,
    VMPTRST_MEMq = XED_IFORM_VMPTRST_MEMq as isize,
    VMREAD_GPR32_GPR32 = XED_IFORM_VMREAD_GPR32_GPR32 as isize,
    VMREAD_GPR64_GPR64 = XED_IFORM_VMREAD_GPR64_GPR64 as isize,
    VMREAD_MEMd_GPR32 = XED_IFORM_VMREAD_MEMd_GPR32 as isize,
    VMREAD_MEMq_GPR64 = XED_IFORM_VMREAD_MEMq_GPR64 as isize,
    VMRESUME = XED_IFORM_VMRESUME as isize,
    VMRUN_OrAX = XED_IFORM_VMRUN_OrAX as isize,
    VMSAVE = XED_IFORM_VMSAVE as isize,
    VMULPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VMULPD_XMMdq_XMMdq_MEMdq as isize,
    VMULPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VMULPD_XMMdq_XMMdq_XMMdq as isize,
    VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMULPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VMULPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VMULPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VMULPD_YMMqq_YMMqq_MEMqq as isize,
    VMULPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VMULPD_YMMqq_YMMqq_YMMqq as isize,
    VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VMULPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VMULPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VMULPS_XMMdq_XMMdq_MEMdq as isize,
    VMULPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VMULPS_XMMdq_XMMdq_XMMdq as isize,
    VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMULPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VMULPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VMULPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VMULPS_YMMqq_YMMqq_MEMqq as isize,
    VMULPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VMULPS_YMMqq_YMMqq_YMMqq as isize,
    VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VMULPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VMULSD_XMMdq_XMMdq_MEMq = XED_IFORM_VMULSD_XMMdq_XMMdq_MEMq as isize,
    VMULSD_XMMdq_XMMdq_XMMq = XED_IFORM_VMULSD_XMMdq_XMMdq_XMMq as isize,
    VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VMULSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VMULSS_XMMdq_XMMdq_MEMd = XED_IFORM_VMULSS_XMMdq_XMMdq_MEMd as isize,
    VMULSS_XMMdq_XMMdq_XMMd = XED_IFORM_VMULSS_XMMdq_XMMdq_XMMd as isize,
    VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VMULSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VMWRITE_GPR32_GPR32 = XED_IFORM_VMWRITE_GPR32_GPR32 as isize,
    VMWRITE_GPR32_MEMd = XED_IFORM_VMWRITE_GPR32_MEMd as isize,
    VMWRITE_GPR64_GPR64 = XED_IFORM_VMWRITE_GPR64_GPR64 as isize,
    VMWRITE_GPR64_MEMq = XED_IFORM_VMWRITE_GPR64_MEMq as isize,
    VMXOFF = XED_IFORM_VMXOFF as isize,
    VMXON_MEMq = XED_IFORM_VMXON_MEMq as isize,
    VORPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VORPD_XMMdq_XMMdq_MEMdq as isize,
    VORPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VORPD_XMMdq_XMMdq_XMMdq as isize,
    VORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VORPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VORPD_YMMqq_YMMqq_MEMqq as isize,
    VORPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VORPD_YMMqq_YMMqq_YMMqq as isize,
    VORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VORPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VORPS_XMMdq_XMMdq_MEMdq as isize,
    VORPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VORPS_XMMdq_XMMdq_XMMdq as isize,
    VORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VORPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VORPS_YMMqq_YMMqq_MEMqq as isize,
    VORPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VORPS_YMMqq_YMMqq_YMMqq as isize,
    VORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 =
        XED_IFORM_VP4DPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 as isize,
    VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 =
        XED_IFORM_VP4DPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 as isize,
    VPABSB_XMMdq_MEMdq = XED_IFORM_VPABSB_XMMdq_MEMdq as isize,
    VPABSB_XMMdq_XMMdq = XED_IFORM_VPABSB_XMMdq_XMMdq as isize,
    VPABSB_XMMi8_MASKmskw_MEMi8_AVX512 = XED_IFORM_VPABSB_XMMi8_MASKmskw_MEMi8_AVX512 as isize,
    VPABSB_XMMi8_MASKmskw_XMMi8_AVX512 = XED_IFORM_VPABSB_XMMi8_MASKmskw_XMMi8_AVX512 as isize,
    VPABSB_YMMi8_MASKmskw_MEMi8_AVX512 = XED_IFORM_VPABSB_YMMi8_MASKmskw_MEMi8_AVX512 as isize,
    VPABSB_YMMi8_MASKmskw_YMMi8_AVX512 = XED_IFORM_VPABSB_YMMi8_MASKmskw_YMMi8_AVX512 as isize,
    VPABSB_YMMqq_MEMqq = XED_IFORM_VPABSB_YMMqq_MEMqq as isize,
    VPABSB_YMMqq_YMMqq = XED_IFORM_VPABSB_YMMqq_YMMqq as isize,
    VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512 = XED_IFORM_VPABSB_ZMMi8_MASKmskw_MEMi8_AVX512 as isize,
    VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512 = XED_IFORM_VPABSB_ZMMi8_MASKmskw_ZMMi8_AVX512 as isize,
    VPABSD_XMMdq_MEMdq = XED_IFORM_VPABSD_XMMdq_MEMdq as isize,
    VPABSD_XMMdq_XMMdq = XED_IFORM_VPABSD_XMMdq_XMMdq as isize,
    VPABSD_XMMi32_MASKmskw_MEMi32_AVX512 = XED_IFORM_VPABSD_XMMi32_MASKmskw_MEMi32_AVX512 as isize,
    VPABSD_XMMi32_MASKmskw_XMMi32_AVX512 = XED_IFORM_VPABSD_XMMi32_MASKmskw_XMMi32_AVX512 as isize,
    VPABSD_YMMi32_MASKmskw_MEMi32_AVX512 = XED_IFORM_VPABSD_YMMi32_MASKmskw_MEMi32_AVX512 as isize,
    VPABSD_YMMi32_MASKmskw_YMMi32_AVX512 = XED_IFORM_VPABSD_YMMi32_MASKmskw_YMMi32_AVX512 as isize,
    VPABSD_YMMqq_MEMqq = XED_IFORM_VPABSD_YMMqq_MEMqq as isize,
    VPABSD_YMMqq_YMMqq = XED_IFORM_VPABSD_YMMqq_YMMqq as isize,
    VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512 = XED_IFORM_VPABSD_ZMMi32_MASKmskw_MEMi32_AVX512 as isize,
    VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512 = XED_IFORM_VPABSD_ZMMi32_MASKmskw_ZMMi32_AVX512 as isize,
    VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512 = XED_IFORM_VPABSQ_XMMi64_MASKmskw_MEMi64_AVX512 as isize,
    VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512 = XED_IFORM_VPABSQ_XMMi64_MASKmskw_XMMi64_AVX512 as isize,
    VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512 = XED_IFORM_VPABSQ_YMMi64_MASKmskw_MEMi64_AVX512 as isize,
    VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512 = XED_IFORM_VPABSQ_YMMi64_MASKmskw_YMMi64_AVX512 as isize,
    VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512 = XED_IFORM_VPABSQ_ZMMi64_MASKmskw_MEMi64_AVX512 as isize,
    VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512 = XED_IFORM_VPABSQ_ZMMi64_MASKmskw_ZMMi64_AVX512 as isize,
    VPABSW_XMMdq_MEMdq = XED_IFORM_VPABSW_XMMdq_MEMdq as isize,
    VPABSW_XMMdq_XMMdq = XED_IFORM_VPABSW_XMMdq_XMMdq as isize,
    VPABSW_XMMi16_MASKmskw_MEMi16_AVX512 = XED_IFORM_VPABSW_XMMi16_MASKmskw_MEMi16_AVX512 as isize,
    VPABSW_XMMi16_MASKmskw_XMMi16_AVX512 = XED_IFORM_VPABSW_XMMi16_MASKmskw_XMMi16_AVX512 as isize,
    VPABSW_YMMi16_MASKmskw_MEMi16_AVX512 = XED_IFORM_VPABSW_YMMi16_MASKmskw_MEMi16_AVX512 as isize,
    VPABSW_YMMi16_MASKmskw_YMMi16_AVX512 = XED_IFORM_VPABSW_YMMi16_MASKmskw_YMMi16_AVX512 as isize,
    VPABSW_YMMqq_MEMqq = XED_IFORM_VPABSW_YMMqq_MEMqq as isize,
    VPABSW_YMMqq_YMMqq = XED_IFORM_VPABSW_YMMqq_YMMqq as isize,
    VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512 = XED_IFORM_VPABSW_ZMMi16_MASKmskw_MEMi16_AVX512 as isize,
    VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512 = XED_IFORM_VPABSW_ZMMi16_MASKmskw_ZMMi16_AVX512 as isize,
    VPACKSSDW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPACKSSDW_XMMdq_XMMdq_MEMdq as isize,
    VPACKSSDW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPACKSSDW_XMMdq_XMMdq_XMMdq as isize,
    VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512 =
        XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_MEMi32_AVX512 as isize,
    VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512 =
        XED_IFORM_VPACKSSDW_XMMi16_MASKmskw_XMMi32_XMMi32_AVX512 as isize,
    VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512 =
        XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_MEMi32_AVX512 as isize,
    VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512 =
        XED_IFORM_VPACKSSDW_YMMi16_MASKmskw_YMMi32_YMMi32_AVX512 as isize,
    VPACKSSDW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPACKSSDW_YMMqq_YMMqq_MEMqq as isize,
    VPACKSSDW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPACKSSDW_YMMqq_YMMqq_YMMqq as isize,
    VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512 =
        XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_MEMi32_AVX512 as isize,
    VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512 =
        XED_IFORM_VPACKSSDW_ZMMi16_MASKmskw_ZMMi32_ZMMi32_AVX512 as isize,
    VPACKSSWB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPACKSSWB_XMMdq_XMMdq_MEMdq as isize,
    VPACKSSWB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPACKSSWB_XMMdq_XMMdq_XMMdq as isize,
    VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPACKSSWB_XMMi8_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPACKSSWB_YMMi8_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPACKSSWB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPACKSSWB_YMMqq_YMMqq_MEMqq as isize,
    VPACKSSWB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPACKSSWB_YMMqq_YMMqq_YMMqq as isize,
    VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPACKSSWB_ZMMi8_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPACKUSDW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPACKUSDW_XMMdq_XMMdq_MEMdq as isize,
    VPACKUSDW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPACKUSDW_XMMdq_XMMdq_XMMdq as isize,
    VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPACKUSDW_XMMu16_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPACKUSDW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPACKUSDW_YMMqq_YMMqq_MEMqq as isize,
    VPACKUSDW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPACKUSDW_YMMqq_YMMqq_YMMqq as isize,
    VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPACKUSDW_YMMu16_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPACKUSDW_ZMMu16_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPACKUSWB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPACKUSWB_XMMdq_XMMdq_MEMdq as isize,
    VPACKUSWB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPACKUSWB_XMMdq_XMMdq_XMMdq as isize,
    VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPACKUSWB_XMMu8_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPACKUSWB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPACKUSWB_YMMqq_YMMqq_MEMqq as isize,
    VPACKUSWB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPACKUSWB_YMMqq_YMMqq_YMMqq as isize,
    VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPACKUSWB_YMMu8_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPACKUSWB_ZMMu8_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPADDB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDB_XMMdq_XMMdq_MEMdq as isize,
    VPADDB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDB_XMMdq_XMMdq_XMMdq as isize,
    VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPADDB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPADDB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDB_YMMqq_YMMqq_MEMqq as isize,
    VPADDB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDB_YMMqq_YMMqq_YMMqq as isize,
    VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPADDB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPADDB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPADDD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDD_XMMdq_XMMdq_MEMdq as isize,
    VPADDD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDD_XMMdq_XMMdq_XMMdq as isize,
    VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPADDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPADDD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDD_YMMqq_YMMqq_MEMqq as isize,
    VPADDD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDD_YMMqq_YMMqq_YMMqq as isize,
    VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPADDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPADDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPADDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDQ_XMMdq_XMMdq_MEMdq as isize,
    VPADDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDQ_XMMdq_XMMdq_XMMdq as isize,
    VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPADDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPADDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDQ_YMMqq_YMMqq_MEMqq as isize,
    VPADDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDQ_YMMqq_YMMqq_YMMqq as isize,
    VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPADDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPADDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPADDSB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDSB_XMMdq_XMMdq_MEMdq as isize,
    VPADDSB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDSB_XMMdq_XMMdq_XMMdq as isize,
    VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 =
        XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 as isize,
    VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 =
        XED_IFORM_VPADDSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 as isize,
    VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 =
        XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 as isize,
    VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 =
        XED_IFORM_VPADDSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 as isize,
    VPADDSB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDSB_YMMqq_YMMqq_MEMqq as isize,
    VPADDSB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDSB_YMMqq_YMMqq_YMMqq as isize,
    VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 =
        XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 as isize,
    VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 =
        XED_IFORM_VPADDSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 as isize,
    VPADDSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDSW_XMMdq_XMMdq_MEMdq as isize,
    VPADDSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDSW_XMMdq_XMMdq_XMMdq as isize,
    VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPADDSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPADDSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPADDSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDSW_YMMqq_YMMqq_MEMqq as isize,
    VPADDSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDSW_YMMqq_YMMqq_YMMqq as isize,
    VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPADDSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPADDUSB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDUSB_XMMdq_XMMdq_MEMdq as isize,
    VPADDUSB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDUSB_XMMdq_XMMdq_XMMdq as isize,
    VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPADDUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPADDUSB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDUSB_YMMqq_YMMqq_MEMqq as isize,
    VPADDUSB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDUSB_YMMqq_YMMqq_YMMqq as isize,
    VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPADDUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPADDUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPADDUSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDUSW_XMMdq_XMMdq_MEMdq as isize,
    VPADDUSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDUSW_XMMdq_XMMdq_XMMdq as isize,
    VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPADDUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPADDUSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDUSW_YMMqq_YMMqq_MEMqq as isize,
    VPADDUSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDUSW_YMMqq_YMMqq_YMMqq as isize,
    VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPADDUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPADDUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPADDW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPADDW_XMMdq_XMMdq_MEMdq as isize,
    VPADDW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPADDW_XMMdq_XMMdq_XMMdq as isize,
    VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPADDW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPADDW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPADDW_YMMqq_YMMqq_MEMqq as isize,
    VPADDW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPADDW_YMMqq_YMMqq_YMMqq as isize,
    VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPADDW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPADDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPALIGNR_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPALIGNR_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 as isize,
    VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 =
        XED_IFORM_VPALIGNR_XMMu8_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 as isize,
    VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VPALIGNR_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VPALIGNR_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 as isize,
    VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 =
        XED_IFORM_VPALIGNR_YMMu8_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 as isize,
    VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 as isize,
    VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 =
        XED_IFORM_VPALIGNR_ZMMu8_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 as isize,
    VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPANDD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPANDD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPANDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPANDND_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPANDND_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPANDND_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPANDNQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPANDNQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPANDNQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPANDN_XMMdq_XMMdq_MEMdq = XED_IFORM_VPANDN_XMMdq_XMMdq_MEMdq as isize,
    VPANDN_XMMdq_XMMdq_XMMdq = XED_IFORM_VPANDN_XMMdq_XMMdq_XMMdq as isize,
    VPANDN_YMMqq_YMMqq_MEMqq = XED_IFORM_VPANDN_YMMqq_YMMqq_MEMqq as isize,
    VPANDN_YMMqq_YMMqq_YMMqq = XED_IFORM_VPANDN_YMMqq_YMMqq_YMMqq as isize,
    VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPANDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPANDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPANDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPAND_XMMdq_XMMdq_MEMdq = XED_IFORM_VPAND_XMMdq_XMMdq_MEMdq as isize,
    VPAND_XMMdq_XMMdq_XMMdq = XED_IFORM_VPAND_XMMdq_XMMdq_XMMdq as isize,
    VPAND_YMMqq_YMMqq_MEMqq = XED_IFORM_VPAND_YMMqq_YMMqq_MEMqq as isize,
    VPAND_YMMqq_YMMqq_YMMqq = XED_IFORM_VPAND_YMMqq_YMMqq_YMMqq as isize,
    VPAVGB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPAVGB_XMMdq_XMMdq_MEMdq as isize,
    VPAVGB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPAVGB_XMMdq_XMMdq_XMMdq as isize,
    VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPAVGB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPAVGB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPAVGB_YMMqq_YMMqq_MEMqq as isize,
    VPAVGB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPAVGB_YMMqq_YMMqq_YMMqq as isize,
    VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPAVGB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPAVGB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPAVGW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPAVGW_XMMdq_XMMdq_MEMdq as isize,
    VPAVGW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPAVGW_XMMdq_XMMdq_XMMdq as isize,
    VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPAVGW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPAVGW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPAVGW_YMMqq_YMMqq_MEMqq as isize,
    VPAVGW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPAVGW_YMMqq_YMMqq_YMMqq as isize,
    VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPAVGW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPAVGW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPBLENDD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPBLENDD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VPBLENDD_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VPBLENDD_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPBLENDMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPBLENDMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPBLENDMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPBLENDMD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPBLENDMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPBLENDMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPBLENDMQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPBLENDMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPBLENDMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPBLENDMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPBLENDMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPBLENDMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPBLENDVB_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPBLENDVB_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VPBLENDVB_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VPBLENDVB_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPBLENDW_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPBLENDW_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VPBLENDW_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VPBLENDW_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPBROADCASTB_XMMdq_MEMb = XED_IFORM_VPBROADCASTB_XMMdq_MEMb as isize,
    VPBROADCASTB_XMMdq_XMMb = XED_IFORM_VPBROADCASTB_XMMdq_XMMb as isize,
    VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512 =
        XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_GPR32u8_AVX512 as isize,
    VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512 =
        XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512 =
        XED_IFORM_VPBROADCASTB_XMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPBROADCASTB_YMMqq_MEMb = XED_IFORM_VPBROADCASTB_YMMqq_MEMb as isize,
    VPBROADCASTB_YMMqq_XMMb = XED_IFORM_VPBROADCASTB_YMMqq_XMMb as isize,
    VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512 =
        XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_GPR32u8_AVX512 as isize,
    VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512 =
        XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512 =
        XED_IFORM_VPBROADCASTB_YMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512 =
        XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_GPR32u8_AVX512 as isize,
    VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512 =
        XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512 =
        XED_IFORM_VPBROADCASTB_ZMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPBROADCASTD_XMMdq_MEMd = XED_IFORM_VPBROADCASTD_XMMdq_MEMd as isize,
    VPBROADCASTD_XMMdq_XMMd = XED_IFORM_VPBROADCASTD_XMMdq_XMMd as isize,
    VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512 =
        XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_GPR32u32_AVX512 as isize,
    VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPBROADCASTD_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPBROADCASTD_YMMqq_MEMd = XED_IFORM_VPBROADCASTD_YMMqq_MEMd as isize,
    VPBROADCASTD_YMMqq_XMMd = XED_IFORM_VPBROADCASTD_YMMqq_XMMd as isize,
    VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512 =
        XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_GPR32u32_AVX512 as isize,
    VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPBROADCASTD_YMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512 =
        XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_GPR32u32_AVX512 as isize,
    VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPBROADCASTD_ZMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPBROADCASTMB2Q_XMMu64_MASKu64_AVX512 =
        XED_IFORM_VPBROADCASTMB2Q_XMMu64_MASKu64_AVX512 as isize,
    VPBROADCASTMB2Q_YMMu64_MASKu64_AVX512 =
        XED_IFORM_VPBROADCASTMB2Q_YMMu64_MASKu64_AVX512 as isize,
    VPBROADCASTMB2Q_ZMMu64_MASKu64_AVX512CD =
        XED_IFORM_VPBROADCASTMB2Q_ZMMu64_MASKu64_AVX512CD as isize,
    VPBROADCASTMW2D_XMMu32_MASKu32_AVX512 =
        XED_IFORM_VPBROADCASTMW2D_XMMu32_MASKu32_AVX512 as isize,
    VPBROADCASTMW2D_YMMu32_MASKu32_AVX512 =
        XED_IFORM_VPBROADCASTMW2D_YMMu32_MASKu32_AVX512 as isize,
    VPBROADCASTMW2D_ZMMu32_MASKu32_AVX512CD =
        XED_IFORM_VPBROADCASTMW2D_ZMMu32_MASKu32_AVX512CD as isize,
    VPBROADCASTQ_XMMdq_MEMq = XED_IFORM_VPBROADCASTQ_XMMdq_MEMq as isize,
    VPBROADCASTQ_XMMdq_XMMq = XED_IFORM_VPBROADCASTQ_XMMdq_XMMq as isize,
    VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512 =
        XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_GPR64u64_AVX512 as isize,
    VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPBROADCASTQ_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPBROADCASTQ_YMMqq_MEMq = XED_IFORM_VPBROADCASTQ_YMMqq_MEMq as isize,
    VPBROADCASTQ_YMMqq_XMMq = XED_IFORM_VPBROADCASTQ_YMMqq_XMMq as isize,
    VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512 =
        XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_GPR64u64_AVX512 as isize,
    VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPBROADCASTQ_YMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512 =
        XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_GPR64u64_AVX512 as isize,
    VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPBROADCASTQ_ZMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPBROADCASTW_XMMdq_MEMw = XED_IFORM_VPBROADCASTW_XMMdq_MEMw as isize,
    VPBROADCASTW_XMMdq_XMMw = XED_IFORM_VPBROADCASTW_XMMdq_XMMw as isize,
    VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512 =
        XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_GPR32u16_AVX512 as isize,
    VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPBROADCASTW_XMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPBROADCASTW_YMMqq_MEMw = XED_IFORM_VPBROADCASTW_YMMqq_MEMw as isize,
    VPBROADCASTW_YMMqq_XMMw = XED_IFORM_VPBROADCASTW_YMMqq_XMMw as isize,
    VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512 =
        XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_GPR32u16_AVX512 as isize,
    VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPBROADCASTW_YMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512 =
        XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_GPR32u16_AVX512 as isize,
    VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPBROADCASTW_ZMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCLMULQDQ_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCLMULQDQ_XMMu128_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VPCLMULQDQ_XMMu128_XMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPCLMULQDQ_XMMu128_XMMu64_XMMu64_IMM8_AVX512 as isize,
    VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8 =
        XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8 as isize,
    VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8 =
        XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8 as isize,
    VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPCLMULQDQ_YMMu128_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VPCLMULQDQ_ZMMu128_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VPCLMULQDQ_ZMMu128_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPCLMULQDQ_ZMMu128_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VPCMOV_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPCMOV_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPCMOV_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VPCMOV_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMOV_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPCMOV_YMMqq_YMMqq_MEMqq_YMMqq = XED_IFORM_VPCMOV_YMMqq_YMMqq_MEMqq_YMMqq as isize,
    VPCMOV_YMMqq_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_MEMqq as isize,
    VPCMOV_YMMqq_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMOV_YMMqq_YMMqq_YMMqq_YMMqq as isize,
    VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512 =
        XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_MEMi8_IMM8_AVX512 as isize,
    VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512 =
        XED_IFORM_VPCMPB_MASKmskw_MASKmskw_XMMi8_XMMi8_IMM8_AVX512 as isize,
    VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512 =
        XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_MEMi8_IMM8_AVX512 as isize,
    VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512 =
        XED_IFORM_VPCMPB_MASKmskw_MASKmskw_YMMi8_YMMi8_IMM8_AVX512 as isize,
    VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512 =
        XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_MEMi8_IMM8_AVX512 as isize,
    VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512 =
        XED_IFORM_VPCMPB_MASKmskw_MASKmskw_ZMMi8_ZMMi8_IMM8_AVX512 as isize,
    VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512 =
        XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_MEMi32_IMM8_AVX512 as isize,
    VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512 =
        XED_IFORM_VPCMPD_MASKmskw_MASKmskw_XMMi32_XMMi32_IMM8_AVX512 as isize,
    VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512 =
        XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_MEMi32_IMM8_AVX512 as isize,
    VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512 =
        XED_IFORM_VPCMPD_MASKmskw_MASKmskw_YMMi32_YMMi32_IMM8_AVX512 as isize,
    VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512 =
        XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_MEMi32_IMM8_AVX512 as isize,
    VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512 =
        XED_IFORM_VPCMPD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_IMM8_AVX512 as isize,
    VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPCMPEQB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPCMPEQB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPEQB_XMMdq_XMMdq_MEMdq as isize,
    VPCMPEQB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPEQB_XMMdq_XMMdq_XMMdq as isize,
    VPCMPEQB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPEQB_YMMqq_YMMqq_MEMqq as isize,
    VPCMPEQB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPEQB_YMMqq_YMMqq_YMMqq as isize,
    VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPCMPEQD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPCMPEQD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPEQD_XMMdq_XMMdq_MEMdq as isize,
    VPCMPEQD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPEQD_XMMdq_XMMdq_XMMdq as isize,
    VPCMPEQD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPEQD_YMMqq_YMMqq_MEMqq as isize,
    VPCMPEQD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPEQD_YMMqq_YMMqq_YMMqq as isize,
    VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPCMPEQQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPCMPEQQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_MEMdq as isize,
    VPCMPEQQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPEQQ_XMMdq_XMMdq_XMMdq as isize,
    VPCMPEQQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_MEMqq as isize,
    VPCMPEQQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPEQQ_YMMqq_YMMqq_YMMqq as isize,
    VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPCMPEQW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPCMPEQW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPEQW_XMMdq_XMMdq_MEMdq as isize,
    VPCMPEQW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPEQW_XMMdq_XMMdq_XMMdq as isize,
    VPCMPEQW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPEQW_YMMqq_YMMqq_MEMqq as isize,
    VPCMPEQW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPEQW_YMMqq_YMMqq_YMMqq as isize,
    VPCMPESTRI_XMMdq_MEMdq_IMMb = XED_IFORM_VPCMPESTRI_XMMdq_MEMdq_IMMb as isize,
    VPCMPESTRI_XMMdq_XMMdq_IMMb = XED_IFORM_VPCMPESTRI_XMMdq_XMMdq_IMMb as isize,
    VPCMPESTRM_XMMdq_MEMdq_IMMb = XED_IFORM_VPCMPESTRM_XMMdq_MEMdq_IMMb as isize,
    VPCMPESTRM_XMMdq_XMMdq_IMMb = XED_IFORM_VPCMPESTRM_XMMdq_XMMdq_IMMb as isize,
    VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPCMPGTB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPCMPGTB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPGTB_XMMdq_XMMdq_MEMdq as isize,
    VPCMPGTB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPGTB_XMMdq_XMMdq_XMMdq as isize,
    VPCMPGTB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPGTB_YMMqq_YMMqq_MEMqq as isize,
    VPCMPGTB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPGTB_YMMqq_YMMqq_YMMqq as isize,
    VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512 =
        XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_MEMi32_AVX512 as isize,
    VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512 =
        XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_XMMi32_XMMi32_AVX512 as isize,
    VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512 =
        XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_MEMi32_AVX512 as isize,
    VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512 =
        XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_YMMi32_YMMi32_AVX512 as isize,
    VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512 =
        XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_MEMi32_AVX512 as isize,
    VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512 =
        XED_IFORM_VPCMPGTD_MASKmskw_MASKmskw_ZMMi32_ZMMi32_AVX512 as isize,
    VPCMPGTD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPGTD_XMMdq_XMMdq_MEMdq as isize,
    VPCMPGTD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPGTD_XMMdq_XMMdq_XMMdq as isize,
    VPCMPGTD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPGTD_YMMqq_YMMqq_MEMqq as isize,
    VPCMPGTD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPGTD_YMMqq_YMMqq_YMMqq as isize,
    VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512 =
        XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_MEMi64_AVX512 as isize,
    VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512 =
        XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_XMMi64_XMMi64_AVX512 as isize,
    VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512 =
        XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_MEMi64_AVX512 as isize,
    VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512 =
        XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_YMMi64_YMMi64_AVX512 as isize,
    VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512 =
        XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_AVX512 as isize,
    VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512 =
        XED_IFORM_VPCMPGTQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_AVX512 as isize,
    VPCMPGTQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_MEMdq as isize,
    VPCMPGTQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPGTQ_XMMdq_XMMdq_XMMdq as isize,
    VPCMPGTQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_MEMqq as isize,
    VPCMPGTQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPGTQ_YMMqq_YMMqq_YMMqq as isize,
    VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPCMPGTW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPCMPGTW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPCMPGTW_XMMdq_XMMdq_MEMdq as isize,
    VPCMPGTW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPCMPGTW_XMMdq_XMMdq_XMMdq as isize,
    VPCMPGTW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPCMPGTW_YMMqq_YMMqq_MEMqq as isize,
    VPCMPGTW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPCMPGTW_YMMqq_YMMqq_YMMqq as isize,
    VPCMPISTRI_XMMdq_MEMdq_IMMb = XED_IFORM_VPCMPISTRI_XMMdq_MEMdq_IMMb as isize,
    VPCMPISTRI_XMMdq_XMMdq_IMMb = XED_IFORM_VPCMPISTRI_XMMdq_XMMdq_IMMb as isize,
    VPCMPISTRM_XMMdq_MEMdq_IMMb = XED_IFORM_VPCMPISTRM_XMMdq_MEMdq_IMMb as isize,
    VPCMPISTRM_XMMdq_XMMdq_IMMb = XED_IFORM_VPCMPISTRM_XMMdq_XMMdq_IMMb as isize,
    VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512 =
        XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_MEMi64_IMM8_AVX512 as isize,
    VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512 =
        XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_XMMi64_XMMi64_IMM8_AVX512 as isize,
    VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512 =
        XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_MEMi64_IMM8_AVX512 as isize,
    VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512 =
        XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_YMMi64_YMMi64_IMM8_AVX512 as isize,
    VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512 =
        XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_MEMi64_IMM8_AVX512 as isize,
    VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512 =
        XED_IFORM_VPCMPQ_MASKmskw_MASKmskw_ZMMi64_ZMMi64_IMM8_AVX512 as isize,
    VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_MEMu8_IMM8_AVX512 as isize,
    VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 =
        XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_XMMu8_XMMu8_IMM8_AVX512 as isize,
    VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_MEMu8_IMM8_AVX512 as isize,
    VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 =
        XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_YMMu8_YMMu8_IMM8_AVX512 as isize,
    VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_MEMu8_IMM8_AVX512 as isize,
    VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 =
        XED_IFORM_VPCMPUB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_IMM8_AVX512 as isize,
    VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 as isize,
    VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 as isize,
    VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 as isize,
    VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPCMPUD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 as isize,
    VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 as isize,
    VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPCMPUQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 as isize,
    VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 as isize,
    VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 as isize,
    VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 as isize,
    VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 as isize,
    VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPCMPUW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 as isize,
    VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512 =
        XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_MEMi16_IMM8_AVX512 as isize,
    VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512 =
        XED_IFORM_VPCMPW_MASKmskw_MASKmskw_XMMi16_XMMi16_IMM8_AVX512 as isize,
    VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512 =
        XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_MEMi16_IMM8_AVX512 as isize,
    VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512 =
        XED_IFORM_VPCMPW_MASKmskw_MASKmskw_YMMi16_YMMi16_IMM8_AVX512 as isize,
    VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512 =
        XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_MEMi16_IMM8_AVX512 as isize,
    VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512 =
        XED_IFORM_VPCMPW_MASKmskw_MASKmskw_ZMMi16_ZMMi16_IMM8_AVX512 as isize,
    VPCOMB_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMB_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMB_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMB_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMPRESSB_MEMu8_MASKmskw_XMMu8_AVX512 =
        XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPCOMPRESSB_MEMu8_MASKmskw_YMMu8_AVX512 =
        XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_YMMu8_AVX512 as isize,
    VPCOMPRESSB_MEMu8_MASKmskw_ZMMu8_AVX512 =
        XED_IFORM_VPCOMPRESSB_MEMu8_MASKmskw_ZMMu8_AVX512 as isize,
    VPCOMPRESSB_XMMu8_MASKmskw_XMMu8_AVX512 =
        XED_IFORM_VPCOMPRESSB_XMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPCOMPRESSB_YMMu8_MASKmskw_YMMu8_AVX512 =
        XED_IFORM_VPCOMPRESSB_YMMu8_MASKmskw_YMMu8_AVX512 as isize,
    VPCOMPRESSB_ZMMu8_MASKmskw_ZMMu8_AVX512 =
        XED_IFORM_VPCOMPRESSB_ZMMu8_MASKmskw_ZMMu8_AVX512 as isize,
    VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_YMMu32_AVX512 as isize,
    VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPCOMPRESSD_MEMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPCOMPRESSD_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPCOMPRESSD_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPCOMPRESSD_ZMMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_YMMu64_AVX512 as isize,
    VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPCOMPRESSQ_MEMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPCOMPRESSQ_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPCOMPRESSQ_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPCOMPRESSQ_ZMMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VPCOMPRESSW_MEMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPCOMPRESSW_MEMu16_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_YMMu16_AVX512 as isize,
    VPCOMPRESSW_MEMu16_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VPCOMPRESSW_MEMu16_MASKmskw_ZMMu16_AVX512 as isize,
    VPCOMPRESSW_XMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPCOMPRESSW_XMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPCOMPRESSW_YMMu16_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VPCOMPRESSW_YMMu16_MASKmskw_YMMu16_AVX512 as isize,
    VPCOMPRESSW_ZMMu16_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VPCOMPRESSW_ZMMu16_MASKmskw_ZMMu16_AVX512 as isize,
    VPCOMQ_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMQ_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMQ_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMQ_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMUB_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMUB_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMUB_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMUB_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMUD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMUD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMUD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMUD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMUQ_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMUQ_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMUQ_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMUQ_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMUW_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMUW_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMUW_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMUW_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCOMW_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VPCOMW_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPCOMW_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VPCOMW_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPCONFLICTD_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPCONFLICTD_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD =
        XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_MEMu32_AVX512CD as isize,
    VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD =
        XED_IFORM_VPCONFLICTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD as isize,
    VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPCONFLICTQ_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPCONFLICTQ_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD =
        XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD as isize,
    VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD =
        XED_IFORM_VPCONFLICTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD as isize,
    VPDPBUSDS_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 =
        XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 as isize,
    VPDPBUSDS_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 =
        XED_IFORM_VPDPBUSDS_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 as isize,
    VPDPBUSDS_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 =
        XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 as isize,
    VPDPBUSDS_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 =
        XED_IFORM_VPDPBUSDS_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 as isize,
    VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 =
        XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 as isize,
    VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 =
        XED_IFORM_VPDPBUSDS_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 as isize,
    VPDPBUSD_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 =
        XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_MEMu32_AVX512 as isize,
    VPDPBUSD_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 =
        XED_IFORM_VPDPBUSD_XMMi32_MASKmskw_XMMu8_XMMu32_AVX512 as isize,
    VPDPBUSD_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 =
        XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_MEMu32_AVX512 as isize,
    VPDPBUSD_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 =
        XED_IFORM_VPDPBUSD_YMMi32_MASKmskw_YMMu8_YMMu32_AVX512 as isize,
    VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 =
        XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_MEMu32_AVX512 as isize,
    VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 =
        XED_IFORM_VPDPBUSD_ZMMi32_MASKmskw_ZMMu8_ZMMu32_AVX512 as isize,
    VPDPWSSDS_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 =
        XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 as isize,
    VPDPWSSDS_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 =
        XED_IFORM_VPDPWSSDS_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 as isize,
    VPDPWSSDS_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 =
        XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 as isize,
    VPDPWSSDS_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 =
        XED_IFORM_VPDPWSSDS_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 as isize,
    VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 =
        XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 as isize,
    VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 =
        XED_IFORM_VPDPWSSDS_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 as isize,
    VPDPWSSD_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 =
        XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_MEMu32_AVX512 as isize,
    VPDPWSSD_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 =
        XED_IFORM_VPDPWSSD_XMMi32_MASKmskw_XMMi16_XMMu32_AVX512 as isize,
    VPDPWSSD_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 =
        XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_MEMu32_AVX512 as isize,
    VPDPWSSD_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 =
        XED_IFORM_VPDPWSSD_YMMi32_MASKmskw_YMMi16_YMMu32_AVX512 as isize,
    VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 =
        XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_MEMu32_AVX512 as isize,
    VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 =
        XED_IFORM_VPDPWSSD_ZMMi32_MASKmskw_ZMMi16_ZMMu32_AVX512 as isize,
    VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VPERM2F128_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VPERM2F128_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VPERM2I128_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VPERM2I128_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPERMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPERMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPERMB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPERMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPERMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPERMB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPERMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPERMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPERMB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPERMD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPERMD_YMMqq_YMMqq_MEMqq as isize,
    VPERMD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPERMD_YMMqq_YMMqq_YMMqq as isize,
    VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPERMD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPERMD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPERMI2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPERMI2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPERMI2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPERMI2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPERMI2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPERMI2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPERMI2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPERMI2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPERMI2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPERMI2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPERMI2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPERMI2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VPERMI2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VPERMI2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VPERMI2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VPERMI2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VPERMI2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VPERMI2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPERMI2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPERMI2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPERMI2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPERMI2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPERMI2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPERMI2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPERMIL2PD_XMMdq_XMMdq_MEMdq_XMMdq_IMMb =
        XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_MEMdq_XMMdq_IMMb as isize,
    VPERMIL2PD_XMMdq_XMMdq_XMMdq_MEMdq_IMMb =
        XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPERMIL2PD_XMMdq_XMMdq_XMMdq_XMMdq_IMMb =
        XED_IFORM_VPERMIL2PD_XMMdq_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPERMIL2PD_YMMqq_YMMqq_MEMqq_YMMqq_IMMb =
        XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_MEMqq_YMMqq_IMMb as isize,
    VPERMIL2PD_YMMqq_YMMqq_YMMqq_MEMqq_IMMb =
        XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPERMIL2PD_YMMqq_YMMqq_YMMqq_YMMqq_IMMb =
        XED_IFORM_VPERMIL2PD_YMMqq_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPERMIL2PS_XMMdq_XMMdq_MEMdq_XMMdq_IMMb =
        XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_MEMdq_XMMdq_IMMb as isize,
    VPERMIL2PS_XMMdq_XMMdq_XMMdq_MEMdq_IMMb =
        XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VPERMIL2PS_XMMdq_XMMdq_XMMdq_XMMdq_IMMb =
        XED_IFORM_VPERMIL2PS_XMMdq_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VPERMIL2PS_YMMqq_YMMqq_MEMqq_YMMqq_IMMb =
        XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_MEMqq_YMMqq_IMMb as isize,
    VPERMIL2PS_YMMqq_YMMqq_YMMqq_MEMqq_IMMb =
        XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VPERMIL2PS_YMMqq_YMMqq_YMMqq_YMMqq_IMMb =
        XED_IFORM_VPERMIL2PS_YMMqq_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VPERMILPD_XMMdq_MEMdq_IMMb = XED_IFORM_VPERMILPD_XMMdq_MEMdq_IMMb as isize,
    VPERMILPD_XMMdq_XMMdq_IMMb = XED_IFORM_VPERMILPD_XMMdq_XMMdq_IMMb as isize,
    VPERMILPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPERMILPD_XMMdq_XMMdq_MEMdq as isize,
    VPERMILPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPERMILPD_XMMdq_XMMdq_XMMdq as isize,
    VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VPERMILPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 =
        XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 as isize,
    VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VPERMILPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VPERMILPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VPERMILPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VPERMILPD_YMMqq_MEMqq_IMMb = XED_IFORM_VPERMILPD_YMMqq_MEMqq_IMMb as isize,
    VPERMILPD_YMMqq_YMMqq_IMMb = XED_IFORM_VPERMILPD_YMMqq_YMMqq_IMMb as isize,
    VPERMILPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPERMILPD_YMMqq_YMMqq_MEMqq as isize,
    VPERMILPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPERMILPD_YMMqq_YMMqq_YMMqq as isize,
    VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VPERMILPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VPERMILPS_XMMdq_MEMdq_IMMb = XED_IFORM_VPERMILPS_XMMdq_MEMdq_IMMb as isize,
    VPERMILPS_XMMdq_XMMdq_IMMb = XED_IFORM_VPERMILPS_XMMdq_XMMdq_IMMb as isize,
    VPERMILPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VPERMILPS_XMMdq_XMMdq_MEMdq as isize,
    VPERMILPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VPERMILPS_XMMdq_XMMdq_XMMdq as isize,
    VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VPERMILPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VPERMILPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VPERMILPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VPERMILPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VPERMILPS_YMMqq_MEMqq_IMMb = XED_IFORM_VPERMILPS_YMMqq_MEMqq_IMMb as isize,
    VPERMILPS_YMMqq_YMMqq_IMMb = XED_IFORM_VPERMILPS_YMMqq_YMMqq_IMMb as isize,
    VPERMILPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VPERMILPS_YMMqq_YMMqq_MEMqq as isize,
    VPERMILPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VPERMILPS_YMMqq_YMMqq_YMMqq as isize,
    VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VPERMILPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VPERMPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VPERMPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VPERMPD_YMMqq_MEMqq_IMMb = XED_IFORM_VPERMPD_YMMqq_MEMqq_IMMb as isize,
    VPERMPD_YMMqq_YMMqq_IMMb = XED_IFORM_VPERMPD_YMMqq_YMMqq_IMMb as isize,
    VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VPERMPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VPERMPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VPERMPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VPERMPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VPERMPS_YMMqq_YMMqq_MEMqq as isize,
    VPERMPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VPERMPS_YMMqq_YMMqq_YMMqq as isize,
    VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VPERMPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VPERMQ_YMMqq_MEMqq_IMMb = XED_IFORM_VPERMQ_YMMqq_MEMqq_IMMb as isize,
    VPERMQ_YMMqq_YMMqq_IMMb = XED_IFORM_VPERMQ_YMMqq_YMMqq_IMMb as isize,
    VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPERMQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPERMQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPERMQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPERMQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPERMT2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPERMT2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPERMT2B_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPERMT2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPERMT2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPERMT2B_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPERMT2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPERMT2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPERMT2B_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPERMT2D_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPERMT2D_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPERMT2D_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VPERMT2PD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VPERMT2PD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VPERMT2PD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VPERMT2PS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VPERMT2PS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VPERMT2PS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPERMT2Q_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPERMT2Q_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPERMT2Q_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPERMT2W_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPERMT2W_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPERMT2W_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPERMW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPERMW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPERMW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPEXPANDB_XMMu8_MASKmskw_MEMu8_AVX512 =
        XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPEXPANDB_XMMu8_MASKmskw_XMMu8_AVX512 =
        XED_IFORM_VPEXPANDB_XMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPEXPANDB_YMMu8_MASKmskw_MEMu8_AVX512 =
        XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPEXPANDB_YMMu8_MASKmskw_YMMu8_AVX512 =
        XED_IFORM_VPEXPANDB_YMMu8_MASKmskw_YMMu8_AVX512 as isize,
    VPEXPANDB_ZMMu8_MASKmskw_MEMu8_AVX512 =
        XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPEXPANDB_ZMMu8_MASKmskw_ZMMu8_AVX512 =
        XED_IFORM_VPEXPANDB_ZMMu8_MASKmskw_ZMMu8_AVX512 as isize,
    VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPEXPANDD_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPEXPANDD_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPEXPANDD_ZMMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPEXPANDQ_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPEXPANDQ_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPEXPANDQ_ZMMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VPEXPANDW_XMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPEXPANDW_XMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPEXPANDW_XMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPEXPANDW_YMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPEXPANDW_YMMu16_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VPEXPANDW_YMMu16_MASKmskw_YMMu16_AVX512 as isize,
    VPEXPANDW_ZMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPEXPANDW_ZMMu16_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VPEXPANDW_ZMMu16_MASKmskw_ZMMu16_AVX512 as isize,
    VPEXTRB_GPR32d_XMMdq_IMMb = XED_IFORM_VPEXTRB_GPR32d_XMMdq_IMMb as isize,
    VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512 = XED_IFORM_VPEXTRB_GPR32u8_XMMu8_IMM8_AVX512 as isize,
    VPEXTRB_MEMb_XMMdq_IMMb = XED_IFORM_VPEXTRB_MEMb_XMMdq_IMMb as isize,
    VPEXTRB_MEMu8_XMMu8_IMM8_AVX512 = XED_IFORM_VPEXTRB_MEMu8_XMMu8_IMM8_AVX512 as isize,
    VPEXTRD_GPR32d_XMMdq_IMMb = XED_IFORM_VPEXTRD_GPR32d_XMMdq_IMMb as isize,
    VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512 = XED_IFORM_VPEXTRD_GPR32u32_XMMu32_IMM8_AVX512 as isize,
    VPEXTRD_MEMd_XMMdq_IMMb = XED_IFORM_VPEXTRD_MEMd_XMMdq_IMMb as isize,
    VPEXTRD_MEMu32_XMMu32_IMM8_AVX512 = XED_IFORM_VPEXTRD_MEMu32_XMMu32_IMM8_AVX512 as isize,
    VPEXTRQ_GPR64q_XMMdq_IMMb = XED_IFORM_VPEXTRQ_GPR64q_XMMdq_IMMb as isize,
    VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512 = XED_IFORM_VPEXTRQ_GPR64u64_XMMu64_IMM8_AVX512 as isize,
    VPEXTRQ_MEMq_XMMdq_IMMb = XED_IFORM_VPEXTRQ_MEMq_XMMdq_IMMb as isize,
    VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512 = XED_IFORM_VPEXTRQ_MEMu64_XMMu64_IMM8_AVX512 as isize,
    VPEXTRW_GPR32d_XMMdq_IMMb_15 = XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_15 as isize,
    VPEXTRW_GPR32d_XMMdq_IMMb_C5 = XED_IFORM_VPEXTRW_GPR32d_XMMdq_IMMb_C5 as isize,
    VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512 = XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512 as isize,
    VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512_C5 =
        XED_IFORM_VPEXTRW_GPR32u16_XMMu16_IMM8_AVX512_C5 as isize,
    VPEXTRW_MEMu16_XMMu16_IMM8_AVX512 = XED_IFORM_VPEXTRW_MEMu16_XMMu16_IMM8_AVX512 as isize,
    VPEXTRW_MEMw_XMMdq_IMMb = XED_IFORM_VPEXTRW_MEMw_XMMdq_IMMb as isize,
    VPGATHERDD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 =
        XED_IFORM_VPGATHERDD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 as isize,
    VPGATHERDD_XMMu32_MEMd_XMMi32_VL128 = XED_IFORM_VPGATHERDD_XMMu32_MEMd_XMMi32_VL128 as isize,
    VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256 =
        XED_IFORM_VPGATHERDD_YMMu32_MASKmskw_MEMu32_AVX512_VL256 as isize,
    VPGATHERDD_YMMu32_MEMd_YMMi32_VL256 = XED_IFORM_VPGATHERDD_YMMu32_MEMd_YMMi32_VL256 as isize,
    VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512 =
        XED_IFORM_VPGATHERDD_ZMMu32_MASKmskw_MEMu32_AVX512_VL512 as isize,
    VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 =
        XED_IFORM_VPGATHERDQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 as isize,
    VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128 = XED_IFORM_VPGATHERDQ_XMMu64_MEMq_XMMi64_VL128 as isize,
    VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 =
        XED_IFORM_VPGATHERDQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 as isize,
    VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256 = XED_IFORM_VPGATHERDQ_YMMu64_MEMq_YMMi64_VL256 as isize,
    VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 =
        XED_IFORM_VPGATHERDQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 as isize,
    VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 =
        XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL128 as isize,
    VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256 =
        XED_IFORM_VPGATHERQD_XMMu32_MASKmskw_MEMu32_AVX512_VL256 as isize,
    VPGATHERQD_XMMu32_MEMd_XMMi32_VL128 = XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL128 as isize,
    VPGATHERQD_XMMu32_MEMd_XMMi32_VL256 = XED_IFORM_VPGATHERQD_XMMu32_MEMd_XMMi32_VL256 as isize,
    VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512 =
        XED_IFORM_VPGATHERQD_YMMu32_MASKmskw_MEMu32_AVX512_VL512 as isize,
    VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 =
        XED_IFORM_VPGATHERQQ_XMMu64_MASKmskw_MEMu64_AVX512_VL128 as isize,
    VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128 = XED_IFORM_VPGATHERQQ_XMMu64_MEMq_XMMi64_VL128 as isize,
    VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 =
        XED_IFORM_VPGATHERQQ_YMMu64_MASKmskw_MEMu64_AVX512_VL256 as isize,
    VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256 = XED_IFORM_VPGATHERQQ_YMMu64_MEMq_YMMi64_VL256 as isize,
    VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 =
        XED_IFORM_VPGATHERQQ_ZMMu64_MASKmskw_MEMu64_AVX512_VL512 as isize,
    VPHADDBD_XMMdq_MEMdq = XED_IFORM_VPHADDBD_XMMdq_MEMdq as isize,
    VPHADDBD_XMMdq_XMMdq = XED_IFORM_VPHADDBD_XMMdq_XMMdq as isize,
    VPHADDBQ_XMMdq_MEMdq = XED_IFORM_VPHADDBQ_XMMdq_MEMdq as isize,
    VPHADDBQ_XMMdq_XMMdq = XED_IFORM_VPHADDBQ_XMMdq_XMMdq as isize,
    VPHADDBW_XMMdq_MEMdq = XED_IFORM_VPHADDBW_XMMdq_MEMdq as isize,
    VPHADDBW_XMMdq_XMMdq = XED_IFORM_VPHADDBW_XMMdq_XMMdq as isize,
    VPHADDDQ_XMMdq_MEMdq = XED_IFORM_VPHADDDQ_XMMdq_MEMdq as isize,
    VPHADDDQ_XMMdq_XMMdq = XED_IFORM_VPHADDDQ_XMMdq_XMMdq as isize,
    VPHADDD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPHADDD_XMMdq_XMMdq_MEMdq as isize,
    VPHADDD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPHADDD_XMMdq_XMMdq_XMMdq as isize,
    VPHADDD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPHADDD_YMMqq_YMMqq_MEMqq as isize,
    VPHADDD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPHADDD_YMMqq_YMMqq_YMMqq as isize,
    VPHADDSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPHADDSW_XMMdq_XMMdq_MEMdq as isize,
    VPHADDSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPHADDSW_XMMdq_XMMdq_XMMdq as isize,
    VPHADDSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPHADDSW_YMMqq_YMMqq_MEMqq as isize,
    VPHADDSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPHADDSW_YMMqq_YMMqq_YMMqq as isize,
    VPHADDUBD_XMMdq_MEMdq = XED_IFORM_VPHADDUBD_XMMdq_MEMdq as isize,
    VPHADDUBD_XMMdq_XMMdq = XED_IFORM_VPHADDUBD_XMMdq_XMMdq as isize,
    VPHADDUBQ_XMMdq_MEMdq = XED_IFORM_VPHADDUBQ_XMMdq_MEMdq as isize,
    VPHADDUBQ_XMMdq_XMMdq = XED_IFORM_VPHADDUBQ_XMMdq_XMMdq as isize,
    VPHADDUBW_XMMdq_MEMdq = XED_IFORM_VPHADDUBW_XMMdq_MEMdq as isize,
    VPHADDUBW_XMMdq_XMMdq = XED_IFORM_VPHADDUBW_XMMdq_XMMdq as isize,
    VPHADDUDQ_XMMdq_MEMdq = XED_IFORM_VPHADDUDQ_XMMdq_MEMdq as isize,
    VPHADDUDQ_XMMdq_XMMdq = XED_IFORM_VPHADDUDQ_XMMdq_XMMdq as isize,
    VPHADDUWD_XMMdq_MEMdq = XED_IFORM_VPHADDUWD_XMMdq_MEMdq as isize,
    VPHADDUWD_XMMdq_XMMdq = XED_IFORM_VPHADDUWD_XMMdq_XMMdq as isize,
    VPHADDUWQ_XMMdq_MEMdq = XED_IFORM_VPHADDUWQ_XMMdq_MEMdq as isize,
    VPHADDUWQ_XMMdq_XMMdq = XED_IFORM_VPHADDUWQ_XMMdq_XMMdq as isize,
    VPHADDWD_XMMdq_MEMdq = XED_IFORM_VPHADDWD_XMMdq_MEMdq as isize,
    VPHADDWD_XMMdq_XMMdq = XED_IFORM_VPHADDWD_XMMdq_XMMdq as isize,
    VPHADDWQ_XMMdq_MEMdq = XED_IFORM_VPHADDWQ_XMMdq_MEMdq as isize,
    VPHADDWQ_XMMdq_XMMdq = XED_IFORM_VPHADDWQ_XMMdq_XMMdq as isize,
    VPHADDW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPHADDW_XMMdq_XMMdq_MEMdq as isize,
    VPHADDW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPHADDW_XMMdq_XMMdq_XMMdq as isize,
    VPHADDW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPHADDW_YMMqq_YMMqq_MEMqq as isize,
    VPHADDW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPHADDW_YMMqq_YMMqq_YMMqq as isize,
    VPHMINPOSUW_XMMdq_MEMdq = XED_IFORM_VPHMINPOSUW_XMMdq_MEMdq as isize,
    VPHMINPOSUW_XMMdq_XMMdq = XED_IFORM_VPHMINPOSUW_XMMdq_XMMdq as isize,
    VPHSUBBW_XMMdq_MEMdq = XED_IFORM_VPHSUBBW_XMMdq_MEMdq as isize,
    VPHSUBBW_XMMdq_XMMdq = XED_IFORM_VPHSUBBW_XMMdq_XMMdq as isize,
    VPHSUBDQ_XMMdq_MEMdq = XED_IFORM_VPHSUBDQ_XMMdq_MEMdq as isize,
    VPHSUBDQ_XMMdq_XMMdq = XED_IFORM_VPHSUBDQ_XMMdq_XMMdq as isize,
    VPHSUBD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPHSUBD_XMMdq_XMMdq_MEMdq as isize,
    VPHSUBD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPHSUBD_XMMdq_XMMdq_XMMdq as isize,
    VPHSUBD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPHSUBD_YMMqq_YMMqq_MEMqq as isize,
    VPHSUBD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPHSUBD_YMMqq_YMMqq_YMMqq as isize,
    VPHSUBSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPHSUBSW_XMMdq_XMMdq_MEMdq as isize,
    VPHSUBSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPHSUBSW_XMMdq_XMMdq_XMMdq as isize,
    VPHSUBSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPHSUBSW_YMMqq_YMMqq_MEMqq as isize,
    VPHSUBSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPHSUBSW_YMMqq_YMMqq_YMMqq as isize,
    VPHSUBWD_XMMdq_MEMdq = XED_IFORM_VPHSUBWD_XMMdq_MEMdq as isize,
    VPHSUBWD_XMMdq_XMMdq = XED_IFORM_VPHSUBWD_XMMdq_XMMdq as isize,
    VPHSUBW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPHSUBW_XMMdq_XMMdq_MEMdq as isize,
    VPHSUBW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPHSUBW_XMMdq_XMMdq_XMMdq as isize,
    VPHSUBW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPHSUBW_YMMqq_YMMqq_MEMqq as isize,
    VPHSUBW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPHSUBW_YMMqq_YMMqq_YMMqq as isize,
    VPINSRB_XMMdq_XMMdq_GPR32d_IMMb = XED_IFORM_VPINSRB_XMMdq_XMMdq_GPR32d_IMMb as isize,
    VPINSRB_XMMdq_XMMdq_MEMb_IMMb = XED_IFORM_VPINSRB_XMMdq_XMMdq_MEMb_IMMb as isize,
    VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512 =
        XED_IFORM_VPINSRB_XMMu8_XMMu8_GPR32u8_IMM8_AVX512 as isize,
    VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512 =
        XED_IFORM_VPINSRB_XMMu8_XMMu8_MEMu8_IMM8_AVX512 as isize,
    VPINSRD_XMMdq_XMMdq_GPR32d_IMMb = XED_IFORM_VPINSRD_XMMdq_XMMdq_GPR32d_IMMb as isize,
    VPINSRD_XMMdq_XMMdq_MEMd_IMMb = XED_IFORM_VPINSRD_XMMdq_XMMdq_MEMd_IMMb as isize,
    VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512 =
        XED_IFORM_VPINSRD_XMMu32_XMMu32_GPR32u32_IMM8_AVX512 as isize,
    VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPINSRD_XMMu32_XMMu32_MEMu32_IMM8_AVX512 as isize,
    VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb = XED_IFORM_VPINSRQ_XMMdq_XMMdq_GPR64q_IMMb as isize,
    VPINSRQ_XMMdq_XMMdq_MEMq_IMMb = XED_IFORM_VPINSRQ_XMMdq_XMMdq_MEMq_IMMb as isize,
    VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512 =
        XED_IFORM_VPINSRQ_XMMu64_XMMu64_GPR64u64_IMM8_AVX512 as isize,
    VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPINSRQ_XMMu64_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VPINSRW_XMMdq_XMMdq_GPR32d_IMMb = XED_IFORM_VPINSRW_XMMdq_XMMdq_GPR32d_IMMb as isize,
    VPINSRW_XMMdq_XMMdq_MEMw_IMMb = XED_IFORM_VPINSRW_XMMdq_XMMdq_MEMw_IMMb as isize,
    VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512 =
        XED_IFORM_VPINSRW_XMMu16_XMMu16_GPR32u16_IMM8_AVX512 as isize,
    VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPINSRW_XMMu16_XMMu16_MEMu16_IMM8_AVX512 as isize,
    VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPLZCNTD_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPLZCNTD_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD =
        XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_MEMu32_AVX512CD as isize,
    VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD =
        XED_IFORM_VPLZCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512CD as isize,
    VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPLZCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPLZCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD =
        XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512CD as isize,
    VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD =
        XED_IFORM_VPLZCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512CD as isize,
    VPMACSDD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSDD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSDD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSDD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSDQH_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSDQH_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSDQH_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSDQH_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSDQL_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSDQL_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSDQL_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSDQL_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSSDD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSSDD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSSDD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSSDD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSSDQH_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSSDQH_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSSDQH_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSSDQL_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSSDQL_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSSDQL_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSSWD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSSWD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSSWD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSSWD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSSWW_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSSWW_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSSWW_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSSWW_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSWD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSWD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSWD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSWD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMACSWW_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMACSWW_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMACSWW_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMACSWW_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMADCSSWD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMADCSSWD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMADCSSWD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMADCSWD_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPMADCSWD_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPMADCSWD_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMADCSWD_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPMADD52HUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPMADD52HUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPMADD52HUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPMADD52LUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPMADD52LUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPMADD52LUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPMADDUBSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_MEMdq as isize,
    VPMADDUBSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMADDUBSW_XMMdq_XMMdq_XMMdq as isize,
    VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPMADDUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPMADDUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPMADDUBSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_MEMqq as isize,
    VPMADDUBSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMADDUBSW_YMMqq_YMMqq_YMMqq as isize,
    VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPMADDUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPMADDWD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMADDWD_XMMdq_XMMdq_MEMdq as isize,
    VPMADDWD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMADDWD_XMMdq_XMMdq_XMMdq as isize,
    VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPMADDWD_XMMi32_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPMADDWD_YMMi32_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPMADDWD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMADDWD_YMMqq_YMMqq_MEMqq as isize,
    VPMADDWD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMADDWD_YMMqq_YMMqq_YMMqq as isize,
    VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPMADDWD_ZMMi32_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPMASKMOVD_MEMdq_XMMdq_XMMdq = XED_IFORM_VPMASKMOVD_MEMdq_XMMdq_XMMdq as isize,
    VPMASKMOVD_MEMqq_YMMqq_YMMqq = XED_IFORM_VPMASKMOVD_MEMqq_YMMqq_YMMqq as isize,
    VPMASKMOVD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMASKMOVD_XMMdq_XMMdq_MEMdq as isize,
    VPMASKMOVD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMASKMOVD_YMMqq_YMMqq_MEMqq as isize,
    VPMASKMOVQ_MEMdq_XMMdq_XMMdq = XED_IFORM_VPMASKMOVQ_MEMdq_XMMdq_XMMdq as isize,
    VPMASKMOVQ_MEMqq_YMMqq_YMMqq = XED_IFORM_VPMASKMOVQ_MEMqq_YMMqq_YMMqq as isize,
    VPMASKMOVQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMASKMOVQ_XMMdq_XMMdq_MEMdq as isize,
    VPMASKMOVQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMASKMOVQ_YMMqq_YMMqq_MEMqq as isize,
    VPMAXSB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMAXSB_XMMdq_XMMdq_MEMdq as isize,
    VPMAXSB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMAXSB_XMMdq_XMMdq_XMMdq as isize,
    VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 =
        XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 as isize,
    VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 =
        XED_IFORM_VPMAXSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 as isize,
    VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 =
        XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 as isize,
    VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 =
        XED_IFORM_VPMAXSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 as isize,
    VPMAXSB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMAXSB_YMMqq_YMMqq_MEMqq as isize,
    VPMAXSB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMAXSB_YMMqq_YMMqq_YMMqq as isize,
    VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 =
        XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 as isize,
    VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 =
        XED_IFORM_VPMAXSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 as isize,
    VPMAXSD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMAXSD_XMMdq_XMMdq_MEMdq as isize,
    VPMAXSD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMAXSD_XMMdq_XMMdq_XMMdq as isize,
    VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 as isize,
    VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 =
        XED_IFORM_VPMAXSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 as isize,
    VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 as isize,
    VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 =
        XED_IFORM_VPMAXSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 as isize,
    VPMAXSD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMAXSD_YMMqq_YMMqq_MEMqq as isize,
    VPMAXSD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMAXSD_YMMqq_YMMqq_YMMqq as isize,
    VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 as isize,
    VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 =
        XED_IFORM_VPMAXSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 as isize,
    VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 =
        XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 as isize,
    VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 =
        XED_IFORM_VPMAXSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 as isize,
    VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 =
        XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 as isize,
    VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 =
        XED_IFORM_VPMAXSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 as isize,
    VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 =
        XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 as isize,
    VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 =
        XED_IFORM_VPMAXSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 as isize,
    VPMAXSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMAXSW_XMMdq_XMMdq_MEMdq as isize,
    VPMAXSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMAXSW_XMMdq_XMMdq_XMMdq as isize,
    VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPMAXSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPMAXSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPMAXSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMAXSW_YMMqq_YMMqq_MEMqq as isize,
    VPMAXSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMAXSW_YMMqq_YMMqq_YMMqq as isize,
    VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPMAXSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPMAXUB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMAXUB_XMMdq_XMMdq_MEMdq as isize,
    VPMAXUB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMAXUB_XMMdq_XMMdq_XMMdq as isize,
    VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPMAXUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPMAXUB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMAXUB_YMMqq_YMMqq_MEMqq as isize,
    VPMAXUB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMAXUB_YMMqq_YMMqq_YMMqq as isize,
    VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPMAXUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPMAXUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPMAXUD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMAXUD_XMMdq_XMMdq_MEMdq as isize,
    VPMAXUD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMAXUD_XMMdq_XMMdq_XMMdq as isize,
    VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPMAXUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPMAXUD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMAXUD_YMMqq_YMMqq_MEMqq as isize,
    VPMAXUD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMAXUD_YMMqq_YMMqq_YMMqq as isize,
    VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPMAXUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPMAXUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPMAXUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPMAXUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPMAXUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPMAXUW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMAXUW_XMMdq_XMMdq_MEMdq as isize,
    VPMAXUW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMAXUW_XMMdq_XMMdq_XMMdq as isize,
    VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPMAXUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPMAXUW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMAXUW_YMMqq_YMMqq_MEMqq as isize,
    VPMAXUW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMAXUW_YMMqq_YMMqq_YMMqq as isize,
    VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPMAXUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPMAXUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPMINSB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMINSB_XMMdq_XMMdq_MEMdq as isize,
    VPMINSB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMINSB_XMMdq_XMMdq_XMMdq as isize,
    VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 =
        XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 as isize,
    VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 =
        XED_IFORM_VPMINSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 as isize,
    VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 =
        XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 as isize,
    VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 =
        XED_IFORM_VPMINSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 as isize,
    VPMINSB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMINSB_YMMqq_YMMqq_MEMqq as isize,
    VPMINSB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMINSB_YMMqq_YMMqq_YMMqq as isize,
    VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 =
        XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 as isize,
    VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 =
        XED_IFORM_VPMINSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 as isize,
    VPMINSD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMINSD_XMMdq_XMMdq_MEMdq as isize,
    VPMINSD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMINSD_XMMdq_XMMdq_XMMdq as isize,
    VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_MEMi32_AVX512 as isize,
    VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 =
        XED_IFORM_VPMINSD_XMMi32_MASKmskw_XMMi32_XMMi32_AVX512 as isize,
    VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_MEMi32_AVX512 as isize,
    VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 =
        XED_IFORM_VPMINSD_YMMi32_MASKmskw_YMMi32_YMMi32_AVX512 as isize,
    VPMINSD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMINSD_YMMqq_YMMqq_MEMqq as isize,
    VPMINSD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMINSD_YMMqq_YMMqq_YMMqq as isize,
    VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_MEMi32_AVX512 as isize,
    VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 =
        XED_IFORM_VPMINSD_ZMMi32_MASKmskw_ZMMi32_ZMMi32_AVX512 as isize,
    VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 =
        XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_MEMi64_AVX512 as isize,
    VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 =
        XED_IFORM_VPMINSQ_XMMi64_MASKmskw_XMMi64_XMMi64_AVX512 as isize,
    VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 =
        XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_MEMi64_AVX512 as isize,
    VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 =
        XED_IFORM_VPMINSQ_YMMi64_MASKmskw_YMMi64_YMMi64_AVX512 as isize,
    VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 =
        XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_MEMi64_AVX512 as isize,
    VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 =
        XED_IFORM_VPMINSQ_ZMMi64_MASKmskw_ZMMi64_ZMMi64_AVX512 as isize,
    VPMINSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMINSW_XMMdq_XMMdq_MEMdq as isize,
    VPMINSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMINSW_XMMdq_XMMdq_XMMdq as isize,
    VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPMINSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPMINSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPMINSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMINSW_YMMqq_YMMqq_MEMqq as isize,
    VPMINSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMINSW_YMMqq_YMMqq_YMMqq as isize,
    VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPMINSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPMINUB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMINUB_XMMdq_XMMdq_MEMdq as isize,
    VPMINUB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMINUB_XMMdq_XMMdq_XMMdq as isize,
    VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPMINUB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPMINUB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMINUB_YMMqq_YMMqq_MEMqq as isize,
    VPMINUB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMINUB_YMMqq_YMMqq_YMMqq as isize,
    VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPMINUB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPMINUB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPMINUD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMINUD_XMMdq_XMMdq_MEMdq as isize,
    VPMINUD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMINUD_XMMdq_XMMdq_XMMdq as isize,
    VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPMINUD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPMINUD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMINUD_YMMqq_YMMqq_MEMqq as isize,
    VPMINUD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMINUD_YMMqq_YMMqq_YMMqq as isize,
    VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPMINUD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPMINUD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPMINUQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPMINUQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPMINUQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPMINUW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMINUW_XMMdq_XMMdq_MEMdq as isize,
    VPMINUW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMINUW_XMMdq_XMMdq_XMMdq as isize,
    VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPMINUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPMINUW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMINUW_YMMqq_YMMqq_MEMqq as isize,
    VPMINUW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMINUW_YMMqq_YMMqq_YMMqq as isize,
    VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPMINUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPMINUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPMOVB2M_MASKmskw_XMMu8_AVX512 = XED_IFORM_VPMOVB2M_MASKmskw_XMMu8_AVX512 as isize,
    VPMOVB2M_MASKmskw_YMMu8_AVX512 = XED_IFORM_VPMOVB2M_MASKmskw_YMMu8_AVX512 as isize,
    VPMOVB2M_MASKmskw_ZMMu8_AVX512 = XED_IFORM_VPMOVB2M_MASKmskw_ZMMu8_AVX512 as isize,
    VPMOVD2M_MASKmskw_XMMu32_AVX512 = XED_IFORM_VPMOVD2M_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVD2M_MASKmskw_YMMu32_AVX512 = XED_IFORM_VPMOVD2M_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVD2M_MASKmskw_ZMMu32_AVX512 = XED_IFORM_VPMOVD2M_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512 = XED_IFORM_VPMOVDB_MEMu8_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512 = XED_IFORM_VPMOVDB_MEMu8_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512 = XED_IFORM_VPMOVDB_MEMu8_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512 = XED_IFORM_VPMOVDB_XMMu8_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512 = XED_IFORM_VPMOVDB_XMMu8_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512 = XED_IFORM_VPMOVDB_XMMu8_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPMOVDW_MEMu16_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPMOVDW_MEMu16_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPMOVDW_MEMu16_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPMOVDW_XMMu16_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPMOVDW_XMMu16_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPMOVDW_YMMu16_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVM2B_XMMu8_MASKmskw_AVX512 = XED_IFORM_VPMOVM2B_XMMu8_MASKmskw_AVX512 as isize,
    VPMOVM2B_YMMu8_MASKmskw_AVX512 = XED_IFORM_VPMOVM2B_YMMu8_MASKmskw_AVX512 as isize,
    VPMOVM2B_ZMMu8_MASKmskw_AVX512 = XED_IFORM_VPMOVM2B_ZMMu8_MASKmskw_AVX512 as isize,
    VPMOVM2D_XMMu32_MASKmskw_AVX512 = XED_IFORM_VPMOVM2D_XMMu32_MASKmskw_AVX512 as isize,
    VPMOVM2D_YMMu32_MASKmskw_AVX512 = XED_IFORM_VPMOVM2D_YMMu32_MASKmskw_AVX512 as isize,
    VPMOVM2D_ZMMu32_MASKmskw_AVX512 = XED_IFORM_VPMOVM2D_ZMMu32_MASKmskw_AVX512 as isize,
    VPMOVM2Q_XMMu64_MASKmskw_AVX512 = XED_IFORM_VPMOVM2Q_XMMu64_MASKmskw_AVX512 as isize,
    VPMOVM2Q_YMMu64_MASKmskw_AVX512 = XED_IFORM_VPMOVM2Q_YMMu64_MASKmskw_AVX512 as isize,
    VPMOVM2Q_ZMMu64_MASKmskw_AVX512 = XED_IFORM_VPMOVM2Q_ZMMu64_MASKmskw_AVX512 as isize,
    VPMOVM2W_XMMu16_MASKmskw_AVX512 = XED_IFORM_VPMOVM2W_XMMu16_MASKmskw_AVX512 as isize,
    VPMOVM2W_YMMu16_MASKmskw_AVX512 = XED_IFORM_VPMOVM2W_YMMu16_MASKmskw_AVX512 as isize,
    VPMOVM2W_ZMMu16_MASKmskw_AVX512 = XED_IFORM_VPMOVM2W_ZMMu16_MASKmskw_AVX512 as isize,
    VPMOVMSKB_GPR32d_XMMdq = XED_IFORM_VPMOVMSKB_GPR32d_XMMdq as isize,
    VPMOVMSKB_GPR32d_YMMqq = XED_IFORM_VPMOVMSKB_GPR32d_YMMqq as isize,
    VPMOVQ2M_MASKmskw_XMMu64_AVX512 = XED_IFORM_VPMOVQ2M_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQ2M_MASKmskw_YMMu64_AVX512 = XED_IFORM_VPMOVQ2M_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQ2M_MASKmskw_ZMMu64_AVX512 = XED_IFORM_VPMOVQ2M_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512 = XED_IFORM_VPMOVQB_MEMu8_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512 = XED_IFORM_VPMOVQB_MEMu8_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512 = XED_IFORM_VPMOVQB_MEMu8_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512 = XED_IFORM_VPMOVQB_XMMu8_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512 = XED_IFORM_VPMOVQB_XMMu8_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512 = XED_IFORM_VPMOVQB_XMMu8_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVQD_MEMu32_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVQD_MEMu32_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVQD_MEMu32_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVQD_XMMu32_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVQD_XMMu32_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVQD_YMMu32_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVQW_MEMu16_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVQW_MEMu16_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVQW_MEMu16_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVQW_XMMu16_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVQW_XMMu16_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVQW_XMMu16_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_YMMi32_AVX512 as isize,
    VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512 =
        XED_IFORM_VPMOVSDB_MEMi8_MASKmskw_ZMMi32_AVX512 as isize,
    VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_YMMi32_AVX512 as isize,
    VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512 =
        XED_IFORM_VPMOVSDB_XMMi8_MASKmskw_ZMMi32_AVX512 as isize,
    VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_YMMi32_AVX512 as isize,
    VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512 =
        XED_IFORM_VPMOVSDW_MEMi16_MASKmskw_ZMMi32_AVX512 as isize,
    VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VPMOVSDW_XMMi16_MASKmskw_YMMi32_AVX512 as isize,
    VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512 =
        XED_IFORM_VPMOVSDW_YMMi16_MASKmskw_ZMMi32_AVX512 as isize,
    VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512 =
        XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_XMMi64_AVX512 as isize,
    VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512 =
        XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_YMMi64_AVX512 as isize,
    VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512 =
        XED_IFORM_VPMOVSQB_MEMi8_MASKmskw_ZMMi64_AVX512 as isize,
    VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512 =
        XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_XMMi64_AVX512 as isize,
    VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512 =
        XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_YMMi64_AVX512 as isize,
    VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512 =
        XED_IFORM_VPMOVSQB_XMMi8_MASKmskw_ZMMi64_AVX512 as isize,
    VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512 =
        XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_XMMi64_AVX512 as isize,
    VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512 =
        XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_YMMi64_AVX512 as isize,
    VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512 =
        XED_IFORM_VPMOVSQD_MEMi32_MASKmskw_ZMMi64_AVX512 as isize,
    VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512 =
        XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_XMMi64_AVX512 as isize,
    VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512 =
        XED_IFORM_VPMOVSQD_XMMi32_MASKmskw_YMMi64_AVX512 as isize,
    VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512 =
        XED_IFORM_VPMOVSQD_YMMi32_MASKmskw_ZMMi64_AVX512 as isize,
    VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512 =
        XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_XMMi64_AVX512 as isize,
    VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512 =
        XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_YMMi64_AVX512 as isize,
    VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512 =
        XED_IFORM_VPMOVSQW_MEMi16_MASKmskw_ZMMi64_AVX512 as isize,
    VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512 =
        XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_XMMi64_AVX512 as isize,
    VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512 =
        XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_YMMi64_AVX512 as isize,
    VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512 =
        XED_IFORM_VPMOVSQW_XMMi16_MASKmskw_ZMMi64_AVX512 as isize,
    VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512 =
        XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_YMMi16_AVX512 as isize,
    VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512 =
        XED_IFORM_VPMOVSWB_MEMi8_MASKmskw_ZMMi16_AVX512 as isize,
    VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512 =
        XED_IFORM_VPMOVSWB_XMMi8_MASKmskw_YMMi16_AVX512 as isize,
    VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512 =
        XED_IFORM_VPMOVSWB_YMMi8_MASKmskw_ZMMi16_AVX512 as isize,
    VPMOVSXBD_XMMdq_MEMd = XED_IFORM_VPMOVSXBD_XMMdq_MEMd as isize,
    VPMOVSXBD_XMMdq_XMMd = XED_IFORM_VPMOVSXBD_XMMdq_XMMd as isize,
    VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBD_XMMi32_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBD_YMMi32_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBD_YMMqq_MEMq = XED_IFORM_VPMOVSXBD_YMMqq_MEMq as isize,
    VPMOVSXBD_YMMqq_XMMq = XED_IFORM_VPMOVSXBD_YMMqq_XMMq as isize,
    VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBD_ZMMi32_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBQ_XMMdq_MEMw = XED_IFORM_VPMOVSXBQ_XMMdq_MEMw as isize,
    VPMOVSXBQ_XMMdq_XMMw = XED_IFORM_VPMOVSXBQ_XMMdq_XMMw as isize,
    VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBQ_XMMi64_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBQ_YMMi64_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBQ_YMMqq_MEMd = XED_IFORM_VPMOVSXBQ_YMMqq_MEMd as isize,
    VPMOVSXBQ_YMMqq_XMMd = XED_IFORM_VPMOVSXBQ_YMMqq_XMMd as isize,
    VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBW_XMMdq_MEMq = XED_IFORM_VPMOVSXBW_XMMdq_MEMq as isize,
    VPMOVSXBW_XMMdq_XMMq = XED_IFORM_VPMOVSXBW_XMMdq_XMMq as isize,
    VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBW_XMMi16_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVSXBW_YMMi16_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVSXBW_YMMqq_MEMdq = XED_IFORM_VPMOVSXBW_YMMqq_MEMdq as isize,
    VPMOVSXBW_YMMqq_XMMdq = XED_IFORM_VPMOVSXBW_YMMqq_XMMdq as isize,
    VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512 =
        XED_IFORM_VPMOVSXBW_ZMMi16_MASKmskw_YMMi8_AVX512 as isize,
    VPMOVSXDQ_XMMdq_MEMq = XED_IFORM_VPMOVSXDQ_XMMdq_MEMq as isize,
    VPMOVSXDQ_XMMdq_XMMq = XED_IFORM_VPMOVSXDQ_XMMdq_XMMq as isize,
    VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_MEMi32_AVX512 as isize,
    VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVSXDQ_XMMi64_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_MEMi32_AVX512 as isize,
    VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVSXDQ_YMMi64_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVSXDQ_YMMqq_MEMdq = XED_IFORM_VPMOVSXDQ_YMMqq_MEMdq as isize,
    VPMOVSXDQ_YMMqq_XMMdq = XED_IFORM_VPMOVSXDQ_YMMqq_XMMdq as isize,
    VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 as isize,
    VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VPMOVSXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 as isize,
    VPMOVSXWD_XMMdq_MEMq = XED_IFORM_VPMOVSXWD_XMMdq_MEMq as isize,
    VPMOVSXWD_XMMdq_XMMq = XED_IFORM_VPMOVSXWD_XMMdq_XMMq as isize,
    VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSXWD_XMMi32_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSXWD_YMMi32_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVSXWD_YMMqq_MEMdq = XED_IFORM_VPMOVSXWD_YMMqq_MEMdq as isize,
    VPMOVSXWD_YMMqq_XMMdq = XED_IFORM_VPMOVSXWD_YMMqq_XMMdq as isize,
    VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512 =
        XED_IFORM_VPMOVSXWD_ZMMi32_MASKmskw_YMMi16_AVX512 as isize,
    VPMOVSXWQ_XMMdq_MEMd = XED_IFORM_VPMOVSXWQ_XMMdq_MEMd as isize,
    VPMOVSXWQ_XMMdq_XMMd = XED_IFORM_VPMOVSXWQ_XMMdq_XMMd as isize,
    VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSXWQ_XMMi64_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSXWQ_YMMi64_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVSXWQ_YMMqq_MEMq = XED_IFORM_VPMOVSXWQ_YMMqq_MEMq as isize,
    VPMOVSXWQ_YMMqq_XMMq = XED_IFORM_VPMOVSXWQ_YMMqq_XMMq as isize,
    VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVSXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPMOVUSDB_MEMu8_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPMOVUSDB_XMMu8_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPMOVUSDW_MEMu16_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_XMMu32_AVX512 as isize,
    VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPMOVUSDW_XMMu16_MASKmskw_YMMu32_AVX512 as isize,
    VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPMOVUSDW_YMMu16_MASKmskw_ZMMu32_AVX512 as isize,
    VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVUSQB_MEMu8_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVUSQB_XMMu8_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVUSQD_MEMu32_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVUSQD_XMMu32_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVUSQD_YMMu32_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVUSQW_MEMu16_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_XMMu64_AVX512 as isize,
    VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_YMMu64_AVX512 as isize,
    VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPMOVUSQW_XMMu16_MASKmskw_ZMMu64_AVX512 as isize,
    VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_XMMu16_AVX512 as isize,
    VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_YMMu16_AVX512 as isize,
    VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VPMOVUSWB_MEMu8_MASKmskw_ZMMu16_AVX512 as isize,
    VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_XMMu16_AVX512 as isize,
    VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VPMOVUSWB_XMMu8_MASKmskw_YMMu16_AVX512 as isize,
    VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VPMOVUSWB_YMMu8_MASKmskw_ZMMu16_AVX512 as isize,
    VPMOVW2M_MASKmskw_XMMu16_AVX512 = XED_IFORM_VPMOVW2M_MASKmskw_XMMu16_AVX512 as isize,
    VPMOVW2M_MASKmskw_YMMu16_AVX512 = XED_IFORM_VPMOVW2M_MASKmskw_YMMu16_AVX512 as isize,
    VPMOVW2M_MASKmskw_ZMMu16_AVX512 = XED_IFORM_VPMOVW2M_MASKmskw_ZMMu16_AVX512 as isize,
    VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512 = XED_IFORM_VPMOVWB_MEMu8_MASKmskw_XMMu16_AVX512 as isize,
    VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512 = XED_IFORM_VPMOVWB_MEMu8_MASKmskw_YMMu16_AVX512 as isize,
    VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512 = XED_IFORM_VPMOVWB_MEMu8_MASKmskw_ZMMu16_AVX512 as isize,
    VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512 = XED_IFORM_VPMOVWB_XMMu8_MASKmskw_XMMu16_AVX512 as isize,
    VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512 = XED_IFORM_VPMOVWB_XMMu8_MASKmskw_YMMu16_AVX512 as isize,
    VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512 = XED_IFORM_VPMOVWB_YMMu8_MASKmskw_ZMMu16_AVX512 as isize,
    VPMOVZXBD_XMMdq_MEMd = XED_IFORM_VPMOVZXBD_XMMdq_MEMd as isize,
    VPMOVZXBD_XMMdq_XMMd = XED_IFORM_VPMOVZXBD_XMMdq_XMMd as isize,
    VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBD_XMMi32_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBD_YMMi32_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBD_YMMqq_MEMq = XED_IFORM_VPMOVZXBD_YMMqq_MEMq as isize,
    VPMOVZXBD_YMMqq_XMMq = XED_IFORM_VPMOVZXBD_YMMqq_XMMq as isize,
    VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBD_ZMMi32_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBQ_XMMdq_MEMw = XED_IFORM_VPMOVZXBQ_XMMdq_MEMw as isize,
    VPMOVZXBQ_XMMdq_XMMw = XED_IFORM_VPMOVZXBQ_XMMdq_XMMw as isize,
    VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBQ_XMMi64_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBQ_YMMi64_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBQ_YMMqq_MEMd = XED_IFORM_VPMOVZXBQ_YMMqq_MEMd as isize,
    VPMOVZXBQ_YMMqq_XMMd = XED_IFORM_VPMOVZXBQ_YMMqq_XMMd as isize,
    VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBQ_ZMMi64_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBW_XMMdq_MEMq = XED_IFORM_VPMOVZXBW_XMMdq_MEMq as isize,
    VPMOVZXBW_XMMdq_XMMq = XED_IFORM_VPMOVZXBW_XMMdq_XMMq as isize,
    VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBW_XMMi16_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512 =
        XED_IFORM_VPMOVZXBW_YMMi16_MASKmskw_XMMi8_AVX512 as isize,
    VPMOVZXBW_YMMqq_MEMdq = XED_IFORM_VPMOVZXBW_YMMqq_MEMdq as isize,
    VPMOVZXBW_YMMqq_XMMdq = XED_IFORM_VPMOVZXBW_YMMqq_XMMdq as isize,
    VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512 =
        XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_MEMi8_AVX512 as isize,
    VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512 =
        XED_IFORM_VPMOVZXBW_ZMMi16_MASKmskw_YMMi8_AVX512 as isize,
    VPMOVZXDQ_XMMdq_MEMq = XED_IFORM_VPMOVZXDQ_XMMdq_MEMq as isize,
    VPMOVZXDQ_XMMdq_XMMq = XED_IFORM_VPMOVZXDQ_XMMdq_XMMq as isize,
    VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_MEMi32_AVX512 as isize,
    VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVZXDQ_XMMi64_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_MEMi32_AVX512 as isize,
    VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512 =
        XED_IFORM_VPMOVZXDQ_YMMi64_MASKmskw_XMMi32_AVX512 as isize,
    VPMOVZXDQ_YMMqq_MEMdq = XED_IFORM_VPMOVZXDQ_YMMqq_MEMdq as isize,
    VPMOVZXDQ_YMMqq_XMMdq = XED_IFORM_VPMOVZXDQ_YMMqq_XMMdq as isize,
    VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 =
        XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_MEMi32_AVX512 as isize,
    VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 =
        XED_IFORM_VPMOVZXDQ_ZMMi64_MASKmskw_YMMi32_AVX512 as isize,
    VPMOVZXWD_XMMdq_MEMq = XED_IFORM_VPMOVZXWD_XMMdq_MEMq as isize,
    VPMOVZXWD_XMMdq_XMMq = XED_IFORM_VPMOVZXWD_XMMdq_XMMq as isize,
    VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVZXWD_XMMi32_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVZXWD_YMMi32_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVZXWD_YMMqq_MEMdq = XED_IFORM_VPMOVZXWD_YMMqq_MEMdq as isize,
    VPMOVZXWD_YMMqq_XMMdq = XED_IFORM_VPMOVZXWD_YMMqq_XMMdq as isize,
    VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512 =
        XED_IFORM_VPMOVZXWD_ZMMi32_MASKmskw_YMMi16_AVX512 as isize,
    VPMOVZXWQ_XMMdq_MEMd = XED_IFORM_VPMOVZXWQ_XMMdq_MEMd as isize,
    VPMOVZXWQ_XMMdq_XMMd = XED_IFORM_VPMOVZXWQ_XMMdq_XMMd as isize,
    VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVZXWQ_XMMi64_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVZXWQ_YMMi64_MASKmskw_XMMi16_AVX512 as isize,
    VPMOVZXWQ_YMMqq_MEMq = XED_IFORM_VPMOVZXWQ_YMMqq_MEMq as isize,
    VPMOVZXWQ_YMMqq_XMMq = XED_IFORM_VPMOVZXWQ_YMMqq_XMMq as isize,
    VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 =
        XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_MEMi16_AVX512 as isize,
    VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 =
        XED_IFORM_VPMOVZXWQ_ZMMi64_MASKmskw_XMMi16_AVX512 as isize,
    VPMULDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULDQ_XMMdq_XMMdq_MEMdq as isize,
    VPMULDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULDQ_XMMdq_XMMdq_XMMdq as isize,
    VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_MEMi32_AVX512 as isize,
    VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512 =
        XED_IFORM_VPMULDQ_XMMi64_MASKmskw_XMMi32_XMMi32_AVX512 as isize,
    VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_MEMi32_AVX512 as isize,
    VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512 =
        XED_IFORM_VPMULDQ_YMMi64_MASKmskw_YMMi32_YMMi32_AVX512 as isize,
    VPMULDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULDQ_YMMqq_YMMqq_MEMqq as isize,
    VPMULDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULDQ_YMMqq_YMMqq_YMMqq as isize,
    VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512 =
        XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_MEMi32_AVX512 as isize,
    VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512 =
        XED_IFORM_VPMULDQ_ZMMi64_MASKmskw_ZMMi32_ZMMi32_AVX512 as isize,
    VPMULHRSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULHRSW_XMMdq_XMMdq_MEMdq as isize,
    VPMULHRSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULHRSW_XMMdq_XMMdq_XMMdq as isize,
    VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPMULHRSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPMULHRSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPMULHRSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULHRSW_YMMqq_YMMqq_MEMqq as isize,
    VPMULHRSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULHRSW_YMMqq_YMMqq_YMMqq as isize,
    VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPMULHRSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPMULHUW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULHUW_XMMdq_XMMdq_MEMdq as isize,
    VPMULHUW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULHUW_XMMdq_XMMdq_XMMdq as isize,
    VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPMULHUW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPMULHUW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULHUW_YMMqq_YMMqq_MEMqq as isize,
    VPMULHUW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULHUW_YMMqq_YMMqq_YMMqq as isize,
    VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPMULHUW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPMULHUW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPMULHW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULHW_XMMdq_XMMdq_MEMdq as isize,
    VPMULHW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULHW_XMMdq_XMMdq_XMMdq as isize,
    VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPMULHW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPMULHW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULHW_YMMqq_YMMqq_MEMqq as isize,
    VPMULHW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULHW_YMMqq_YMMqq_YMMqq as isize,
    VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPMULHW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPMULHW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPMULLD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULLD_XMMdq_XMMdq_MEMdq as isize,
    VPMULLD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULLD_XMMdq_XMMdq_XMMdq as isize,
    VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPMULLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPMULLD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULLD_YMMqq_YMMqq_MEMqq as isize,
    VPMULLD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULLD_YMMqq_YMMqq_YMMqq as isize,
    VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPMULLD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPMULLD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPMULLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPMULLQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPMULLQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPMULLW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULLW_XMMdq_XMMdq_MEMdq as isize,
    VPMULLW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULLW_XMMdq_XMMdq_XMMdq as isize,
    VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPMULLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPMULLW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULLW_YMMqq_YMMqq_MEMqq as isize,
    VPMULLW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULLW_YMMqq_YMMqq_YMMqq as isize,
    VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPMULLW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPMULLW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_MEMu64_AVX512 =
        XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_MEMu64_AVX512 as isize,
    VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_XMMu64_AVX512 =
        XED_IFORM_VPMULTISHIFTQB_XMMu8_MASKmskw_XMMu8_XMMu64_AVX512 as isize,
    VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_MEMu64_AVX512 =
        XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_MEMu64_AVX512 as isize,
    VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_YMMu64_AVX512 =
        XED_IFORM_VPMULTISHIFTQB_YMMu8_MASKmskw_YMMu8_YMMu64_AVX512 as isize,
    VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_AVX512 =
        XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_MEMu64_AVX512 as isize,
    VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_AVX512 =
        XED_IFORM_VPMULTISHIFTQB_ZMMu8_MASKmskw_ZMMu8_ZMMu64_AVX512 as isize,
    VPMULUDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPMULUDQ_XMMdq_XMMdq_MEMdq as isize,
    VPMULUDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPMULUDQ_XMMdq_XMMdq_XMMdq as isize,
    VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPMULUDQ_XMMu64_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPMULUDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPMULUDQ_YMMqq_YMMqq_MEMqq as isize,
    VPMULUDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPMULUDQ_YMMqq_YMMqq_YMMqq as isize,
    VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPMULUDQ_YMMu64_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPMULUDQ_ZMMu64_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPOPCNTB_XMMu8_MASKmskw_MEMu8_AVX512 = XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPOPCNTB_XMMu8_MASKmskw_XMMu8_AVX512 = XED_IFORM_VPOPCNTB_XMMu8_MASKmskw_XMMu8_AVX512 as isize,
    VPOPCNTB_YMMu8_MASKmskw_MEMu8_AVX512 = XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPOPCNTB_YMMu8_MASKmskw_YMMu8_AVX512 = XED_IFORM_VPOPCNTB_YMMu8_MASKmskw_YMMu8_AVX512 as isize,
    VPOPCNTB_ZMMu8_MASKmskw_MEMu8_AVX512 = XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_MEMu8_AVX512 as isize,
    VPOPCNTB_ZMMu8_MASKmskw_ZMMu8_AVX512 = XED_IFORM_VPOPCNTB_ZMMu8_MASKmskw_ZMMu8_AVX512 as isize,
    VPOPCNTD_XMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPOPCNTD_XMMu32_MASKmskw_XMMu32_AVX512 =
        XED_IFORM_VPOPCNTD_XMMu32_MASKmskw_XMMu32_AVX512 as isize,
    VPOPCNTD_YMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPOPCNTD_YMMu32_MASKmskw_YMMu32_AVX512 =
        XED_IFORM_VPOPCNTD_YMMu32_MASKmskw_YMMu32_AVX512 as isize,
    VPOPCNTD_ZMMu32_MASKmskw_MEMu32_AVX512 =
        XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_MEMu32_AVX512 as isize,
    VPOPCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512 =
        XED_IFORM_VPOPCNTD_ZMMu32_MASKmskw_ZMMu32_AVX512 as isize,
    VPOPCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPOPCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 =
        XED_IFORM_VPOPCNTQ_XMMu64_MASKmskw_XMMu64_AVX512 as isize,
    VPOPCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPOPCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 =
        XED_IFORM_VPOPCNTQ_YMMu64_MASKmskw_YMMu64_AVX512 as isize,
    VPOPCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512 =
        XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_MEMu64_AVX512 as isize,
    VPOPCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512 =
        XED_IFORM_VPOPCNTQ_ZMMu64_MASKmskw_ZMMu64_AVX512 as isize,
    VPOPCNTW_XMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPOPCNTW_XMMu16_MASKmskw_XMMu16_AVX512 =
        XED_IFORM_VPOPCNTW_XMMu16_MASKmskw_XMMu16_AVX512 as isize,
    VPOPCNTW_YMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPOPCNTW_YMMu16_MASKmskw_YMMu16_AVX512 =
        XED_IFORM_VPOPCNTW_YMMu16_MASKmskw_YMMu16_AVX512 as isize,
    VPOPCNTW_ZMMu16_MASKmskw_MEMu16_AVX512 =
        XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_MEMu16_AVX512 as isize,
    VPOPCNTW_ZMMu16_MASKmskw_ZMMu16_AVX512 =
        XED_IFORM_VPOPCNTW_ZMMu16_MASKmskw_ZMMu16_AVX512 as isize,
    VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPOR_XMMdq_XMMdq_MEMdq = XED_IFORM_VPOR_XMMdq_XMMdq_MEMdq as isize,
    VPOR_XMMdq_XMMdq_XMMdq = XED_IFORM_VPOR_XMMdq_XMMdq_XMMdq as isize,
    VPOR_YMMqq_YMMqq_MEMqq = XED_IFORM_VPOR_YMMqq_YMMqq_MEMqq as isize,
    VPOR_YMMqq_YMMqq_YMMqq = XED_IFORM_VPOR_YMMqq_YMMqq_YMMqq as isize,
    VPPERM_XMMdq_XMMdq_MEMdq_XMMdq = XED_IFORM_VPPERM_XMMdq_XMMdq_MEMdq_XMMdq as isize,
    VPPERM_XMMdq_XMMdq_XMMdq_MEMdq = XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_MEMdq as isize,
    VPPERM_XMMdq_XMMdq_XMMdq_XMMdq = XED_IFORM_VPPERM_XMMdq_XMMdq_XMMdq_XMMdq as isize,
    VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPROLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPROLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 as isize,
    VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPROLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPROLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPROLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPROLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPROLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPROLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 as isize,
    VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPROLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPROLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPROLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPROLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPROLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPROLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPROLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPROLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPROLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPROLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPRORD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPRORD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 as isize,
    VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPRORD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPRORD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPRORD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPRORD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPRORQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPRORQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 as isize,
    VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPRORQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPRORQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPRORQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPRORQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPRORVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPRORVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPRORVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPRORVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPRORVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPRORVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPROTB_XMMdq_MEMdq_IMMb = XED_IFORM_VPROTB_XMMdq_MEMdq_IMMb as isize,
    VPROTB_XMMdq_MEMdq_XMMdq = XED_IFORM_VPROTB_XMMdq_MEMdq_XMMdq as isize,
    VPROTB_XMMdq_XMMdq_IMMb = XED_IFORM_VPROTB_XMMdq_XMMdq_IMMb as isize,
    VPROTB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPROTB_XMMdq_XMMdq_MEMdq as isize,
    VPROTB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPROTB_XMMdq_XMMdq_XMMdq as isize,
    VPROTD_XMMdq_MEMdq_IMMb = XED_IFORM_VPROTD_XMMdq_MEMdq_IMMb as isize,
    VPROTD_XMMdq_MEMdq_XMMdq = XED_IFORM_VPROTD_XMMdq_MEMdq_XMMdq as isize,
    VPROTD_XMMdq_XMMdq_IMMb = XED_IFORM_VPROTD_XMMdq_XMMdq_IMMb as isize,
    VPROTD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPROTD_XMMdq_XMMdq_MEMdq as isize,
    VPROTD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPROTD_XMMdq_XMMdq_XMMdq as isize,
    VPROTQ_XMMdq_MEMdq_IMMb = XED_IFORM_VPROTQ_XMMdq_MEMdq_IMMb as isize,
    VPROTQ_XMMdq_MEMdq_XMMdq = XED_IFORM_VPROTQ_XMMdq_MEMdq_XMMdq as isize,
    VPROTQ_XMMdq_XMMdq_IMMb = XED_IFORM_VPROTQ_XMMdq_XMMdq_IMMb as isize,
    VPROTQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPROTQ_XMMdq_XMMdq_MEMdq as isize,
    VPROTQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPROTQ_XMMdq_XMMdq_XMMdq as isize,
    VPROTW_XMMdq_MEMdq_IMMb = XED_IFORM_VPROTW_XMMdq_MEMdq_IMMb as isize,
    VPROTW_XMMdq_MEMdq_XMMdq = XED_IFORM_VPROTW_XMMdq_MEMdq_XMMdq as isize,
    VPROTW_XMMdq_XMMdq_IMMb = XED_IFORM_VPROTW_XMMdq_XMMdq_IMMb as isize,
    VPROTW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPROTW_XMMdq_XMMdq_MEMdq as isize,
    VPROTW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPROTW_XMMdq_XMMdq_XMMdq as isize,
    VPSADBW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSADBW_XMMdq_XMMdq_MEMdq as isize,
    VPSADBW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSADBW_XMMdq_XMMdq_XMMdq as isize,
    VPSADBW_XMMu16_XMMu8_MEMu8_AVX512 = XED_IFORM_VPSADBW_XMMu16_XMMu8_MEMu8_AVX512 as isize,
    VPSADBW_XMMu16_XMMu8_XMMu8_AVX512 = XED_IFORM_VPSADBW_XMMu16_XMMu8_XMMu8_AVX512 as isize,
    VPSADBW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSADBW_YMMqq_YMMqq_MEMqq as isize,
    VPSADBW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSADBW_YMMqq_YMMqq_YMMqq as isize,
    VPSADBW_YMMu16_YMMu8_MEMu8_AVX512 = XED_IFORM_VPSADBW_YMMu16_YMMu8_MEMu8_AVX512 as isize,
    VPSADBW_YMMu16_YMMu8_YMMu8_AVX512 = XED_IFORM_VPSADBW_YMMu16_YMMu8_YMMu8_AVX512 as isize,
    VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512 = XED_IFORM_VPSADBW_ZMMu16_ZMMu8_MEMu8_AVX512 as isize,
    VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512 = XED_IFORM_VPSADBW_ZMMu16_ZMMu8_ZMMu8_AVX512 as isize,
    VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 =
        XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 as isize,
    VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256 =
        XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_YMMu32_AVX512_VL256 as isize,
    VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512 =
        XED_IFORM_VPSCATTERDD_MEMu32_MASKmskw_ZMMu32_AVX512_VL512 as isize,
    VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 =
        XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 as isize,
    VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 =
        XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 as isize,
    VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 =
        XED_IFORM_VPSCATTERDQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 as isize,
    VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 =
        XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL128 as isize,
    VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256 =
        XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_XMMu32_AVX512_VL256 as isize,
    VPSCATTERQD_MEMu32_MASKmskw_YMMu32_AVX512_VL512 =
        XED_IFORM_VPSCATTERQD_MEMu32_MASKmskw_YMMu32_AVX512_VL512 as isize,
    VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 =
        XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_XMMu64_AVX512_VL128 as isize,
    VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 =
        XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_YMMu64_AVX512_VL256 as isize,
    VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 =
        XED_IFORM_VPSCATTERQQ_MEMu64_MASKmskw_ZMMu64_AVX512_VL512 as isize,
    VPSHAB_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHAB_XMMdq_MEMdq_XMMdq as isize,
    VPSHAB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHAB_XMMdq_XMMdq_MEMdq as isize,
    VPSHAB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHAB_XMMdq_XMMdq_XMMdq as isize,
    VPSHAD_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHAD_XMMdq_MEMdq_XMMdq as isize,
    VPSHAD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHAD_XMMdq_XMMdq_MEMdq as isize,
    VPSHAD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHAD_XMMdq_XMMdq_XMMdq as isize,
    VPSHAQ_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHAQ_XMMdq_MEMdq_XMMdq as isize,
    VPSHAQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHAQ_XMMdq_XMMdq_MEMdq as isize,
    VPSHAQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHAQ_XMMdq_XMMdq_XMMdq as isize,
    VPSHAW_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHAW_XMMdq_MEMdq_XMMdq as isize,
    VPSHAW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHAW_XMMdq_XMMdq_MEMdq as isize,
    VPSHAW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHAW_XMMdq_XMMdq_XMMdq as isize,
    VPSHLB_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHLB_XMMdq_MEMdq_XMMdq as isize,
    VPSHLB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHLB_XMMdq_XMMdq_MEMdq as isize,
    VPSHLB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHLB_XMMdq_XMMdq_XMMdq as isize,
    VPSHLDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 as isize,
    VPSHLDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHLDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 as isize,
    VPSHLDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VPSHLDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHLDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 as isize,
    VPSHLDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VPSHLDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHLDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 as isize,
    VPSHLDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VPSHLDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPSHLDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 as isize,
    VPSHLDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VPSHLDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPSHLDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPSHLDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VPSHLDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSHLDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSHLDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSHLDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSHLDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPSHLDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPSHLDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPSHLDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSHLDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSHLDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSHLDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSHLDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPSHLDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPSHLDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPSHLDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSHLDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSHLDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSHLDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSHLDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSHLDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSHLDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPSHLDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 as isize,
    VPSHLDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHLDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 as isize,
    VPSHLDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 as isize,
    VPSHLDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHLDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 as isize,
    VPSHLDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 as isize,
    VPSHLDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHLDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 as isize,
    VPSHLD_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHLD_XMMdq_MEMdq_XMMdq as isize,
    VPSHLD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHLD_XMMdq_XMMdq_MEMdq as isize,
    VPSHLD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHLD_XMMdq_XMMdq_XMMdq as isize,
    VPSHLQ_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHLQ_XMMdq_MEMdq_XMMdq as isize,
    VPSHLQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHLQ_XMMdq_XMMdq_MEMdq as isize,
    VPSHLQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHLQ_XMMdq_XMMdq_XMMdq as isize,
    VPSHLW_XMMdq_MEMdq_XMMdq = XED_IFORM_VPSHLW_XMMdq_MEMdq_XMMdq as isize,
    VPSHLW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHLW_XMMdq_XMMdq_MEMdq as isize,
    VPSHLW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHLW_XMMdq_XMMdq_XMMdq as isize,
    VPSHRDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 as isize,
    VPSHRDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHRDD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 as isize,
    VPSHRDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VPSHRDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHRDD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 as isize,
    VPSHRDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VPSHRDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHRDD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 as isize,
    VPSHRDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VPSHRDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPSHRDQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 as isize,
    VPSHRDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VPSHRDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPSHRDQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPSHRDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VPSHRDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSHRDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSHRDVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSHRDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSHRDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPSHRDVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPSHRDVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPSHRDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSHRDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSHRDVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSHRDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSHRDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPSHRDVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPSHRDVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPSHRDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSHRDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSHRDVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSHRDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSHRDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSHRDVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSHRDVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPSHRDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_MEMu16_IMM8_AVX512 as isize,
    VPSHRDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHRDW_XMMu16_MASKmskw_XMMu16_XMMu16_IMM8_AVX512 as isize,
    VPSHRDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_MEMu16_IMM8_AVX512 as isize,
    VPSHRDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHRDW_YMMu16_MASKmskw_YMMu16_YMMu16_IMM8_AVX512 as isize,
    VPSHRDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_MEMu16_IMM8_AVX512 as isize,
    VPSHRDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHRDW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_IMM8_AVX512 as isize,
    VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_MEMu8_AVX512 =
        XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_MEMu8_AVX512 as isize,
    VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_XMMu8_AVX512 =
        XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_XMMu64_XMMu8_AVX512 as isize,
    VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_MEMu8_AVX512 =
        XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_MEMu8_AVX512 as isize,
    VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_YMMu8_AVX512 =
        XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_YMMu64_YMMu8_AVX512 as isize,
    VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_MEMu8_AVX512 =
        XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_MEMu8_AVX512 as isize,
    VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_ZMMu8_AVX512 =
        XED_IFORM_VPSHUFBITQMB_MASKmskw_MASKmskw_ZMMu64_ZMMu8_AVX512 as isize,
    VPSHUFB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSHUFB_XMMdq_XMMdq_MEMdq as isize,
    VPSHUFB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSHUFB_XMMdq_XMMdq_XMMdq as isize,
    VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPSHUFB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPSHUFB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSHUFB_YMMqq_YMMqq_MEMqq as isize,
    VPSHUFB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSHUFB_YMMqq_YMMqq_YMMqq as isize,
    VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPSHUFB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPSHUFB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPSHUFD_XMMdq_MEMdq_IMMb = XED_IFORM_VPSHUFD_XMMdq_MEMdq_IMMb as isize,
    VPSHUFD_XMMdq_XMMdq_IMMb = XED_IFORM_VPSHUFD_XMMdq_XMMdq_IMMb as isize,
    VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHUFD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHUFD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 as isize,
    VPSHUFD_YMMqq_MEMqq_IMMb = XED_IFORM_VPSHUFD_YMMqq_MEMqq_IMMb as isize,
    VPSHUFD_YMMqq_YMMqq_IMMb = XED_IFORM_VPSHUFD_YMMqq_YMMqq_IMMb as isize,
    VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHUFD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHUFD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPSHUFD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VPSHUFHW_XMMdq_MEMdq_IMMb = XED_IFORM_VPSHUFHW_XMMdq_MEMdq_IMMb as isize,
    VPSHUFHW_XMMdq_XMMdq_IMMb = XED_IFORM_VPSHUFHW_XMMdq_XMMdq_IMMb as isize,
    VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFHW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 as isize,
    VPSHUFHW_YMMqq_MEMqq_IMMb = XED_IFORM_VPSHUFHW_YMMqq_MEMqq_IMMb as isize,
    VPSHUFHW_YMMqq_YMMqq_IMMb = XED_IFORM_VPSHUFHW_YMMqq_YMMqq_IMMb as isize,
    VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFHW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 as isize,
    VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFHW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 as isize,
    VPSHUFLW_XMMdq_MEMdq_IMMb = XED_IFORM_VPSHUFLW_XMMdq_MEMdq_IMMb as isize,
    VPSHUFLW_XMMdq_XMMdq_IMMb = XED_IFORM_VPSHUFLW_XMMdq_XMMdq_IMMb as isize,
    VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 as isize,
    VPSHUFLW_YMMqq_MEMqq_IMMb = XED_IFORM_VPSHUFLW_YMMqq_MEMqq_IMMb as isize,
    VPSHUFLW_YMMqq_YMMqq_IMMb = XED_IFORM_VPSHUFLW_YMMqq_YMMqq_IMMb as isize,
    VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 as isize,
    VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSHUFLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 as isize,
    VPSIGNB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSIGNB_XMMdq_XMMdq_MEMdq as isize,
    VPSIGNB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSIGNB_XMMdq_XMMdq_XMMdq as isize,
    VPSIGNB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSIGNB_YMMqq_YMMqq_MEMqq as isize,
    VPSIGNB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSIGNB_YMMqq_YMMqq_YMMqq as isize,
    VPSIGND_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSIGND_XMMdq_XMMdq_MEMdq as isize,
    VPSIGND_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSIGND_XMMdq_XMMdq_XMMdq as isize,
    VPSIGND_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSIGND_YMMqq_YMMqq_MEMqq as isize,
    VPSIGND_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSIGND_YMMqq_YMMqq_YMMqq as isize,
    VPSIGNW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSIGNW_XMMdq_XMMdq_MEMdq as isize,
    VPSIGNW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSIGNW_XMMdq_XMMdq_XMMdq as isize,
    VPSIGNW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSIGNW_YMMqq_YMMqq_MEMqq as isize,
    VPSIGNW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSIGNW_YMMqq_YMMqq_YMMqq as isize,
    VPSLLDQ_XMMdq_XMMdq_IMMb = XED_IFORM_VPSLLDQ_XMMdq_XMMdq_IMMb as isize,
    VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512 = XED_IFORM_VPSLLDQ_XMMu8_MEMu8_IMM8_AVX512 as isize,
    VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512 = XED_IFORM_VPSLLDQ_XMMu8_XMMu8_IMM8_AVX512 as isize,
    VPSLLDQ_YMMqq_YMMqq_IMMb = XED_IFORM_VPSLLDQ_YMMqq_YMMqq_IMMb as isize,
    VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512 = XED_IFORM_VPSLLDQ_YMMu8_MEMu8_IMM8_AVX512 as isize,
    VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512 = XED_IFORM_VPSLLDQ_YMMu8_YMMu8_IMM8_AVX512 as isize,
    VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512 = XED_IFORM_VPSLLDQ_ZMMu8_MEMu8_IMM8_AVX512 as isize,
    VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512 = XED_IFORM_VPSLLDQ_ZMMu8_ZMMu8_IMM8_AVX512 as isize,
    VPSLLD_XMMdq_XMMdq_IMMb = XED_IFORM_VPSLLD_XMMdq_XMMdq_IMMb as isize,
    VPSLLD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSLLD_XMMdq_XMMdq_MEMdq as isize,
    VPSLLD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSLLD_XMMdq_XMMdq_XMMdq as isize,
    VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSLLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 as isize,
    VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSLLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSLLD_YMMqq_YMMqq_IMMb = XED_IFORM_VPSLLD_YMMqq_YMMqq_IMMb as isize,
    VPSLLD_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSLLD_YMMqq_YMMqq_MEMdq as isize,
    VPSLLD_YMMqq_YMMqq_XMMq = XED_IFORM_VPSLLD_YMMqq_YMMqq_XMMq as isize,
    VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSLLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSLLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 as isize,
    VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSLLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSLLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 as isize,
    VPSLLQ_XMMdq_XMMdq_IMMb = XED_IFORM_VPSLLQ_XMMdq_XMMdq_IMMb as isize,
    VPSLLQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSLLQ_XMMdq_XMMdq_MEMdq as isize,
    VPSLLQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSLLQ_XMMdq_XMMdq_XMMdq as isize,
    VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSLLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 as isize,
    VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSLLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSLLQ_YMMqq_YMMqq_IMMb = XED_IFORM_VPSLLQ_YMMqq_YMMqq_IMMb as isize,
    VPSLLQ_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSLLQ_YMMqq_YMMqq_MEMdq as isize,
    VPSLLQ_YMMqq_YMMqq_XMMq = XED_IFORM_VPSLLQ_YMMqq_YMMqq_XMMq as isize,
    VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSLLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSLLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 as isize,
    VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSLLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 as isize,
    VPSLLVD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSLLVD_XMMdq_XMMdq_MEMdq as isize,
    VPSLLVD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSLLVD_XMMdq_XMMdq_XMMdq as isize,
    VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSLLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSLLVD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSLLVD_YMMqq_YMMqq_MEMqq as isize,
    VPSLLVD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSLLVD_YMMqq_YMMqq_YMMqq as isize,
    VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPSLLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPSLLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPSLLVQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSLLVQ_XMMdq_XMMdq_MEMdq as isize,
    VPSLLVQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSLLVQ_XMMdq_XMMdq_XMMdq as isize,
    VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSLLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSLLVQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSLLVQ_YMMqq_YMMqq_MEMqq as isize,
    VPSLLVQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSLLVQ_YMMqq_YMMqq_YMMqq as isize,
    VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPSLLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPSLLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSLLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSLLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSLLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPSLLW_XMMdq_XMMdq_IMMb = XED_IFORM_VPSLLW_XMMdq_XMMdq_IMMb as isize,
    VPSLLW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSLLW_XMMdq_XMMdq_MEMdq as isize,
    VPSLLW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSLLW_XMMdq_XMMdq_XMMdq as isize,
    VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSLLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 as isize,
    VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSLLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSLLW_YMMqq_YMMqq_IMMb = XED_IFORM_VPSLLW_YMMqq_YMMqq_IMMb as isize,
    VPSLLW_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSLLW_YMMqq_YMMqq_MEMdq as isize,
    VPSLLW_YMMqq_YMMqq_XMMq = XED_IFORM_VPSLLW_YMMqq_YMMqq_XMMq as isize,
    VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSLLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 as isize,
    VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSLLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 as isize,
    VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSLLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 as isize,
    VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSLLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 as isize,
    VPSRAD_XMMdq_XMMdq_IMMb = XED_IFORM_VPSRAD_XMMdq_XMMdq_IMMb as isize,
    VPSRAD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRAD_XMMdq_XMMdq_MEMdq as isize,
    VPSRAD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRAD_XMMdq_XMMdq_XMMdq as isize,
    VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSRAD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 as isize,
    VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRAD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSRAD_YMMqq_YMMqq_IMMb = XED_IFORM_VPSRAD_YMMqq_YMMqq_IMMb as isize,
    VPSRAD_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSRAD_YMMqq_YMMqq_MEMdq as isize,
    VPSRAD_YMMqq_YMMqq_XMMq = XED_IFORM_VPSRAD_YMMqq_YMMqq_XMMq as isize,
    VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSRAD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRAD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 as isize,
    VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSRAD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRAD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 as isize,
    VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSRAQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 as isize,
    VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRAQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSRAQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRAQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 as isize,
    VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRAQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 as isize,
    VPSRAVD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRAVD_XMMdq_XMMdq_MEMdq as isize,
    VPSRAVD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRAVD_XMMdq_XMMdq_XMMdq as isize,
    VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRAVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSRAVD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSRAVD_YMMqq_YMMqq_MEMqq as isize,
    VPSRAVD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSRAVD_YMMqq_YMMqq_YMMqq as isize,
    VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPSRAVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPSRAVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRAVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPSRAVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPSRAVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRAVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSRAVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSRAVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPSRAW_XMMdq_XMMdq_IMMb = XED_IFORM_VPSRAW_XMMdq_XMMdq_IMMb as isize,
    VPSRAW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRAW_XMMdq_XMMdq_MEMdq as isize,
    VPSRAW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRAW_XMMdq_XMMdq_XMMdq as isize,
    VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSRAW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 as isize,
    VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRAW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSRAW_YMMqq_YMMqq_IMMb = XED_IFORM_VPSRAW_YMMqq_YMMqq_IMMb as isize,
    VPSRAW_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSRAW_YMMqq_YMMqq_MEMdq as isize,
    VPSRAW_YMMqq_YMMqq_XMMq = XED_IFORM_VPSRAW_YMMqq_YMMqq_XMMq as isize,
    VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSRAW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 as isize,
    VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRAW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 as isize,
    VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSRAW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 as isize,
    VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRAW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 as isize,
    VPSRLDQ_XMMdq_XMMdq_IMMb = XED_IFORM_VPSRLDQ_XMMdq_XMMdq_IMMb as isize,
    VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512 = XED_IFORM_VPSRLDQ_XMMu8_MEMu8_IMM8_AVX512 as isize,
    VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512 = XED_IFORM_VPSRLDQ_XMMu8_XMMu8_IMM8_AVX512 as isize,
    VPSRLDQ_YMMqq_YMMqq_IMMb = XED_IFORM_VPSRLDQ_YMMqq_YMMqq_IMMb as isize,
    VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512 = XED_IFORM_VPSRLDQ_YMMu8_MEMu8_IMM8_AVX512 as isize,
    VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512 = XED_IFORM_VPSRLDQ_YMMu8_YMMu8_IMM8_AVX512 as isize,
    VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512 = XED_IFORM_VPSRLDQ_ZMMu8_MEMu8_IMM8_AVX512 as isize,
    VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512 = XED_IFORM_VPSRLDQ_ZMMu8_ZMMu8_IMM8_AVX512 as isize,
    VPSRLD_XMMdq_XMMdq_IMMb = XED_IFORM_VPSRLD_XMMdq_XMMdq_IMMb as isize,
    VPSRLD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRLD_XMMdq_XMMdq_MEMdq as isize,
    VPSRLD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRLD_XMMdq_XMMdq_XMMdq as isize,
    VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSRLD_XMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_IMM8_AVX512 as isize,
    VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRLD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSRLD_YMMqq_YMMqq_IMMb = XED_IFORM_VPSRLD_YMMqq_YMMqq_IMMb as isize,
    VPSRLD_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSRLD_YMMqq_YMMqq_MEMdq as isize,
    VPSRLD_YMMqq_YMMqq_XMMq = XED_IFORM_VPSRLD_YMMqq_YMMqq_XMMq as isize,
    VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSRLD_YMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_IMM8_AVX512 as isize,
    VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRLD_YMMu32_MASKmskw_YMMu32_XMMu32_AVX512 as isize,
    VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPSRLD_ZMMu32_MASKmskw_MEMu32_IMM8_AVX512 as isize,
    VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_IMM8_AVX512 as isize,
    VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRLD_ZMMu32_MASKmskw_ZMMu32_XMMu32_AVX512 as isize,
    VPSRLQ_XMMdq_XMMdq_IMMb = XED_IFORM_VPSRLQ_XMMdq_XMMdq_IMMb as isize,
    VPSRLQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRLQ_XMMdq_XMMdq_MEMdq as isize,
    VPSRLQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRLQ_XMMdq_XMMdq_XMMdq as isize,
    VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSRLQ_XMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_IMM8_AVX512 as isize,
    VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRLQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSRLQ_YMMqq_YMMqq_IMMb = XED_IFORM_VPSRLQ_YMMqq_YMMqq_IMMb as isize,
    VPSRLQ_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSRLQ_YMMqq_YMMqq_MEMdq as isize,
    VPSRLQ_YMMqq_YMMqq_XMMq = XED_IFORM_VPSRLQ_YMMqq_YMMqq_XMMq as isize,
    VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSRLQ_YMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_IMM8_AVX512 as isize,
    VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRLQ_YMMu64_MASKmskw_YMMu64_XMMu64_AVX512 as isize,
    VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_MEMu64_IMM8_AVX512 as isize,
    VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_IMM8_AVX512 as isize,
    VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRLQ_ZMMu64_MASKmskw_ZMMu64_XMMu64_AVX512 as isize,
    VPSRLVD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRLVD_XMMdq_XMMdq_MEMdq as isize,
    VPSRLVD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRLVD_XMMdq_XMMdq_XMMdq as isize,
    VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSRLVD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSRLVD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSRLVD_YMMqq_YMMqq_MEMqq as isize,
    VPSRLVD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSRLVD_YMMqq_YMMqq_YMMqq as isize,
    VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPSRLVD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPSRLVD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPSRLVQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRLVQ_XMMdq_XMMdq_MEMdq as isize,
    VPSRLVQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRLVQ_XMMdq_XMMdq_XMMdq as isize,
    VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSRLVQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSRLVQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSRLVQ_YMMqq_YMMqq_MEMqq as isize,
    VPSRLVQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSRLVQ_YMMqq_YMMqq_YMMqq as isize,
    VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPSRLVQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPSRLVQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRLVW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSRLVW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSRLVW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPSRLW_XMMdq_XMMdq_IMMb = XED_IFORM_VPSRLW_XMMdq_XMMdq_IMMb as isize,
    VPSRLW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSRLW_XMMdq_XMMdq_MEMdq as isize,
    VPSRLW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSRLW_XMMdq_XMMdq_XMMdq as isize,
    VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSRLW_XMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 =
        XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_IMM8_AVX512 as isize,
    VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRLW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSRLW_YMMqq_YMMqq_IMMb = XED_IFORM_VPSRLW_YMMqq_YMMqq_IMMb as isize,
    VPSRLW_YMMqq_YMMqq_MEMdq = XED_IFORM_VPSRLW_YMMqq_YMMqq_MEMdq as isize,
    VPSRLW_YMMqq_YMMqq_XMMq = XED_IFORM_VPSRLW_YMMqq_YMMqq_XMMq as isize,
    VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSRLW_YMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 =
        XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_IMM8_AVX512 as isize,
    VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRLW_YMMu16_MASKmskw_YMMu16_XMMu16_AVX512 as isize,
    VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 =
        XED_IFORM_VPSRLW_ZMMu16_MASKmskw_MEMu16_IMM8_AVX512 as isize,
    VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 =
        XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_IMM8_AVX512 as isize,
    VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSRLW_ZMMu16_MASKmskw_ZMMu16_XMMu16_AVX512 as isize,
    VPSUBB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBB_XMMdq_XMMdq_MEMdq as isize,
    VPSUBB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBB_XMMdq_XMMdq_XMMdq as isize,
    VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPSUBB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPSUBB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBB_YMMqq_YMMqq_MEMqq as isize,
    VPSUBB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBB_YMMqq_YMMqq_YMMqq as isize,
    VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPSUBB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPSUBB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPSUBD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBD_XMMdq_XMMdq_MEMdq as isize,
    VPSUBD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBD_XMMdq_XMMdq_XMMdq as isize,
    VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPSUBD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPSUBD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBD_YMMqq_YMMqq_MEMqq as isize,
    VPSUBD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBD_YMMqq_YMMqq_YMMqq as isize,
    VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPSUBD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPSUBD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPSUBQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBQ_XMMdq_XMMdq_MEMdq as isize,
    VPSUBQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBQ_XMMdq_XMMdq_XMMdq as isize,
    VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPSUBQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPSUBQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBQ_YMMqq_YMMqq_MEMqq as isize,
    VPSUBQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBQ_YMMqq_YMMqq_YMMqq as isize,
    VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPSUBQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPSUBQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPSUBSB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBSB_XMMdq_XMMdq_MEMdq as isize,
    VPSUBSB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBSB_XMMdq_XMMdq_XMMdq as isize,
    VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 =
        XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_MEMi8_AVX512 as isize,
    VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 =
        XED_IFORM_VPSUBSB_XMMi8_MASKmskw_XMMi8_XMMi8_AVX512 as isize,
    VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 =
        XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_MEMi8_AVX512 as isize,
    VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 =
        XED_IFORM_VPSUBSB_YMMi8_MASKmskw_YMMi8_YMMi8_AVX512 as isize,
    VPSUBSB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBSB_YMMqq_YMMqq_MEMqq as isize,
    VPSUBSB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBSB_YMMqq_YMMqq_YMMqq as isize,
    VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 =
        XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_MEMi8_AVX512 as isize,
    VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 =
        XED_IFORM_VPSUBSB_ZMMi8_MASKmskw_ZMMi8_ZMMi8_AVX512 as isize,
    VPSUBSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBSW_XMMdq_XMMdq_MEMdq as isize,
    VPSUBSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBSW_XMMdq_XMMdq_XMMdq as isize,
    VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 =
        XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_MEMi16_AVX512 as isize,
    VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 =
        XED_IFORM_VPSUBSW_XMMi16_MASKmskw_XMMi16_XMMi16_AVX512 as isize,
    VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 =
        XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_MEMi16_AVX512 as isize,
    VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 =
        XED_IFORM_VPSUBSW_YMMi16_MASKmskw_YMMi16_YMMi16_AVX512 as isize,
    VPSUBSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBSW_YMMqq_YMMqq_MEMqq as isize,
    VPSUBSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBSW_YMMqq_YMMqq_YMMqq as isize,
    VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 =
        XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_MEMi16_AVX512 as isize,
    VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 =
        XED_IFORM_VPSUBSW_ZMMi16_MASKmskw_ZMMi16_ZMMi16_AVX512 as isize,
    VPSUBUSB_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBUSB_XMMdq_XMMdq_MEMdq as isize,
    VPSUBUSB_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBUSB_XMMdq_XMMdq_XMMdq as isize,
    VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPSUBUSB_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPSUBUSB_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBUSB_YMMqq_YMMqq_MEMqq as isize,
    VPSUBUSB_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBUSB_YMMqq_YMMqq_YMMqq as isize,
    VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPSUBUSB_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPSUBUSB_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPSUBUSW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBUSW_XMMdq_XMMdq_MEMdq as isize,
    VPSUBUSW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBUSW_XMMdq_XMMdq_XMMdq as isize,
    VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSUBUSW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSUBUSW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBUSW_YMMqq_YMMqq_MEMqq as isize,
    VPSUBUSW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBUSW_YMMqq_YMMqq_YMMqq as isize,
    VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSUBUSW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSUBUSW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPSUBW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPSUBW_XMMdq_XMMdq_MEMdq as isize,
    VPSUBW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPSUBW_XMMdq_XMMdq_XMMdq as isize,
    VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPSUBW_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPSUBW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPSUBW_YMMqq_YMMqq_MEMqq as isize,
    VPSUBW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPSUBW_YMMqq_YMMqq_YMMqq as isize,
    VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPSUBW_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPSUBW_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_MEMu32_IMM8_AVX512 as isize,
    VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGD_XMMu32_MASKmskw_XMMu32_XMMu32_IMM8_AVX512 as isize,
    VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGD_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 as isize,
    VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 as isize,
    VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_MEMu64_IMM8_AVX512 as isize,
    VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGQ_XMMu64_MASKmskw_XMMu64_XMMu64_IMM8_AVX512 as isize,
    VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGQ_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VPTERNLOGQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPTESTMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPTESTMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPTESTMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPTESTMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPTESTNMB_MASKmskw_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPTESTNMD_MASKmskw_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPTESTNMQ_MASKmskw_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPTESTNMW_MASKmskw_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPTEST_XMMdq_MEMdq = XED_IFORM_VPTEST_XMMdq_MEMdq as isize,
    VPTEST_XMMdq_XMMdq = XED_IFORM_VPTEST_XMMdq_XMMdq as isize,
    VPTEST_YMMqq_MEMqq = XED_IFORM_VPTEST_YMMqq_MEMqq as isize,
    VPTEST_YMMqq_YMMqq = XED_IFORM_VPTEST_YMMqq_YMMqq as isize,
    VPUNPCKHBW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKHBW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKHBW_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPUNPCKHBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPUNPCKHBW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKHBW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKHBW_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPUNPCKHBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPUNPCKHBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPUNPCKHDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKHDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKHDQ_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPUNPCKHDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPUNPCKHDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKHDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKHDQ_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPUNPCKHDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPUNPCKHDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKHQDQ_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPUNPCKHQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKHQDQ_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPUNPCKHQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPUNPCKHQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPUNPCKHWD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKHWD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKHWD_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPUNPCKHWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPUNPCKHWD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKHWD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKHWD_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPUNPCKHWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPUNPCKHWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPUNPCKLBW_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKLBW_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKLBW_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 =
        XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_MEMu8_AVX512 as isize,
    VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 =
        XED_IFORM_VPUNPCKLBW_XMMu8_MASKmskw_XMMu8_XMMu8_AVX512 as isize,
    VPUNPCKLBW_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKLBW_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKLBW_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 =
        XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_MEMu8_AVX512 as isize,
    VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 =
        XED_IFORM_VPUNPCKLBW_YMMu8_MASKmskw_YMMu8_YMMu8_AVX512 as isize,
    VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 =
        XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_MEMu8_AVX512 as isize,
    VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 =
        XED_IFORM_VPUNPCKLBW_ZMMu8_MASKmskw_ZMMu8_ZMMu8_AVX512 as isize,
    VPUNPCKLDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKLDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKLDQ_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPUNPCKLDQ_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPUNPCKLDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKLDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKLDQ_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPUNPCKLDQ_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPUNPCKLDQ_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKLQDQ_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPUNPCKLQDQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKLQDQ_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPUNPCKLQDQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPUNPCKLQDQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPUNPCKLWD_XMMdq_XMMdq_MEMdq = XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_MEMdq as isize,
    VPUNPCKLWD_XMMdq_XMMdq_XMMdq = XED_IFORM_VPUNPCKLWD_XMMdq_XMMdq_XMMdq as isize,
    VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 =
        XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_MEMu16_AVX512 as isize,
    VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 =
        XED_IFORM_VPUNPCKLWD_XMMu16_MASKmskw_XMMu16_XMMu16_AVX512 as isize,
    VPUNPCKLWD_YMMqq_YMMqq_MEMqq = XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_MEMqq as isize,
    VPUNPCKLWD_YMMqq_YMMqq_YMMqq = XED_IFORM_VPUNPCKLWD_YMMqq_YMMqq_YMMqq as isize,
    VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 =
        XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_MEMu16_AVX512 as isize,
    VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 =
        XED_IFORM_VPUNPCKLWD_YMMu16_MASKmskw_YMMu16_YMMu16_AVX512 as isize,
    VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 =
        XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_MEMu16_AVX512 as isize,
    VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 =
        XED_IFORM_VPUNPCKLWD_ZMMu16_MASKmskw_ZMMu16_ZMMu16_AVX512 as isize,
    VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VPXORD_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VPXORD_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VPXORD_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VPXORQ_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VPXORQ_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VPXORQ_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VPXOR_XMMdq_XMMdq_MEMdq = XED_IFORM_VPXOR_XMMdq_XMMdq_MEMdq as isize,
    VPXOR_XMMdq_XMMdq_XMMdq = XED_IFORM_VPXOR_XMMdq_XMMdq_XMMdq as isize,
    VPXOR_YMMqq_YMMqq_MEMqq = XED_IFORM_VPXOR_YMMqq_YMMqq_MEMqq as isize,
    VPXOR_YMMqq_YMMqq_YMMqq = XED_IFORM_VPXOR_YMMqq_YMMqq_YMMqq as isize,
    VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VRANGEPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 as isize,
    VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 =
        XED_IFORM_VRANGEPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 as isize,
    VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VRANGEPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 as isize,
    VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VRANGEPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 as isize,
    VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 =
        XED_IFORM_VRANGEPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 as isize,
    VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VRANGEPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 as isize,
    VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VRANGESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VRANGESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VRCP14PD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VRCP14PD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VRCP14PD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VRCP14PD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VRCP14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VRCP14PS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VRCP14PS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VRCP14PS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VRCP14PS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VRCP14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VRCP14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VRCP14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VRCP28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER =
        XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER as isize,
    VRCP28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER =
        XED_IFORM_VRCP28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER as isize,
    VRCP28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER =
        XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER as isize,
    VRCP28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER =
        XED_IFORM_VRCP28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER as isize,
    VRCP28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER =
        XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER as isize,
    VRCP28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER =
        XED_IFORM_VRCP28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER as isize,
    VRCP28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER =
        XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER as isize,
    VRCP28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER =
        XED_IFORM_VRCP28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER as isize,
    VRCPPS_XMMdq_MEMdq = XED_IFORM_VRCPPS_XMMdq_MEMdq as isize,
    VRCPPS_XMMdq_XMMdq = XED_IFORM_VRCPPS_XMMdq_XMMdq as isize,
    VRCPPS_YMMqq_MEMqq = XED_IFORM_VRCPPS_YMMqq_MEMqq as isize,
    VRCPPS_YMMqq_YMMqq = XED_IFORM_VRCPPS_YMMqq_YMMqq as isize,
    VRCPSS_XMMdq_XMMdq_MEMd = XED_IFORM_VRCPSS_XMMdq_XMMdq_MEMd as isize,
    VRCPSS_XMMdq_XMMdq_XMMd = XED_IFORM_VRCPSS_XMMdq_XMMdq_XMMd as isize,
    VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 as isize,
    VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VREDUCESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VREDUCESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPD_XMMf64_MASKmskw_XMMf64_IMM8_AVX512 as isize,
    VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPD_YMMf64_MASKmskw_YMMf64_IMM8_AVX512 as isize,
    VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_MEMf64_IMM8_AVX512 as isize,
    VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPD_ZMMf64_MASKmskw_ZMMf64_IMM8_AVX512 as isize,
    VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPS_XMMf32_MASKmskw_XMMf32_IMM8_AVX512 as isize,
    VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPS_YMMf32_MASKmskw_YMMf32_IMM8_AVX512 as isize,
    VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_MEMf32_IMM8_AVX512 as isize,
    VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALEPS_ZMMf32_MASKmskw_ZMMf32_IMM8_AVX512 as isize,
    VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VRNDSCALESD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VRNDSCALESS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VROUNDPD_XMMdq_MEMdq_IMMb = XED_IFORM_VROUNDPD_XMMdq_MEMdq_IMMb as isize,
    VROUNDPD_XMMdq_XMMdq_IMMb = XED_IFORM_VROUNDPD_XMMdq_XMMdq_IMMb as isize,
    VROUNDPD_YMMqq_MEMqq_IMMb = XED_IFORM_VROUNDPD_YMMqq_MEMqq_IMMb as isize,
    VROUNDPD_YMMqq_YMMqq_IMMb = XED_IFORM_VROUNDPD_YMMqq_YMMqq_IMMb as isize,
    VROUNDPS_XMMdq_MEMdq_IMMb = XED_IFORM_VROUNDPS_XMMdq_MEMdq_IMMb as isize,
    VROUNDPS_XMMdq_XMMdq_IMMb = XED_IFORM_VROUNDPS_XMMdq_XMMdq_IMMb as isize,
    VROUNDPS_YMMqq_MEMqq_IMMb = XED_IFORM_VROUNDPS_YMMqq_MEMqq_IMMb as isize,
    VROUNDPS_YMMqq_YMMqq_IMMb = XED_IFORM_VROUNDPS_YMMqq_YMMqq_IMMb as isize,
    VROUNDSD_XMMdq_XMMdq_MEMq_IMMb = XED_IFORM_VROUNDSD_XMMdq_XMMdq_MEMq_IMMb as isize,
    VROUNDSD_XMMdq_XMMdq_XMMq_IMMb = XED_IFORM_VROUNDSD_XMMdq_XMMdq_XMMq_IMMb as isize,
    VROUNDSS_XMMdq_XMMdq_MEMd_IMMb = XED_IFORM_VROUNDSS_XMMdq_XMMdq_MEMd_IMMb as isize,
    VROUNDSS_XMMdq_XMMdq_XMMd_IMMb = XED_IFORM_VROUNDSS_XMMdq_XMMdq_XMMd_IMMb as isize,
    VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VRSQRT14PD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VRSQRT14PD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VRSQRT14PD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VRSQRT14PS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VRSQRT14PS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VRSQRT14PS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VRSQRT14SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VRSQRT14SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VRSQRT28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER =
        XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_MEMf64_AVX512ER as isize,
    VRSQRT28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER =
        XED_IFORM_VRSQRT28PD_ZMMf64_MASKmskw_ZMMf64_AVX512ER as isize,
    VRSQRT28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER =
        XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_MEMf32_AVX512ER as isize,
    VRSQRT28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER =
        XED_IFORM_VRSQRT28PS_ZMMf32_MASKmskw_ZMMf32_AVX512ER as isize,
    VRSQRT28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER =
        XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512ER as isize,
    VRSQRT28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER =
        XED_IFORM_VRSQRT28SD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512ER as isize,
    VRSQRT28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER =
        XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512ER as isize,
    VRSQRT28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER =
        XED_IFORM_VRSQRT28SS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512ER as isize,
    VRSQRTPS_XMMdq_MEMdq = XED_IFORM_VRSQRTPS_XMMdq_MEMdq as isize,
    VRSQRTPS_XMMdq_XMMdq = XED_IFORM_VRSQRTPS_XMMdq_XMMdq as isize,
    VRSQRTPS_YMMqq_MEMqq = XED_IFORM_VRSQRTPS_YMMqq_MEMqq as isize,
    VRSQRTPS_YMMqq_YMMqq = XED_IFORM_VRSQRTPS_YMMqq_YMMqq as isize,
    VRSQRTSS_XMMdq_XMMdq_MEMd = XED_IFORM_VRSQRTSS_XMMdq_XMMdq_MEMd as isize,
    VRSQRTSS_XMMdq_XMMdq_XMMd = XED_IFORM_VRSQRTSS_XMMdq_XMMdq_XMMd as isize,
    VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VSCALEFPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VSCALEFPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VSCALEFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VSCALEFPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VSCALEFPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VSCALEFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VSCALEFSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VSCALEFSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VSCATTERDPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 =
        XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 as isize,
    VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256 =
        XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_YMMf32_AVX512_VL256 as isize,
    VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512 =
        XED_IFORM_VSCATTERDPS_MEMf32_MASKmskw_ZMMf32_AVX512_VL512 as isize,
    VSCATTERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF0DPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF0DPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF0QPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF0QPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF1DPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF1DPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF1QPD_MEMf64_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 =
        XED_IFORM_VSCATTERPF1QPS_MEMf32_MASKmskw_AVX512PF_VL512 as isize,
    VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 =
        XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_XMMf64_AVX512_VL128 as isize,
    VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 =
        XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_YMMf64_AVX512_VL256 as isize,
    VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 =
        XED_IFORM_VSCATTERQPD_MEMf64_MASKmskw_ZMMf64_AVX512_VL512 as isize,
    VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 =
        XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL128 as isize,
    VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256 =
        XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_XMMf32_AVX512_VL256 as isize,
    VSCATTERQPS_MEMf32_MASKmskw_YMMf32_AVX512_VL512 =
        XED_IFORM_VSCATTERQPS_MEMf32_MASKmskw_YMMf32_AVX512_VL512 as isize,
    VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 as isize,
    VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFF32X4_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 as isize,
    VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFF32X4_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 as isize,
    VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 as isize,
    VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFF64X2_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 as isize,
    VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFF64X2_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 as isize,
    VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_MEMu32_IMM8_AVX512 as isize,
    VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 =
        XED_IFORM_VSHUFI32X4_YMMu32_MASKmskw_YMMu32_YMMu32_IMM8_AVX512 as isize,
    VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 =
        XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_MEMu32_IMM8_AVX512 as isize,
    VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 =
        XED_IFORM_VSHUFI32X4_ZMMu32_MASKmskw_ZMMu32_ZMMu32_IMM8_AVX512 as isize,
    VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_MEMu64_IMM8_AVX512 as isize,
    VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 =
        XED_IFORM_VSHUFI64X2_YMMu64_MASKmskw_YMMu64_YMMu64_IMM8_AVX512 as isize,
    VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 =
        XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_MEMu64_IMM8_AVX512 as isize,
    VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 =
        XED_IFORM_VSHUFI64X2_ZMMu64_MASKmskw_ZMMu64_ZMMu64_IMM8_AVX512 as isize,
    VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VSHUFPD_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VSHUFPD_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_MEMf64_IMM8_AVX512 as isize,
    VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFPD_XMMf64_MASKmskw_XMMf64_XMMf64_IMM8_AVX512 as isize,
    VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_MEMf64_IMM8_AVX512 as isize,
    VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFPD_YMMf64_MASKmskw_YMMf64_YMMf64_IMM8_AVX512 as isize,
    VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VSHUFPD_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VSHUFPD_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_IMM8_AVX512 as isize,
    VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 =
        XED_IFORM_VSHUFPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_IMM8_AVX512 as isize,
    VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb = XED_IFORM_VSHUFPS_XMMdq_XMMdq_MEMdq_IMMb as isize,
    VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb = XED_IFORM_VSHUFPS_XMMdq_XMMdq_XMMdq_IMMb as isize,
    VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_MEMf32_IMM8_AVX512 as isize,
    VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFPS_XMMf32_MASKmskw_XMMf32_XMMf32_IMM8_AVX512 as isize,
    VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_MEMf32_IMM8_AVX512 as isize,
    VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFPS_YMMf32_MASKmskw_YMMf32_YMMf32_IMM8_AVX512 as isize,
    VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb = XED_IFORM_VSHUFPS_YMMqq_YMMqq_MEMqq_IMMb as isize,
    VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb = XED_IFORM_VSHUFPS_YMMqq_YMMqq_YMMqq_IMMb as isize,
    VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_IMM8_AVX512 as isize,
    VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 =
        XED_IFORM_VSHUFPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_IMM8_AVX512 as isize,
    VSQRTPD_XMMdq_MEMdq = XED_IFORM_VSQRTPD_XMMdq_MEMdq as isize,
    VSQRTPD_XMMdq_XMMdq = XED_IFORM_VSQRTPD_XMMdq_XMMdq as isize,
    VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VSQRTPD_XMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512 =
        XED_IFORM_VSQRTPD_XMMf64_MASKmskw_XMMf64_AVX512 as isize,
    VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VSQRTPD_YMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512 =
        XED_IFORM_VSQRTPD_YMMf64_MASKmskw_YMMf64_AVX512 as isize,
    VSQRTPD_YMMqq_MEMqq = XED_IFORM_VSQRTPD_YMMqq_MEMqq as isize,
    VSQRTPD_YMMqq_YMMqq = XED_IFORM_VSQRTPD_YMMqq_YMMqq as isize,
    VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512 =
        XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_MEMf64_AVX512 as isize,
    VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512 =
        XED_IFORM_VSQRTPD_ZMMf64_MASKmskw_ZMMf64_AVX512 as isize,
    VSQRTPS_XMMdq_MEMdq = XED_IFORM_VSQRTPS_XMMdq_MEMdq as isize,
    VSQRTPS_XMMdq_XMMdq = XED_IFORM_VSQRTPS_XMMdq_XMMdq as isize,
    VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VSQRTPS_XMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512 =
        XED_IFORM_VSQRTPS_XMMf32_MASKmskw_XMMf32_AVX512 as isize,
    VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VSQRTPS_YMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512 =
        XED_IFORM_VSQRTPS_YMMf32_MASKmskw_YMMf32_AVX512 as isize,
    VSQRTPS_YMMqq_MEMqq = XED_IFORM_VSQRTPS_YMMqq_MEMqq as isize,
    VSQRTPS_YMMqq_YMMqq = XED_IFORM_VSQRTPS_YMMqq_YMMqq as isize,
    VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512 =
        XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_MEMf32_AVX512 as isize,
    VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512 =
        XED_IFORM_VSQRTPS_ZMMf32_MASKmskw_ZMMf32_AVX512 as isize,
    VSQRTSD_XMMdq_XMMdq_MEMq = XED_IFORM_VSQRTSD_XMMdq_XMMdq_MEMq as isize,
    VSQRTSD_XMMdq_XMMdq_XMMq = XED_IFORM_VSQRTSD_XMMdq_XMMdq_XMMq as isize,
    VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VSQRTSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VSQRTSS_XMMdq_XMMdq_MEMd = XED_IFORM_VSQRTSS_XMMdq_XMMdq_MEMd as isize,
    VSQRTSS_XMMdq_XMMdq_XMMd = XED_IFORM_VSQRTSS_XMMdq_XMMdq_XMMd as isize,
    VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VSQRTSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VSTMXCSR_MEMd = XED_IFORM_VSTMXCSR_MEMd as isize,
    VSUBPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VSUBPD_XMMdq_XMMdq_MEMdq as isize,
    VSUBPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VSUBPD_XMMdq_XMMdq_XMMdq as isize,
    VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VSUBPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VSUBPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VSUBPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VSUBPD_YMMqq_YMMqq_MEMqq as isize,
    VSUBPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VSUBPD_YMMqq_YMMqq_YMMqq as isize,
    VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VSUBPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VSUBPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VSUBPS_XMMdq_XMMdq_MEMdq as isize,
    VSUBPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VSUBPS_XMMdq_XMMdq_XMMdq as isize,
    VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VSUBPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VSUBPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VSUBPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VSUBPS_YMMqq_YMMqq_MEMqq as isize,
    VSUBPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VSUBPS_YMMqq_YMMqq_YMMqq as isize,
    VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VSUBPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VSUBSD_XMMdq_XMMdq_MEMq = XED_IFORM_VSUBSD_XMMdq_XMMdq_MEMq as isize,
    VSUBSD_XMMdq_XMMdq_XMMq = XED_IFORM_VSUBSD_XMMdq_XMMdq_XMMq as isize,
    VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VSUBSD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VSUBSS_XMMdq_XMMdq_MEMd = XED_IFORM_VSUBSS_XMMdq_XMMdq_MEMd as isize,
    VSUBSS_XMMdq_XMMdq_XMMd = XED_IFORM_VSUBSS_XMMdq_XMMdq_XMMd as isize,
    VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VSUBSS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VTESTPD_XMMdq_MEMdq = XED_IFORM_VTESTPD_XMMdq_MEMdq as isize,
    VTESTPD_XMMdq_XMMdq = XED_IFORM_VTESTPD_XMMdq_XMMdq as isize,
    VTESTPD_YMMqq_MEMqq = XED_IFORM_VTESTPD_YMMqq_MEMqq as isize,
    VTESTPD_YMMqq_YMMqq = XED_IFORM_VTESTPD_YMMqq_YMMqq as isize,
    VTESTPS_XMMdq_MEMdq = XED_IFORM_VTESTPS_XMMdq_MEMdq as isize,
    VTESTPS_XMMdq_XMMdq = XED_IFORM_VTESTPS_XMMdq_XMMdq as isize,
    VTESTPS_YMMqq_MEMqq = XED_IFORM_VTESTPS_YMMqq_MEMqq as isize,
    VTESTPS_YMMqq_YMMqq = XED_IFORM_VTESTPS_YMMqq_YMMqq as isize,
    VUCOMISD_XMMdq_MEMq = XED_IFORM_VUCOMISD_XMMdq_MEMq as isize,
    VUCOMISD_XMMdq_XMMq = XED_IFORM_VUCOMISD_XMMdq_XMMq as isize,
    VUCOMISD_XMMf64_MEMf64_AVX512 = XED_IFORM_VUCOMISD_XMMf64_MEMf64_AVX512 as isize,
    VUCOMISD_XMMf64_XMMf64_AVX512 = XED_IFORM_VUCOMISD_XMMf64_XMMf64_AVX512 as isize,
    VUCOMISS_XMMdq_MEMd = XED_IFORM_VUCOMISS_XMMdq_MEMd as isize,
    VUCOMISS_XMMdq_XMMd = XED_IFORM_VUCOMISS_XMMdq_XMMd as isize,
    VUCOMISS_XMMf32_MEMf32_AVX512 = XED_IFORM_VUCOMISS_XMMf32_MEMf32_AVX512 as isize,
    VUCOMISS_XMMf32_XMMf32_AVX512 = XED_IFORM_VUCOMISS_XMMf32_XMMf32_AVX512 as isize,
    VUNPCKHPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_MEMdq as isize,
    VUNPCKHPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VUNPCKHPD_XMMdq_XMMdq_XMMdq as isize,
    VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VUNPCKHPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VUNPCKHPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VUNPCKHPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_MEMqq as isize,
    VUNPCKHPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VUNPCKHPD_YMMqq_YMMqq_YMMqq as isize,
    VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VUNPCKHPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VUNPCKHPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_MEMdq as isize,
    VUNPCKHPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VUNPCKHPS_XMMdq_XMMdq_XMMdq as isize,
    VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VUNPCKHPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VUNPCKHPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VUNPCKHPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_MEMqq as isize,
    VUNPCKHPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VUNPCKHPS_YMMqq_YMMqq_YMMqq as isize,
    VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VUNPCKHPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VUNPCKLPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_MEMdq as isize,
    VUNPCKLPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VUNPCKLPD_XMMdq_XMMdq_XMMdq as isize,
    VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 =
        XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_MEMf64_AVX512 as isize,
    VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 =
        XED_IFORM_VUNPCKLPD_XMMf64_MASKmskw_XMMf64_XMMf64_AVX512 as isize,
    VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 =
        XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_MEMf64_AVX512 as isize,
    VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 =
        XED_IFORM_VUNPCKLPD_YMMf64_MASKmskw_YMMf64_YMMf64_AVX512 as isize,
    VUNPCKLPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_MEMqq as isize,
    VUNPCKLPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VUNPCKLPD_YMMqq_YMMqq_YMMqq as isize,
    VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 =
        XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_MEMf64_AVX512 as isize,
    VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 =
        XED_IFORM_VUNPCKLPD_ZMMf64_MASKmskw_ZMMf64_ZMMf64_AVX512 as isize,
    VUNPCKLPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_MEMdq as isize,
    VUNPCKLPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VUNPCKLPS_XMMdq_XMMdq_XMMdq as isize,
    VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 =
        XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_MEMf32_AVX512 as isize,
    VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 =
        XED_IFORM_VUNPCKLPS_XMMf32_MASKmskw_XMMf32_XMMf32_AVX512 as isize,
    VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 =
        XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_MEMf32_AVX512 as isize,
    VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 =
        XED_IFORM_VUNPCKLPS_YMMf32_MASKmskw_YMMf32_YMMf32_AVX512 as isize,
    VUNPCKLPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_MEMqq as isize,
    VUNPCKLPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VUNPCKLPS_YMMqq_YMMqq_YMMqq as isize,
    VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 =
        XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_MEMf32_AVX512 as isize,
    VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 =
        XED_IFORM_VUNPCKLPS_ZMMf32_MASKmskw_ZMMf32_ZMMf32_AVX512 as isize,
    VXORPD_XMMdq_XMMdq_MEMdq = XED_IFORM_VXORPD_XMMdq_XMMdq_MEMdq as isize,
    VXORPD_XMMdq_XMMdq_XMMdq = XED_IFORM_VXORPD_XMMdq_XMMdq_XMMdq as isize,
    VXORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 =
        XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_MEMu64_AVX512 as isize,
    VXORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 =
        XED_IFORM_VXORPD_XMMu64_MASKmskw_XMMu64_XMMu64_AVX512 as isize,
    VXORPD_YMMqq_YMMqq_MEMqq = XED_IFORM_VXORPD_YMMqq_YMMqq_MEMqq as isize,
    VXORPD_YMMqq_YMMqq_YMMqq = XED_IFORM_VXORPD_YMMqq_YMMqq_YMMqq as isize,
    VXORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 =
        XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_MEMu64_AVX512 as isize,
    VXORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 =
        XED_IFORM_VXORPD_YMMu64_MASKmskw_YMMu64_YMMu64_AVX512 as isize,
    VXORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 =
        XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_MEMu64_AVX512 as isize,
    VXORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 =
        XED_IFORM_VXORPD_ZMMu64_MASKmskw_ZMMu64_ZMMu64_AVX512 as isize,
    VXORPS_XMMdq_XMMdq_MEMdq = XED_IFORM_VXORPS_XMMdq_XMMdq_MEMdq as isize,
    VXORPS_XMMdq_XMMdq_XMMdq = XED_IFORM_VXORPS_XMMdq_XMMdq_XMMdq as isize,
    VXORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 =
        XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_MEMu32_AVX512 as isize,
    VXORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 =
        XED_IFORM_VXORPS_XMMu32_MASKmskw_XMMu32_XMMu32_AVX512 as isize,
    VXORPS_YMMqq_YMMqq_MEMqq = XED_IFORM_VXORPS_YMMqq_YMMqq_MEMqq as isize,
    VXORPS_YMMqq_YMMqq_YMMqq = XED_IFORM_VXORPS_YMMqq_YMMqq_YMMqq as isize,
    VXORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 =
        XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_MEMu32_AVX512 as isize,
    VXORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 =
        XED_IFORM_VXORPS_YMMu32_MASKmskw_YMMu32_YMMu32_AVX512 as isize,
    VXORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 =
        XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_MEMu32_AVX512 as isize,
    VXORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 =
        XED_IFORM_VXORPS_ZMMu32_MASKmskw_ZMMu32_ZMMu32_AVX512 as isize,
    VZEROALL = XED_IFORM_VZEROALL as isize,
    VZEROUPPER = XED_IFORM_VZEROUPPER as isize,
    WBINVD = XED_IFORM_WBINVD as isize,
    WBNOINVD = XED_IFORM_WBNOINVD as isize,
    WRFSBASE_GPRy = XED_IFORM_WRFSBASE_GPRy as isize,
    WRGSBASE_GPRy = XED_IFORM_WRGSBASE_GPRy as isize,
    WRMSR = XED_IFORM_WRMSR as isize,
    WRPKRU = XED_IFORM_WRPKRU as isize,
    WRSSD_MEMu32_GPR32u32 = XED_IFORM_WRSSD_MEMu32_GPR32u32 as isize,
    WRSSQ_MEMu64_GPR64u64 = XED_IFORM_WRSSQ_MEMu64_GPR64u64 as isize,
    WRUSSD_MEMu32_GPR32u32 = XED_IFORM_WRUSSD_MEMu32_GPR32u32 as isize,
    WRUSSQ_MEMu64_GPR64u64 = XED_IFORM_WRUSSQ_MEMu64_GPR64u64 as isize,
    XABORT_IMMb = XED_IFORM_XABORT_IMMb as isize,
    XADD_GPR8_GPR8 = XED_IFORM_XADD_GPR8_GPR8 as isize,
    XADD_GPRv_GPRv = XED_IFORM_XADD_GPRv_GPRv as isize,
    XADD_LOCK_MEMb_GPR8 = XED_IFORM_XADD_LOCK_MEMb_GPR8 as isize,
    XADD_LOCK_MEMv_GPRv = XED_IFORM_XADD_LOCK_MEMv_GPRv as isize,
    XADD_MEMb_GPR8 = XED_IFORM_XADD_MEMb_GPR8 as isize,
    XADD_MEMv_GPRv = XED_IFORM_XADD_MEMv_GPRv as isize,
    XBEGIN_RELBRz = XED_IFORM_XBEGIN_RELBRz as isize,
    XCHG_GPR8_GPR8 = XED_IFORM_XCHG_GPR8_GPR8 as isize,
    XCHG_GPRv_GPRv = XED_IFORM_XCHG_GPRv_GPRv as isize,
    XCHG_GPRv_OrAX = XED_IFORM_XCHG_GPRv_OrAX as isize,
    XCHG_MEMb_GPR8 = XED_IFORM_XCHG_MEMb_GPR8 as isize,
    XCHG_MEMv_GPRv = XED_IFORM_XCHG_MEMv_GPRv as isize,
    XEND = XED_IFORM_XEND as isize,
    XGETBV = XED_IFORM_XGETBV as isize,
    XLAT = XED_IFORM_XLAT as isize,
    XORPD_XMMxuq_MEMxuq = XED_IFORM_XORPD_XMMxuq_MEMxuq as isize,
    XORPD_XMMxuq_XMMxuq = XED_IFORM_XORPD_XMMxuq_XMMxuq as isize,
    XORPS_XMMxud_MEMxud = XED_IFORM_XORPS_XMMxud_MEMxud as isize,
    XORPS_XMMxud_XMMxud = XED_IFORM_XORPS_XMMxud_XMMxud as isize,
    XOR_AL_IMMb = XED_IFORM_XOR_AL_IMMb as isize,
    XOR_GPR8_GPR8_30 = XED_IFORM_XOR_GPR8_GPR8_30 as isize,
    XOR_GPR8_GPR8_32 = XED_IFORM_XOR_GPR8_GPR8_32 as isize,
    XOR_GPR8_IMMb_80r6 = XED_IFORM_XOR_GPR8_IMMb_80r6 as isize,
    XOR_GPR8_IMMb_82r6 = XED_IFORM_XOR_GPR8_IMMb_82r6 as isize,
    XOR_GPR8_MEMb = XED_IFORM_XOR_GPR8_MEMb as isize,
    XOR_GPRv_GPRv_31 = XED_IFORM_XOR_GPRv_GPRv_31 as isize,
    XOR_GPRv_GPRv_33 = XED_IFORM_XOR_GPRv_GPRv_33 as isize,
    XOR_GPRv_IMMb = XED_IFORM_XOR_GPRv_IMMb as isize,
    XOR_GPRv_IMMz = XED_IFORM_XOR_GPRv_IMMz as isize,
    XOR_GPRv_MEMv = XED_IFORM_XOR_GPRv_MEMv as isize,
    XOR_LOCK_MEMb_GPR8 = XED_IFORM_XOR_LOCK_MEMb_GPR8 as isize,
    XOR_LOCK_MEMb_IMMb_80r6 = XED_IFORM_XOR_LOCK_MEMb_IMMb_80r6 as isize,
    XOR_LOCK_MEMb_IMMb_82r6 = XED_IFORM_XOR_LOCK_MEMb_IMMb_82r6 as isize,
    XOR_LOCK_MEMv_GPRv = XED_IFORM_XOR_LOCK_MEMv_GPRv as isize,
    XOR_LOCK_MEMv_IMMb = XED_IFORM_XOR_LOCK_MEMv_IMMb as isize,
    XOR_LOCK_MEMv_IMMz = XED_IFORM_XOR_LOCK_MEMv_IMMz as isize,
    XOR_MEMb_GPR8 = XED_IFORM_XOR_MEMb_GPR8 as isize,
    XOR_MEMb_IMMb_80r6 = XED_IFORM_XOR_MEMb_IMMb_80r6 as isize,
    XOR_MEMb_IMMb_82r6 = XED_IFORM_XOR_MEMb_IMMb_82r6 as isize,
    XOR_MEMv_GPRv = XED_IFORM_XOR_MEMv_GPRv as isize,
    XOR_MEMv_IMMb = XED_IFORM_XOR_MEMv_IMMb as isize,
    XOR_MEMv_IMMz = XED_IFORM_XOR_MEMv_IMMz as isize,
    XOR_OrAX_IMMz = XED_IFORM_XOR_OrAX_IMMz as isize,
    XRSTOR64_MEMmxsave = XED_IFORM_XRSTOR64_MEMmxsave as isize,
    XRSTORS64_MEMmxsave = XED_IFORM_XRSTORS64_MEMmxsave as isize,
    XRSTORS_MEMmxsave = XED_IFORM_XRSTORS_MEMmxsave as isize,
    XRSTOR_MEMmxsave = XED_IFORM_XRSTOR_MEMmxsave as isize,
    XSAVE64_MEMmxsave = XED_IFORM_XSAVE64_MEMmxsave as isize,
    XSAVEC64_MEMmxsave = XED_IFORM_XSAVEC64_MEMmxsave as isize,
    XSAVEC_MEMmxsave = XED_IFORM_XSAVEC_MEMmxsave as isize,
    XSAVEOPT64_MEMmxsave = XED_IFORM_XSAVEOPT64_MEMmxsave as isize,
    XSAVEOPT_MEMmxsave = XED_IFORM_XSAVEOPT_MEMmxsave as isize,
    XSAVES64_MEMmxsave = XED_IFORM_XSAVES64_MEMmxsave as isize,
    XSAVES_MEMmxsave = XED_IFORM_XSAVES_MEMmxsave as isize,
    XSAVE_MEMmxsave = XED_IFORM_XSAVE_MEMmxsave as isize,
    XSETBV = XED_IFORM_XSETBV as isize,
    XTEST = XED_IFORM_XTEST as isize,
}

impl IForm {
    /// Get the `IFormInfo` for this `IForm`.
    ///
    /// This will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn info(self) -> Option<IFormInfo> {
        unsafe {
            let ptr = xed_iform_map(self.into());

            if ptr.is_null() {
                None
            } else {
                // This pointer cast is OK since IFormInfo is
                // repr(transparent)
                Some(*(ptr as *const IFormInfo))
            }
        }
    }

    /// Get the category for this `IForm`.
    ///
    /// This function will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn category(self) -> Category {
        unsafe { xed_iform_to_category(self.into()).into() }
    }

    /// Get the extension for this `IForm`.
    ///
    /// This function will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn extension(self) -> Extension {
        unsafe { xed_iform_to_extension(self.into()).into() }
    }

    /// Get the iclass for this `IForm`.
    ///
    /// This function will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn iclass(self) -> IClass {
        unsafe { xed_iform_to_iclass(self.into()).into() }
    }

    /// Get the pointer to a character string of the iform.
    ///
    /// This translates the internal disambiguated names to the
    /// more ambiguous names that people like to see. This returns
    /// the ATT SYSV-syntax name.
    ///
    /// This function will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn string_att(self) -> *const c_char {
        unsafe { xed_iform_to_iclass_string_att(self.into()) }
    }

    /// Get the pointer to a character string of the iform.
    ///
    /// This translates the internal disambiguated names to the
    /// more ambiguous names that people like to see. This returns
    /// the Intel-syntax name.
    ///
    /// This function will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn string_intel(self) -> *const c_char {
        unsafe { xed_iform_to_iclass_string_att(self.into()) }
    }

    /// Get the ISA set for the iform.
    ///
    /// This function will return invalid data if
    /// [`init_tables()`](crate::init_tables)
    /// has not been called.
    pub fn isa_set(self) -> IsaSet {
        unsafe { xed_iform_to_isa_set(self.into()).into() }
    }
}

impl From<xed_iform_enum_t> for IForm {
    fn from(x: xed_iform_enum_t) -> Self {
        Self::from_u32(x).unwrap_or(IForm::Invalid)
    }
}

impl From<IForm> for xed_iform_enum_t {
    fn from(x: IForm) -> Self {
        x as Self
    }
}
