// Seed: 1157091955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0][1] id_7;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output wor id_0,
    id_4,
    input wand id_1,
    input supply1 id_2
);
  assign id_0 = id_4;
  id_5(
      1'd0, -1'b0, 1, 1, 1, 1
  );
  always id_0 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
