Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Jun 19 21:50:16 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 109         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21641)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (2363)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21641)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica_2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica_3/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica_4/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_3/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica_4/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_3/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_4/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_1/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_2/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2363)
---------------------------------
 There are 2363 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.174    -6475.188                   1935                 6802        0.051        0.000                      0                 6802        9.500        0.000                       0                  2370  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_in                   {0.000 41.666}     83.333          12.000          
  clk_50Mhz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50Mhz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0         -6.173    -6473.786                   1935                 6724        0.314        0.000                      0                 6724        9.500        0.000                       0                  2366  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0_1       -6.158    -6445.239                   1935                 6724        0.314        0.000                      0                 6724        9.500        0.000                       0                  2366  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         -6.173    -6473.786                   1935                 6724        0.051        0.000                      0                 6724  
clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       -6.174    -6475.188                   1935                 6724        0.051        0.000                      0                 6724  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0         10.056        0.000                      0                   78        0.758        0.000                      0                   78  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         10.056        0.000                      0                   78        0.494        0.000                      0                   78  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       10.055        0.000                      0                   78        0.494        0.000                      0                   78  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0_1       10.071        0.000                      0                   78        0.758        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_50Mhz_clk_wiz_0                           
(none)                 clk_50Mhz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_50Mhz_clk_wiz_0    
(none)                                        clk_50Mhz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         1935  Failing Endpoints,  Worst Slack       -6.173ns,  Total Violation    -6473.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[81][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.904ns  (logic 5.184ns (22.633%)  route 17.720ns (77.367%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.354    24.967    processor/memory/D[5]
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)       -0.045    18.794    processor/memory/memory_reg[81][0][5]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.160ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[96][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.910ns  (logic 5.184ns (22.628%)  route 17.726ns (77.372%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.360    24.972    processor/memory/D[5]
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.028    18.812    processor/memory/memory_reg[96][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 -6.160    

Slack (VIOLATED) :        -6.156ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[29][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.876ns  (logic 5.184ns (22.661%)  route 17.692ns (77.339%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.326    24.938    processor/memory/D[5]
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[29][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -6.156    

Slack (VIOLATED) :        -6.137ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[99][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 5.184ns (22.703%)  route 17.650ns (77.297%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.284    24.896    processor/memory/D[5]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.081    18.759    processor/memory/memory_reg[99][0][5]
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                         -24.896    
  -------------------------------------------------------------------
                         slack                                 -6.137    

Slack (VIOLATED) :        -6.127ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[72][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.862ns  (logic 5.184ns (22.675%)  route 17.678ns (77.325%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.312    24.925    processor/memory/D[5]
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)       -0.040    18.798    processor/memory/memory_reg[72][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                 -6.127    

Slack (VIOLATED) :        -6.119ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[27][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.854ns  (logic 5.184ns (22.683%)  route 17.670ns (77.317%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.304    24.916    processor/memory/D[5]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.040    18.798    processor/memory/memory_reg[27][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -24.916    
  -------------------------------------------------------------------
                         slack                                 -6.119    

Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[21][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.841ns  (logic 4.901ns (21.457%)  route 17.940ns (78.543%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.614 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.428    24.903    processor/memory/D[4]
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.614    processor/memory/clk_50Mhz
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)       -0.047    18.796    processor/memory/memory_reg[21][0][4]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -24.903    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.093ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[16][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.779ns  (logic 5.184ns (22.758%)  route 17.595ns (77.242%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.229    24.841    processor/memory/D[5]
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.612    processor/memory/clk_50Mhz
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.093    18.748    processor/memory/memory_reg[16][0][5]
  -------------------------------------------------------------------
                         required time                         18.748    
                         arrival time                         -24.841    
  -------------------------------------------------------------------
                         slack                                 -6.093    

Slack (VIOLATED) :        -6.071ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[63][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.808ns  (logic 4.901ns (21.488%)  route 17.907ns (78.512%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.395    24.870    processor/memory/D[4]
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)       -0.045    18.799    processor/memory/memory_reg[63][0][4]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -24.870    
  -------------------------------------------------------------------
                         slack                                 -6.071    

Slack (VIOLATED) :        -6.067ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.799ns  (logic 4.901ns (21.497%)  route 17.898ns (78.503%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.386    24.861    processor/memory/D[4]
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)       -0.045    18.794    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -24.861    
  -------------------------------------------------------------------
                         slack                                 -6.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.722%)  route 0.195ns (43.278%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.059 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.059    pl/checksum[4]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.269    -0.476    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.374    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.512%)  route 0.224ns (47.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.224    -0.134    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.100    -0.034 r  uart_controller/tx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    uart_controller/tx_clk_count[0]
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism              0.248    -0.494    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.133    -0.361    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.250ns (54.407%)  route 0.210ns (45.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 r  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[3]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.131    -0.376    uart_controller/tx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            syscall_handler/temp_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.900%)  route 0.248ns (57.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X35Y21         FDRE                                         r  uart_controller/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.248    -0.119    syscall_handler/Q[3]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045    -0.074 r  syscall_handler/temp[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    syscall_handler/temp[2][3]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.847    -0.746    syscall_handler/clk_50Mhz
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092    -0.406    syscall_handler/temp_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.845%)  route 0.248ns (57.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=13, routed)          0.248    -0.118    uart_controller/tx_state[2]
    SLICE_X38Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    uart_controller/tx_state__0[0]
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.248    -0.497    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.091    -0.406    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.241    -0.153    syscall_handler/syscall_write_data[0][2]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.108 r  syscall_handler/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    syscall_handler/temp[0][2]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.822    -0.771    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.443    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.107%)  route 0.210ns (45.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.099    -0.050 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    uart_controller/tx_clk_count[2]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.121    -0.386    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.584%)  route 0.222ns (49.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.222    -0.157    uart_controller/tx_state[1]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.099    -0.058 r  uart_controller/tx_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    uart_controller/tx_bit_index[2]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/C
                         clock pessimism              0.248    -0.494    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.092    -0.402    uart_controller/tx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            syscall_handler/temp_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.580    -0.510    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  syscall_handler/temp_reg[2][5]/Q
                         net (fo=3, routed)           0.255    -0.114    syscall_handler/syscall_write_data[2][5]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  syscall_handler/temp[2][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    syscall_handler/temp[2][5]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
                         clock pessimism              0.235    -0.510    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.092    -0.418    syscall_handler/temp_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.292ns (59.919%)  route 0.195ns (40.081%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.023 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.023    pl/checksum[5]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.269    -0.476    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.374    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y29     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y29     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y27     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y29     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         1935  Failing Endpoints,  Worst Slack       -6.158ns,  Total Violation    -6445.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.158ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[81][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.904ns  (logic 5.184ns (22.633%)  route 17.720ns (77.367%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.354    24.967    processor/memory/D[5]
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.248    18.853    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)       -0.045    18.808    processor/memory/memory_reg[81][0][5]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 -6.158    

Slack (VIOLATED) :        -6.146ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[96][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.910ns  (logic 5.184ns (22.628%)  route 17.726ns (77.372%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.360    24.972    processor/memory/D[5]
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.028    18.826    processor/memory/memory_reg[96][0][5]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 -6.146    

Slack (VIOLATED) :        -6.142ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[29][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.876ns  (logic 5.184ns (22.661%)  route 17.692ns (77.339%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.326    24.938    processor/memory/D[5]
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.058    18.796    processor/memory/memory_reg[29][0][5]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -6.142    

Slack (VIOLATED) :        -6.123ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[99][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 5.184ns (22.703%)  route 17.650ns (77.297%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.284    24.896    processor/memory/D[5]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.081    18.773    processor/memory/memory_reg[99][0][5]
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                         -24.896    
  -------------------------------------------------------------------
                         slack                                 -6.123    

Slack (VIOLATED) :        -6.112ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[72][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.862ns  (logic 5.184ns (22.675%)  route 17.678ns (77.325%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.312    24.925    processor/memory/D[5]
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.248    18.852    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)       -0.040    18.812    processor/memory/memory_reg[72][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                 -6.112    

Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[27][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.854ns  (logic 5.184ns (22.683%)  route 17.670ns (77.317%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.304    24.916    processor/memory/D[5]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.248    18.852    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.040    18.812    processor/memory/memory_reg[27][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -24.916    
  -------------------------------------------------------------------
                         slack                                 -6.104    

Slack (VIOLATED) :        -6.092ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[21][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.841ns  (logic 4.901ns (21.457%)  route 17.940ns (78.543%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.613 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.428    24.903    processor/memory/D[4]
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.613    processor/memory/clk_50Mhz
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)       -0.047    18.810    processor/memory/memory_reg[21][0][4]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -24.903    
  -------------------------------------------------------------------
                         slack                                 -6.092    

Slack (VIOLATED) :        -6.079ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[16][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.779ns  (logic 5.184ns (22.758%)  route 17.595ns (77.242%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.611 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.229    24.841    processor/memory/D[5]
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.611    processor/memory/clk_50Mhz
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.248    18.855    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.093    18.762    processor/memory/memory_reg[16][0][5]
  -------------------------------------------------------------------
                         required time                         18.762    
                         arrival time                         -24.841    
  -------------------------------------------------------------------
                         slack                                 -6.079    

Slack (VIOLATED) :        -6.056ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[63][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.808ns  (logic 4.901ns (21.488%)  route 17.907ns (78.512%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.395    24.870    processor/memory/D[4]
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.248    18.858    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)       -0.045    18.813    processor/memory/memory_reg[63][0][4]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -24.870    
  -------------------------------------------------------------------
                         slack                                 -6.056    

Slack (VIOLATED) :        -6.052ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.799ns  (logic 4.901ns (21.497%)  route 17.898ns (78.503%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.386    24.861    processor/memory/D[4]
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.248    18.853    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)       -0.045    18.808    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -24.861    
  -------------------------------------------------------------------
                         slack                                 -6.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.722%)  route 0.195ns (43.278%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.059 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.059    pl/checksum[4]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.269    -0.476    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.374    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.512%)  route 0.224ns (47.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.224    -0.134    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.100    -0.034 r  uart_controller/tx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    uart_controller/tx_clk_count[0]
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism              0.248    -0.494    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.133    -0.361    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.250ns (54.407%)  route 0.210ns (45.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 r  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[3]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.131    -0.376    uart_controller/tx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            syscall_handler/temp_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.900%)  route 0.248ns (57.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X35Y21         FDRE                                         r  uart_controller/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.248    -0.119    syscall_handler/Q[3]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045    -0.074 r  syscall_handler/temp[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    syscall_handler/temp[2][3]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.847    -0.746    syscall_handler/clk_50Mhz
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092    -0.406    syscall_handler/temp_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.845%)  route 0.248ns (57.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=13, routed)          0.248    -0.118    uart_controller/tx_state[2]
    SLICE_X38Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    uart_controller/tx_state__0[0]
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.248    -0.497    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.091    -0.406    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.241    -0.153    syscall_handler/syscall_write_data[0][2]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.108 r  syscall_handler/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    syscall_handler/temp[0][2]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.822    -0.771    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.443    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.107%)  route 0.210ns (45.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.099    -0.050 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    uart_controller/tx_clk_count[2]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.121    -0.386    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.584%)  route 0.222ns (49.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.222    -0.157    uart_controller/tx_state[1]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.099    -0.058 r  uart_controller/tx_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    uart_controller/tx_bit_index[2]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/C
                         clock pessimism              0.248    -0.494    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.092    -0.402    uart_controller/tx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            syscall_handler/temp_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.580    -0.510    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  syscall_handler/temp_reg[2][5]/Q
                         net (fo=3, routed)           0.255    -0.114    syscall_handler/syscall_write_data[2][5]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  syscall_handler/temp[2][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    syscall_handler/temp[2][5]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
                         clock pessimism              0.235    -0.510    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.092    -0.418    syscall_handler/temp_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.292ns (59.919%)  route 0.195ns (40.081%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.023 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.023    pl/checksum[5]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.269    -0.476    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.374    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X39Y29     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X39Y29     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y27     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X39Y29     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y29     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y27     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         1935  Failing Endpoints,  Worst Slack       -6.173ns,  Total Violation    -6473.786ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[81][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.904ns  (logic 5.184ns (22.633%)  route 17.720ns (77.367%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.354    24.967    processor/memory/D[5]
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)       -0.045    18.794    processor/memory/memory_reg[81][0][5]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.160ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[96][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.910ns  (logic 5.184ns (22.628%)  route 17.726ns (77.372%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.360    24.972    processor/memory/D[5]
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.028    18.812    processor/memory/memory_reg[96][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 -6.160    

Slack (VIOLATED) :        -6.156ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[29][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.876ns  (logic 5.184ns (22.661%)  route 17.692ns (77.339%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.326    24.938    processor/memory/D[5]
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[29][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -6.156    

Slack (VIOLATED) :        -6.137ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[99][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 5.184ns (22.703%)  route 17.650ns (77.297%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.284    24.896    processor/memory/D[5]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.081    18.759    processor/memory/memory_reg[99][0][5]
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                         -24.896    
  -------------------------------------------------------------------
                         slack                                 -6.137    

Slack (VIOLATED) :        -6.127ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[72][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.862ns  (logic 5.184ns (22.675%)  route 17.678ns (77.325%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.312    24.925    processor/memory/D[5]
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)       -0.040    18.798    processor/memory/memory_reg[72][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                 -6.127    

Slack (VIOLATED) :        -6.119ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[27][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.854ns  (logic 5.184ns (22.683%)  route 17.670ns (77.317%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.304    24.916    processor/memory/D[5]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.609    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.040    18.798    processor/memory/memory_reg[27][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -24.916    
  -------------------------------------------------------------------
                         slack                                 -6.119    

Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[21][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.841ns  (logic 4.901ns (21.457%)  route 17.940ns (78.543%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.614 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.428    24.903    processor/memory/D[4]
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.614    processor/memory/clk_50Mhz
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)       -0.047    18.796    processor/memory/memory_reg[21][0][4]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -24.903    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.093ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[16][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.779ns  (logic 5.184ns (22.758%)  route 17.595ns (77.242%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.229    24.841    processor/memory/D[5]
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.612    processor/memory/clk_50Mhz
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.093    18.748    processor/memory/memory_reg[16][0][5]
  -------------------------------------------------------------------
                         required time                         18.748    
                         arrival time                         -24.841    
  -------------------------------------------------------------------
                         slack                                 -6.093    

Slack (VIOLATED) :        -6.071ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[63][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.808ns  (logic 4.901ns (21.488%)  route 17.907ns (78.512%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.395    24.870    processor/memory/D[4]
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)       -0.045    18.799    processor/memory/memory_reg[63][0][4]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -24.870    
  -------------------------------------------------------------------
                         slack                                 -6.071    

Slack (VIOLATED) :        -6.067ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.799ns  (logic 4.901ns (21.497%)  route 17.898ns (78.503%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.386    24.861    processor/memory/D[4]
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)       -0.045    18.794    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -24.861    
  -------------------------------------------------------------------
                         slack                                 -6.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.722%)  route 0.195ns (43.278%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.059 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.059    pl/checksum[4]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.269    -0.476    
                         clock uncertainty            0.264    -0.212    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.110    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.512%)  route 0.224ns (47.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.224    -0.134    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.100    -0.034 r  uart_controller/tx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    uart_controller/tx_clk_count[0]
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism              0.248    -0.494    
                         clock uncertainty            0.264    -0.230    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.133    -0.097    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.250ns (54.407%)  route 0.210ns (45.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 r  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[3]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.264    -0.243    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.131    -0.112    uart_controller/tx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            syscall_handler/temp_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.900%)  route 0.248ns (57.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X35Y21         FDRE                                         r  uart_controller/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.248    -0.119    syscall_handler/Q[3]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045    -0.074 r  syscall_handler/temp[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    syscall_handler/temp[2][3]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.847    -0.746    syscall_handler/clk_50Mhz
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.264    -0.234    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092    -0.142    syscall_handler/temp_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.845%)  route 0.248ns (57.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=13, routed)          0.248    -0.118    uart_controller/tx_state[2]
    SLICE_X38Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    uart_controller/tx_state__0[0]
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.248    -0.497    
                         clock uncertainty            0.264    -0.233    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.091    -0.142    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.241    -0.153    syscall_handler/syscall_write_data[0][2]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.108 r  syscall_handler/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    syscall_handler/temp[0][2]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.822    -0.771    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.264    -0.271    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.179    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.107%)  route 0.210ns (45.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.099    -0.050 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    uart_controller/tx_clk_count[2]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.264    -0.243    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.121    -0.122    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.584%)  route 0.222ns (49.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.222    -0.157    uart_controller/tx_state[1]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.099    -0.058 r  uart_controller/tx_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    uart_controller/tx_bit_index[2]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/C
                         clock pessimism              0.248    -0.494    
                         clock uncertainty            0.264    -0.230    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.092    -0.138    uart_controller/tx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            syscall_handler/temp_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.580    -0.510    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  syscall_handler/temp_reg[2][5]/Q
                         net (fo=3, routed)           0.255    -0.114    syscall_handler/syscall_write_data[2][5]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  syscall_handler/temp[2][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    syscall_handler/temp[2][5]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
                         clock pessimism              0.235    -0.510    
                         clock uncertainty            0.264    -0.246    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.092    -0.154    syscall_handler/temp_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.292ns (59.919%)  route 0.195ns (40.081%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.023 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.023    pl/checksum[5]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.269    -0.476    
                         clock uncertainty            0.264    -0.212    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.110    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         1935  Failing Endpoints,  Worst Slack       -6.174ns,  Total Violation    -6475.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.174ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[81][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.904ns  (logic 5.184ns (22.633%)  route 17.720ns (77.367%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.354    24.967    processor/memory/D[5]
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X18Y45         FDRE                                         r  processor/memory/memory_reg[81][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X18Y45         FDRE (Setup_fdre_C_D)       -0.045    18.793    processor/memory/memory_reg[81][0][5]
  -------------------------------------------------------------------
                         required time                         18.793    
                         arrival time                         -24.967    
  -------------------------------------------------------------------
                         slack                                 -6.174    

Slack (VIOLATED) :        -6.161ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[96][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.910ns  (logic 5.184ns (22.628%)  route 17.726ns (77.372%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.360    24.972    processor/memory/D[5]
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X22Y44         FDRE                                         r  processor/memory/memory_reg[96][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)       -0.028    18.811    processor/memory/memory_reg[96][0][5]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -24.972    
  -------------------------------------------------------------------
                         slack                                 -6.161    

Slack (VIOLATED) :        -6.157ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[29][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.876ns  (logic 5.184ns (22.661%)  route 17.692ns (77.339%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.326    24.938    processor/memory/D[5]
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X21Y44         FDRE                                         r  processor/memory/memory_reg[29][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)       -0.058    18.781    processor/memory/memory_reg[29][0][5]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -6.157    

Slack (VIOLATED) :        -6.138ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[99][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 5.184ns (22.703%)  route 17.650ns (77.297%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.284    24.896    processor/memory/D[5]
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X23Y46         FDRE                                         r  processor/memory/memory_reg[99][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.081    18.758    processor/memory/memory_reg[99][0][5]
  -------------------------------------------------------------------
                         required time                         18.758    
                         arrival time                         -24.896    
  -------------------------------------------------------------------
                         slack                                 -6.138    

Slack (VIOLATED) :        -6.128ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[72][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.862ns  (logic 5.184ns (22.675%)  route 17.678ns (77.325%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.312    24.925    processor/memory/D[5]
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X17Y41         FDRE                                         r  processor/memory/memory_reg[72][0][5]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.264    18.837    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)       -0.040    18.797    processor/memory/memory_reg[72][0][5]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -24.925    
  -------------------------------------------------------------------
                         slack                                 -6.128    

Slack (VIOLATED) :        -6.119ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[27][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.854ns  (logic 5.184ns (22.683%)  route 17.670ns (77.317%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.608 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.304    24.916    processor/memory/D[5]
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.442    18.608    processor/memory/clk_50Mhz
    SLICE_X17Y42         FDRE                                         r  processor/memory/memory_reg[27][0][5]/C
                         clock pessimism              0.493    19.100    
                         clock uncertainty           -0.264    18.837    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)       -0.040    18.797    processor/memory/memory_reg[27][0][5]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -24.916    
  -------------------------------------------------------------------
                         slack                                 -6.119    

Slack (VIOLATED) :        -6.108ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[21][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.841ns  (logic 4.901ns (21.457%)  route 17.940ns (78.543%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.613 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.428    24.903    processor/memory/D[4]
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.613    processor/memory/clk_50Mhz
    SLICE_X24Y46         FDRE                                         r  processor/memory/memory_reg[21][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)       -0.047    18.795    processor/memory/memory_reg[21][0][4]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                         -24.903    
  -------------------------------------------------------------------
                         slack                                 -6.108    

Slack (VIOLATED) :        -6.094ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[16][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.779ns  (logic 5.184ns (22.758%)  route 17.595ns (77.242%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.611 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.508 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    22.604    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    22.903 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.585    23.488    io_cont/registers[0][0][5]_i_2_n_0_alias
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.124    23.612 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.229    24.841    processor/memory/D[5]
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.611    processor/memory/clk_50Mhz
    SLICE_X23Y49         FDRE                                         r  processor/memory/memory_reg[16][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.093    18.747    processor/memory/memory_reg[16][0][5]
  -------------------------------------------------------------------
                         required time                         18.747    
                         arrival time                         -24.841    
  -------------------------------------------------------------------
                         slack                                 -6.094    

Slack (VIOLATED) :        -6.072ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[63][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.808ns  (logic 4.901ns (21.488%)  route 17.907ns (78.512%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.395    24.870    processor/memory/D[4]
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X26Y46         FDRE                                         r  processor/memory/memory_reg[63][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)       -0.045    18.798    processor/memory/memory_reg[63][0][4]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -24.870    
  -------------------------------------------------------------------
                         slack                                 -6.072    

Slack (VIOLATED) :        -6.068ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[29][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.799ns  (logic 4.901ns (21.497%)  route 17.898ns (78.503%))
  Logic Levels:           25  (CARRY4=5 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.286     3.804    processor/memory/Q[1]
    SLICE_X21Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.928 f  processor/memory/read1_reg[1]_i_266/O
                         net (fo=1, routed)           0.000     3.928    processor/memory/read1_reg[1]_i_266_n_0
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     4.173 f  processor/memory/read1_reg[1]_i_179/O
                         net (fo=1, routed)           0.000     4.173    processor/memory/read1_reg[1]_i_179_n_0
    SLICE_X21Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     4.277 f  processor/memory/read1_reg[1]_i_80/O
                         net (fo=1, routed)           1.216     5.493    processor/memory/read1_reg[1]_i_80_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.316     5.809 f  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           0.731     6.541    processor/registers/memory[0][0][6]_i_14_11
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.665 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=22, routed)          0.823     7.488    processor/registers/mem_instruction[0]_2[3]
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     7.612 r  processor/registers/memory[0][0][6]_i_14/O
                         net (fo=5, routed)           0.496     8.108    processor/registers/memory[0][0][6]_i_14_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.232 f  processor/registers/memory[23][0][6]_i_3/O
                         net (fo=29, routed)          1.167     9.399    processor/registers/mem_address[6]
    SLICE_X24Y41         LUT3 (Prop_lut3_I0_O)        0.124     9.523 r  processor/registers/tx_data[6]_i_7/O
                         net (fo=43, routed)          1.461    10.984    processor/memory/tx_data_reg[3]_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I2_O)        0.124    11.108 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658    11.766    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    11.890 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691    12.581    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601    13.306    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124    13.430 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    14.610    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    14.734 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    15.298    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.422 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    15.422    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.802 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    17.106    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    17.230 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    17.791    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.915 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    17.915    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.447 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.447    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.561 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    19.728    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    19.852 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    20.630    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    20.754 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    20.754    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.286 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.286    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.400 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    22.741    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.865 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.486    23.351    io_cont/registers[0][0][4]_i_2_n_0_alias
    SLICE_X17Y54         LUT6 (Prop_lut6_I4_O)        0.124    23.475 r  io_cont/memory[0][0][4]_i_1_comp/O
                         net (fo=100, routed)         1.386    24.861    processor/memory/D[4]
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X22Y42         FDRE                                         r  processor/memory/memory_reg[29][0][4]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)       -0.045    18.793    processor/memory/memory_reg[29][0][4]
  -------------------------------------------------------------------
                         required time                         18.793    
                         arrival time                         -24.861    
  -------------------------------------------------------------------
                         slack                                 -6.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.256ns (56.722%)  route 0.195ns (43.278%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.059 r  pl/checksum_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.059    pl/checksum[4]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[4]/C
                         clock pessimism              0.269    -0.476    
                         clock uncertainty            0.264    -0.212    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.110    pl/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.248ns (52.512%)  route 0.224ns (47.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.224    -0.134    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.100    -0.034 r  uart_controller/tx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.034    uart_controller/tx_clk_count[0]
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X40Y22         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism              0.248    -0.494    
                         clock uncertainty            0.264    -0.230    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.133    -0.097    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.250ns (54.407%)  route 0.210ns (45.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 r  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[3]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.264    -0.243    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.131    -0.112    uart_controller/tx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            syscall_handler/temp_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.900%)  route 0.248ns (57.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X35Y21         FDRE                                         r  uart_controller/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[3]/Q
                         net (fo=11, routed)          0.248    -0.119    syscall_handler/Q[3]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.045    -0.074 r  syscall_handler/temp[2][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    syscall_handler/temp[2][3]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.847    -0.746    syscall_handler/clk_50Mhz
    SLICE_X35Y24         FDRE                                         r  syscall_handler/temp_reg[2][3]/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.264    -0.234    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092    -0.142    syscall_handler/temp_reg[2][3]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.845%)  route 0.248ns (57.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=13, routed)          0.248    -0.118    uart_controller/tx_state[2]
    SLICE_X38Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    uart_controller/tx_state__0[0]
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X38Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.248    -0.497    
                         clock uncertainty            0.264    -0.233    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.091    -0.142    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            syscall_handler/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.241    -0.153    syscall_handler/syscall_write_data[0][2]
    SLICE_X33Y27         LUT5 (Prop_lut5_I2_O)        0.045    -0.108 r  syscall_handler/temp[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    syscall_handler/temp[0][2]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.822    -0.771    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.264    -0.271    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.092    -0.179    syscall_handler/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.107%)  route 0.210ns (45.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.148    -0.359 f  uart_controller/tx_clk_count_reg[3]/Q
                         net (fo=9, routed)           0.210    -0.149    uart_controller/tx_clk_count_reg[3]
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.099    -0.050 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    uart_controller/tx_clk_count[2]
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X40Y21         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.264    -0.243    
    SLICE_X40Y21         FDRE (Hold_fdre_C_D)         0.121    -0.122    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.584%)  route 0.222ns (49.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X39Y22         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.222    -0.157    uart_controller/tx_state[1]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.099    -0.058 r  uart_controller/tx_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    uart_controller/tx_bit_index[2]_i_1_n_0
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.851    -0.742    uart_controller/clk_50Mhz
    SLICE_X38Y22         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/C
                         clock pessimism              0.248    -0.494    
                         clock uncertainty            0.264    -0.230    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.092    -0.138    uart_controller/tx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 syscall_handler/temp_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            syscall_handler/temp_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.580    -0.510    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  syscall_handler/temp_reg[2][5]/Q
                         net (fo=3, routed)           0.255    -0.114    syscall_handler/syscall_write_data[2][5]
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  syscall_handler/temp[2][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    syscall_handler/temp[2][5]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    syscall_handler/clk_50Mhz
    SLICE_X34Y26         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
                         clock pessimism              0.235    -0.510    
                         clock uncertainty            0.264    -0.246    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.092    -0.154    syscall_handler/temp_reg[2][5]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.292ns (59.919%)  route 0.195ns (40.081%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.579    -0.511    uart_controller/clk_50Mhz
    SLICE_X37Y24         FDRE                                         r  uart_controller/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  uart_controller/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.195    -0.174    pl/Q[4]
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  pl/checksum[7]_i_8/O
                         net (fo=1, routed)           0.000    -0.129    pl/checksum[7]_i_8_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.023 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.023    pl/checksum[5]
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    pl/clk_50Mhz
    SLICE_X37Y26         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.269    -0.476    
                         clock uncertainty            0.264    -0.212    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.102    -0.110    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 0.419ns (3.640%)  route 11.091ns (96.360%))
  Logic Levels:           0  
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 21.127 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       11.091    10.720    processor/registers/proc_reset
    SLICE_X17Y67         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.423    21.127    processor/registers/proc_clk_BUFG
    SLICE_X17Y67         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    21.619    
                         clock uncertainty           -0.264    21.356    
    SLICE_X17Y67         FDCE (Recov_fdce_C_CLR)     -0.580    20.776    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         20.776    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.419ns (3.931%)  route 10.239ns (96.069%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 21.133 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.239     9.868    processor/registers/proc_reset
    SLICE_X29Y64         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.429    21.133    processor/registers/proc_clk_BUFG
    SLICE_X29Y64         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_4/C
                         clock pessimism              0.493    21.625    
                         clock uncertainty           -0.264    21.362    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.580    20.782    processor/registers/IP_reg_reg[2]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         20.782    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 0.419ns (3.990%)  route 10.083ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.083     9.712    processor/registers/proc_reset
    SLICE_X31Y59         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.136    processor/registers/proc_clk_BUFG
    SLICE_X31Y59         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.365    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.580    20.785    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.136    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.365    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.785    processor/registers/IP_reg_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.136    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.365    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.785    processor/registers/IP_reg_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.392ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 0.419ns (4.115%)  route 9.762ns (95.885%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.762     9.392    processor/registers/proc_reset
    SLICE_X31Y61         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.135    processor/registers/proc_clk_BUFG
    SLICE_X31Y61         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.264    21.364    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 11.392    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 0.419ns (4.143%)  route 9.695ns (95.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.695     9.324    processor/registers/proc_reset
    SLICE_X27Y61         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.135    processor/registers/proc_clk_BUFG
    SLICE_X27Y61         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.264    21.364    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_4/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_1/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][5]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     0.965    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     0.965    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     0.965    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.128ns (5.433%)  route 2.228ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.228     1.821    processor/registers/proc_reset
    SLICE_X16Y43         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.831     0.585    processor/registers/proc_clk_BUFG
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.088    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.146     0.942    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X8Y46          FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X8Y46          FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.503     1.089    
    SLICE_X8Y46          FDCE (Remov_fdce_C_CLR)     -0.121     0.968    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X9Y46          FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X9Y46          FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_1/C
                         clock pessimism              0.503     1.089    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.146     0.943    processor/registers/IP_reg_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.068    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 0.419ns (3.640%)  route 11.091ns (96.360%))
  Logic Levels:           0  
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 21.127 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       11.091    10.720    processor/registers/proc_reset
    SLICE_X17Y67         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.423    21.127    processor/registers/proc_clk_BUFG
    SLICE_X17Y67         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    21.619    
                         clock uncertainty           -0.264    21.356    
    SLICE_X17Y67         FDCE (Recov_fdce_C_CLR)     -0.580    20.776    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         20.776    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.419ns (3.931%)  route 10.239ns (96.069%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 21.133 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.239     9.868    processor/registers/proc_reset
    SLICE_X29Y64         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.429    21.133    processor/registers/proc_clk_BUFG
    SLICE_X29Y64         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_4/C
                         clock pessimism              0.493    21.625    
                         clock uncertainty           -0.264    21.362    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.580    20.782    processor/registers/IP_reg_reg[2]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         20.782    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 0.419ns (3.990%)  route 10.083ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.083     9.712    processor/registers/proc_reset
    SLICE_X31Y59         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.136    processor/registers/proc_clk_BUFG
    SLICE_X31Y59         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.365    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.580    20.785    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.136    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.365    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.785    processor/registers/IP_reg_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.220ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.136    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.365    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.785    processor/registers/IP_reg_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                         20.785    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.220    

Slack (MET) :             11.392ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 0.419ns (4.115%)  route 9.762ns (95.885%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.762     9.392    processor/registers/proc_reset
    SLICE_X31Y61         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.135    processor/registers/proc_clk_BUFG
    SLICE_X31Y61         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.264    21.364    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 11.392    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 0.419ns (4.143%)  route 9.695ns (95.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.135 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.695     9.324    processor/registers/proc_reset
    SLICE_X27Y61         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.135    processor/registers/proc_clk_BUFG
    SLICE_X27Y61         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.264    21.364    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_4/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.613    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.704 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_1/C
                         clock pessimism              0.493    21.645    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][5]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     1.229    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     1.229    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     1.229    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.128ns (5.433%)  route 2.228ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.228     1.821    processor/registers/proc_reset
    SLICE_X16Y43         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.831     0.585    processor/registers/proc_clk_BUFG
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.088    
                         clock uncertainty            0.264     1.352    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.206    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X8Y46          FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X8Y46          FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.503     1.089    
                         clock uncertainty            0.264     1.353    
    SLICE_X8Y46          FDCE (Remov_fdce_C_CLR)     -0.121     1.232    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X9Y46          FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X9Y46          FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_1/C
                         clock pessimism              0.503     1.089    
                         clock uncertainty            0.264     1.353    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.146     1.207    processor/registers/IP_reg_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.804    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 0.419ns (3.640%)  route 11.091ns (96.360%))
  Logic Levels:           0  
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 21.126 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       11.091    10.720    processor/registers/proc_reset
    SLICE_X17Y67         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.423    21.126    processor/registers/proc_clk_BUFG
    SLICE_X17Y67         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    21.619    
                         clock uncertainty           -0.264    21.355    
    SLICE_X17Y67         FDCE (Recov_fdce_C_CLR)     -0.580    20.775    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         20.775    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.419ns (3.931%)  route 10.239ns (96.069%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 21.132 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.239     9.868    processor/registers/proc_reset
    SLICE_X29Y64         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.429    21.132    processor/registers/proc_clk_BUFG
    SLICE_X29Y64         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_4/C
                         clock pessimism              0.493    21.625    
                         clock uncertainty           -0.264    21.361    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.580    20.781    processor/registers/IP_reg_reg[2]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         20.781    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             11.072ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 0.419ns (3.990%)  route 10.083ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.135 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.083     9.712    processor/registers/proc_reset
    SLICE_X31Y59         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.135    processor/registers/proc_clk_BUFG
    SLICE_X31Y59         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.364    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 11.072    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.135 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.135    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.364    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/IP_reg_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.135 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.135    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.264    21.364    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.784    processor/registers/IP_reg_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.391ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 0.419ns (4.115%)  route 9.762ns (95.885%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.134 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.762     9.392    processor/registers/proc_reset
    SLICE_X31Y61         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.134    processor/registers/proc_clk_BUFG
    SLICE_X31Y61         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.264    21.363    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.783    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 11.391    

Slack (MET) :             11.459ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 0.419ns (4.143%)  route 9.695ns (95.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.134 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.695     9.324    processor/registers/proc_reset
    SLICE_X27Y61         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.134    processor/registers/proc_clk_BUFG
    SLICE_X27Y61         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.264    21.363    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.783    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         20.783    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 11.459    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_4/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_1/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.264    21.381    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.801    processor/registers/IP_reg_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][5]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     1.254    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     1.229    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     1.229    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.111    
                         clock uncertainty            0.264     1.375    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     1.229    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.128ns (5.433%)  route 2.228ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.228     1.821    processor/registers/proc_reset
    SLICE_X16Y43         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.831     0.585    processor/registers/proc_clk_BUFG
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.088    
                         clock uncertainty            0.264     1.352    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.146     1.206    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X8Y46          FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X8Y46          FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.503     1.089    
                         clock uncertainty            0.264     1.353    
    SLICE_X8Y46          FDCE (Remov_fdce_C_CLR)     -0.121     1.232    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X9Y46          FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X9Y46          FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_1/C
                         clock pessimism              0.503     1.089    
                         clock uncertainty            0.264     1.353    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.146     1.207    processor/registers/IP_reg_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.804    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.071ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 0.419ns (3.640%)  route 11.091ns (96.360%))
  Logic Levels:           0  
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 21.126 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       11.091    10.720    processor/registers/proc_reset
    SLICE_X17Y67         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.423    21.126    processor/registers/proc_clk_BUFG
    SLICE_X17Y67         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    21.619    
                         clock uncertainty           -0.248    21.370    
    SLICE_X17Y67         FDCE (Recov_fdce_C_CLR)     -0.580    20.790    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         20.790    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                 10.071    

Slack (MET) :             10.928ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.658ns  (logic 0.419ns (3.931%)  route 10.239ns (96.069%))
  Logic Levels:           0  
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.133ns = ( 21.132 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.239     9.868    processor/registers/proc_reset
    SLICE_X29Y64         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.429    21.132    processor/registers/proc_clk_BUFG
    SLICE_X29Y64         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica_4/C
                         clock pessimism              0.493    21.625    
                         clock uncertainty           -0.248    21.376    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.580    20.796    processor/registers/IP_reg_reg[2]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 10.928    

Slack (MET) :             11.087ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 0.419ns (3.990%)  route 10.083ns (96.010%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.135 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)       10.083     9.712    processor/registers/proc_reset
    SLICE_X31Y59         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.135    processor/registers/proc_clk_BUFG
    SLICE_X31Y59         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.248    21.379    
    SLICE_X31Y59         FDCE (Recov_fdce_C_CLR)     -0.580    20.799    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 11.087    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.135 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.135    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.248    21.379    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.799    processor/registers/IP_reg_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_3/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 0.419ns (4.047%)  route 9.935ns (95.953%))
  Logic Levels:           0  
  Clock Path Skew:        2.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.135 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.935     9.565    processor/registers/proc_reset
    SLICE_X33Y60         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432    21.135    processor/registers/proc_clk_BUFG
    SLICE_X33Y60         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_3/C
                         clock pessimism              0.493    21.628    
                         clock uncertainty           -0.248    21.379    
    SLICE_X33Y60         FDCE (Recov_fdce_C_CLR)     -0.580    20.799    processor/registers/IP_reg_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                         20.799    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.407ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 0.419ns (4.115%)  route 9.762ns (95.885%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.134 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.762     9.392    processor/registers/proc_reset
    SLICE_X31Y61         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.134    processor/registers/proc_clk_BUFG
    SLICE_X31Y61         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.248    21.378    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.798    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         20.798    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 11.407    

Slack (MET) :             11.475ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[3]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 0.419ns (4.143%)  route 9.695ns (95.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.134 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.695     9.324    processor/registers/proc_reset
    SLICE_X27Y61         FDCE                                         f  processor/registers/IP_reg_reg[3]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431    21.134    processor/registers/proc_clk_BUFG
    SLICE_X27Y61         FDCE                                         r  processor/registers/IP_reg_reg[3]_replica_1/C
                         clock pessimism              0.493    21.627    
                         clock uncertainty           -0.248    21.378    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.580    20.798    processor/registers/IP_reg_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         20.798    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 11.475    

Slack (MET) :             12.108ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.248    21.396    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.816    processor/registers/IP_reg_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.108    

Slack (MET) :             12.108ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_4/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_4/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.248    21.396    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.816    processor/registers/IP_reg_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.108    

Slack (MET) :             12.108ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 0.419ns (4.411%)  route 9.079ns (95.589%))
  Logic Levels:           0  
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 21.152 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.551    -0.790    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.371 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        9.079     8.709    processor/registers/proc_reset
    SLICE_X31Y46         FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    19.002    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.102 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    19.612    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.703 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.448    21.152    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_1/C
                         clock pessimism              0.493    21.644    
                         clock uncertainty           -0.248    21.396    
    SLICE_X31Y46         FDCE (Recov_fdce_C_CLR)     -0.580    20.816    processor/registers/IP_reg_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                         20.816    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 12.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][5]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X36Y31         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X36Y31         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X36Y31         FDCE (Remov_fdce_C_CLR)     -0.121     0.990    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     0.965    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     0.965    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.128ns (5.608%)  route 2.155ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.608ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.155     1.748    processor/registers/proc_reset
    SLICE_X37Y31         FDCE                                         f  processor/registers/registers_reg[0][2][2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.854     0.608    processor/registers/proc_clk_BUFG
    SLICE_X37Y31         FDCE                                         r  processor/registers/registers_reg[0][2][2]_lopt_replica/C
                         clock pessimism              0.503     1.111    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.146     0.965    processor/registers/registers_reg[0][2][2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.128ns (5.433%)  route 2.228ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.228     1.821    processor/registers/proc_reset
    SLICE_X16Y43         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.831     0.585    processor/registers/proc_clk_BUFG
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.088    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.146     0.942    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]_replica_2/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X8Y46          FDCE                                         f  processor/registers/IP_reg_reg[1]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X8Y46          FDCE                                         r  processor/registers/IP_reg_reg[1]_replica_2/C
                         clock pessimism              0.503     1.089    
    SLICE_X8Y46          FDCE (Remov_fdce_C_CLR)     -0.121     0.968    processor/registers/IP_reg_reg[1]_replica_2
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica_1/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.128ns (5.028%)  route 2.418ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.555    -0.535    io_cont/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.407 f  io_cont/reset_reg/Q
                         net (fo=2180, routed)        2.418     2.011    processor/registers/proc_reset
    SLICE_X9Y46          FDCE                                         f  processor/registers/IP_reg_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.832     0.586    processor/registers/proc_clk_BUFG
    SLICE_X9Y46          FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_1/C
                         clock pessimism              0.503     1.089    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.146     0.943    processor/registers/IP_reg_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.068    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.463ns  (logic 0.683ns (15.303%)  route 3.780ns (84.697%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.989     3.548    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y31         LUT5 (Prop_lut5_I1_O)        0.124     3.672 r  processor/registers/Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.791     4.463    processor/registers/Data2_reg[2][4]_i_1_n_0
    SLICE_X32Y29         LDCE                                         r  processor/registers/Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.264ns  (logic 0.683ns (16.016%)  route 3.581ns (83.984%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          3.248     3.807    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.124     3.931 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.333     4.264    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X33Y33         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.234ns  (logic 0.749ns (17.688%)  route 3.485ns (82.312%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.943     3.568    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X33Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.692 r  processor/registers/Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.543     4.234    processor/registers/Data1_reg[2][0]_i_1_n_0
    SLICE_X32Y33         LDCE                                         r  processor/registers/Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.174ns  (logic 0.683ns (16.365%)  route 3.491ns (83.635%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.950     3.509    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X27Y30         LUT4 (Prop_lut4_I1_O)        0.124     3.633 r  processor/registers/Data2_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.540     4.174    processor/registers/Data2_reg[1][3]_i_1_n_0
    SLICE_X27Y29         LDCE                                         r  processor/registers/Data2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.171ns  (logic 0.683ns (16.373%)  route 3.488ns (83.627%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.704     3.263    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.124     3.387 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.784     4.171    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X32Y29         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.121ns  (logic 0.749ns (18.177%)  route 3.372ns (81.823%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.859     3.484    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X27Y30         LUT4 (Prop_lut4_I3_O)        0.124     3.608 r  processor/registers/Data1_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.512     4.121    processor/registers/Data1_reg[1][3]_i_1_n_0
    SLICE_X28Y30         LDCE                                         r  processor/registers/Data1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.089ns  (logic 0.683ns (16.703%)  route 3.406ns (83.297%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.886     3.445    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.124     3.569 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.520     4.089    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X34Y33         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.077ns  (logic 0.683ns (16.751%)  route 3.394ns (83.249%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.676     3.235    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y32         LUT5 (Prop_lut5_I1_O)        0.124     3.359 r  processor/registers/Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.718     4.077    processor/registers/Data2_reg[2][2]_i_1_n_0
    SLICE_X33Y33         LDCE                                         r  processor/registers/Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 0.749ns (18.827%)  route 3.229ns (81.173%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.697     3.322    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.124     3.446 r  processor/registers/Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.532     3.978    processor/registers/Data1_reg[1][2]_i_1_n_0
    SLICE_X36Y30         LDCE                                         r  processor/registers/Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.772ns  (logic 0.749ns (19.855%)  route 3.023ns (80.145%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.411     3.036    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.160 r  processor/registers/Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.613     3.772    processor/registers/Data1_reg[2][6]_i_1_n_0
    SLICE_X32Y33         LDCE                                         r  processor/registers/Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.203ns (41.046%)  route 0.292ns (58.954%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.178     0.336    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.381 r  processor/registers/Data2_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.113     0.495    processor/registers/Data2_reg[0][1]_i_1_n_0
    SLICE_X31Y58         LDCE                                         r  processor/registers/Data2_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.203ns (37.405%)  route 0.340ns (62.595%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.167     0.325    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.370 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.173     0.543    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X32Y60         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.223ns (40.286%)  route 0.331ns (59.714%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X32Y55         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           0.160     0.338    processor/registers/read1_reg[1]_i_1_1[1]
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.171     0.554    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X32Y56         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.203ns (36.481%)  route 0.353ns (63.519%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.181     0.339    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.384 r  processor/registers/Data2_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.172     0.556    processor/registers/Data2_reg[0][2]_i_1_n_0
    SLICE_X31Y58         LDCE                                         r  processor/registers/Data2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.223ns (39.502%)  route 0.342ns (60.498%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.154     0.332    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X31Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.377 r  processor/registers/Data1_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.188     0.565    processor/registers/Data1_reg[1][4]_i_1_n_0
    SLICE_X31Y55         LDCE                                         r  processor/registers/Data1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.226ns (36.563%)  route 0.392ns (63.437%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X32Y55         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           0.219     0.397    processor/registers/read1_reg[1]_i_1_1[1]
    SLICE_X32Y58         LUT4 (Prop_lut4_I3_O)        0.048     0.445 r  processor/registers/write_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.173     0.618    processor/id/registers_reg[0][0][6][1]
    SLICE_X30Y59         LDCE                                         r  processor/id/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.223ns (34.408%)  route 0.425ns (65.592%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X32Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.310     0.488    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X31Y58         LUT4 (Prop_lut4_I1_O)        0.045     0.533 r  processor/registers/Data1_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.115     0.648    processor/registers/Data1_reg[0][1]_i_1_n_0
    SLICE_X31Y60         LDCE                                         r  processor/registers/Data1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.203ns (31.050%)  route 0.451ns (68.950%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.352     0.510    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X29Y61         LUT4 (Prop_lut4_I3_O)        0.045     0.555 r  processor/registers/Data2_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.099     0.654    processor/registers/Data2_reg[1][5]_i_1_n_0
    SLICE_X26Y62         LDCE                                         r  processor/registers/Data2_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.251ns (36.646%)  route 0.434ns (63.354%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.434     0.685    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X33Y59         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.203ns (29.147%)  route 0.493ns (70.853%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.324     0.482    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X31Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.527 r  processor/registers/Data2_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.170     0.696    processor/registers/Data2_reg[1][4]_i_1_n_0
    SLICE_X31Y58         LDCE                                         r  processor/registers/Data2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.713ns  (logic 5.681ns (33.994%)  route 11.031ns (66.006%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.060    10.317    processor/registers/mem_instruction[0]_2[0]
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.441 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=4, routed)           1.415    11.856    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.152    12.008 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           3.036    15.043    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.734    18.778 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.778    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.681ns  (logic 2.122ns (19.867%)  route 8.559ns (80.133%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.749    11.485    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.326    11.811 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.932    12.743    processor/id/handled_reg_0[3]
    SLICE_X32Y59         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 2.122ns (21.397%)  route 7.795ns (78.603%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.325    11.061    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.326    11.387 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.592    11.979    processor/id/handled_reg_0[6]
    SLICE_X33Y49         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.901ns  (logic 2.122ns (21.433%)  route 7.779ns (78.567%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.175    10.911    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.725    11.963    processor/id/handled_reg_0[1]
    SLICE_X32Y59         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 1.919ns (19.424%)  route 7.960ns (80.576%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.325    10.583    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.707 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.593    11.300    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.424 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.521    11.944    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X32Y56         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 1.414ns (14.469%)  route 8.359ns (85.531%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.419     2.481 r  processor/registers/IP_reg_reg[2]_rep__0/Q
                         net (fo=86, routed)          4.370     6.851    processor/memory/address_reg[0]_i_8_0
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.464     7.315 r  processor/memory/address_reg[5]_i_11/O
                         net (fo=1, routed)           0.000     7.315    processor/memory/address_reg[5]_i_11_n_0
    SLICE_X28Y33         MUXF8 (Prop_muxf8_I1_O)      0.088     7.403 r  processor/memory/address_reg[5]_i_4/O
                         net (fo=1, routed)           1.176     8.579    processor/registers/address_reg[5]_i_1_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.319     8.898 r  processor/registers/address_reg[5]_i_2/O
                         net (fo=3, routed)           1.916    10.814    processor/registers/mem_instruction[1]_1[5]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.897    11.835    processor/id/handled_reg_0[5]
    SLICE_X32Y59         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 2.122ns (21.745%)  route 7.636ns (78.255%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.026    10.762    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.326    11.088 r  processor/registers/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.732    11.820    processor/id/handled_reg_0[4]
    SLICE_X33Y49         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 1.919ns (19.790%)  route 7.778ns (80.210%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.306    10.564    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.688 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.436    11.124    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.248 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.514    11.762    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X32Y56         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 1.873ns (19.341%)  route 7.811ns (80.659%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         2.879     5.397    processor/memory/Q[1]
    SLICE_X21Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.521 r  processor/memory/address_reg[1]_i_65/O
                         net (fo=1, routed)           0.000     5.521    processor/memory/address_reg[1]_i_65_n_0
    SLICE_X21Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     5.738 r  processor/memory/address_reg[1]_i_47/O
                         net (fo=1, routed)           0.000     5.738    processor/memory/address_reg[1]_i_47_n_0
    SLICE_X21Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.832 r  processor/memory/address_reg[1]_i_30/O
                         net (fo=1, routed)           1.153     6.986    processor/memory/address_reg[1]_i_30_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.316     7.302 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     7.302    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X21Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     7.519 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           1.036     8.554    processor/registers/address_reg[1]_i_1_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.853 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           2.047    10.900    processor/registers/mem_instruction[1]_1[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.695    11.746    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X32Y55         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/alu_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 1.795ns (18.580%)  route 7.866ns (81.420%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.753    11.010    processor/registers/mem_instruction[0]_2[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I1_O)        0.124    11.134 r  processor/registers/alu_A_reg[1]_i_1/O
                         net (fo=1, routed)           0.591    11.726    processor/id/memory[0][1][0]_i_2[1]
    SLICE_X31Y57         LDCE                                         r  processor/id/alu_A_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.879ns  (logic 0.488ns (55.511%)  route 0.391ns (44.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    -1.398    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.391    -0.640    syscall_handler/syscall_write_data[0][2]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.121    -0.519 r  syscall_handler/proc_override_mem_write_data_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.519    syscall_handler_n_36
    SLICE_X32Y27         LDCE                                         r  proc_override_mem_write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.994ns  (logic 0.467ns (46.979%)  route 0.527ns (53.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    -1.398    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  syscall_handler/temp_reg[0][1]/Q
                         net (fo=3, routed)           0.239    -0.792    syscall_handler/syscall_write_data[0][1]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.100    -0.692 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.288    -0.404    syscall_handler_n_37
    SLICE_X30Y27         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.467ns (43.546%)  route 0.605ns (56.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    io_cont/clk_50Mhz
    SLICE_X35Y28         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  io_cont/chip_select_reg[1]/Q
                         net (fo=47, routed)          0.323    -0.642    io_cont/io_cont_chip_select[1]
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.100    -0.542 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.283    -0.259    io_cont_n_42
    SLICE_X39Y27         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.199ns  (logic 0.467ns (38.954%)  route 0.732ns (61.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.438    -1.395    syscall_handler/clk_50Mhz
    SLICE_X33Y29         FDRE                                         r  syscall_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.028 r  syscall_handler/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.333    -0.695    io_cont/tx_data_reg[7]_0[2]
    SLICE_X35Y29         LUT5 (Prop_lut5_I2_O)        0.100    -0.595 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.399    -0.197    io_cont_n_41
    SLICE_X39Y27         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.246ns  (logic 0.518ns (41.562%)  route 0.728ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.433    -1.400    pl/clk_50Mhz
    SLICE_X30Y26         FDRE                                         r  pl/write_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.418    -0.982 r  pl/write_data_reg[0][0]/Q
                         net (fo=1, routed)           0.425    -0.557    syscall_handler/proc_override_mem_write_data_reg[0][6][0]
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.100    -0.457 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.303    -0.154    syscall_handler_n_38
    SLICE_X28Y26         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.467ns (36.905%)  route 0.798ns (63.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    -1.402    pl/clk_50Mhz
    SLICE_X31Y24         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.035 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.367    -0.668    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X31Y26         LUT3 (Prop_lut3_I2_O)        0.100    -0.568 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.431    -0.137    syscall_handler_n_43
    SLICE_X30Y27         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.199ns  (logic 0.467ns (38.964%)  route 0.732ns (61.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    io_cont/clk_50Mhz
    SLICE_X35Y28         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  io_cont/chip_select_reg[1]/Q
                         net (fo=47, routed)          0.319    -0.646    io_cont/io_cont_chip_select[1]
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.100    -0.546 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.413    -0.133    io_cont_n_43
    SLICE_X39Y27         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.598ns (49.004%)  route 0.622ns (50.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.503    -1.330    syscall_handler/clk_50Mhz
    SLICE_X37Y30         FDRE                                         r  syscall_handler/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.337    -0.993 r  syscall_handler/address_reg[5]/Q
                         net (fo=2, routed)           0.622    -0.371    syscall_handler/syscall_address[5]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.261    -0.110 r  syscall_handler/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    syscall_handler_n_26
    SLICE_X38Y30         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.232ns  (logic 0.467ns (37.905%)  route 0.765ns (62.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.504    -1.329    pl/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  pl/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  pl/address_reg[6]/Q
                         net (fo=2, routed)           0.488    -0.474    syscall_handler/proc_override_mem_address_reg[6][6]
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.100    -0.374 r  syscall_handler/proc_override_mem_address_reg[6]_i_1/O
                         net (fo=1, routed)           0.277    -0.097    syscall_handler_n_25
    SLICE_X36Y29         LDCE                                         r  proc_override_mem_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.332ns  (logic 0.467ns (35.065%)  route 0.865ns (64.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    -1.402    syscall_handler/clk_50Mhz
    SLICE_X31Y25         FDRE                                         r  syscall_handler/temp_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.035 r  syscall_handler/temp_reg[1][4]/Q
                         net (fo=3, routed)           0.248    -0.787    syscall_handler/syscall_write_data[1][4]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.100    -0.687 r  syscall_handler/proc_override_mem_write_data_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.617    -0.071    syscall_handler_n_41
    SLICE_X28Y28         LDCE                                         r  proc_override_mem_write_data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.713ns  (logic 5.681ns (33.994%)  route 11.031ns (66.006%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.060    10.317    processor/registers/mem_instruction[0]_2[0]
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.441 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=4, routed)           1.415    11.856    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.152    12.008 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=9, routed)           3.036    15.043    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.734    18.778 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.778    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.681ns  (logic 2.122ns (19.867%)  route 8.559ns (80.133%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.749    11.485    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.326    11.811 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.932    12.743    processor/id/handled_reg_0[3]
    SLICE_X32Y59         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 2.122ns (21.397%)  route 7.795ns (78.603%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.325    11.061    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.326    11.387 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.592    11.979    processor/id/handled_reg_0[6]
    SLICE_X33Y49         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.901ns  (logic 2.122ns (21.433%)  route 7.779ns (78.567%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.175    10.911    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.725    11.963    processor/id/handled_reg_0[1]
    SLICE_X32Y59         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 1.919ns (19.424%)  route 7.960ns (80.576%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.325    10.583    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.707 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.593    11.300    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X32Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.424 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.521    11.944    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X32Y56         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 1.414ns (14.469%)  route 8.359ns (85.531%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.419     2.481 r  processor/registers/IP_reg_reg[2]_rep__0/Q
                         net (fo=86, routed)          4.370     6.851    processor/memory/address_reg[0]_i_8_0
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.464     7.315 r  processor/memory/address_reg[5]_i_11/O
                         net (fo=1, routed)           0.000     7.315    processor/memory/address_reg[5]_i_11_n_0
    SLICE_X28Y33         MUXF8 (Prop_muxf8_I1_O)      0.088     7.403 r  processor/memory/address_reg[5]_i_4/O
                         net (fo=1, routed)           1.176     8.579    processor/registers/address_reg[5]_i_1_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I1_O)        0.319     8.898 r  processor/registers/address_reg[5]_i_2/O
                         net (fo=3, routed)           1.916    10.814    processor/registers/mem_instruction[1]_1[5]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.938 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.897    11.835    processor/id/handled_reg_0[5]
    SLICE_X32Y59         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 2.122ns (21.745%)  route 7.636ns (78.255%))
  Logic Levels:           8  (LUT2=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         1.292     3.810    processor/memory/Q[1]
    SLICE_X16Y43         LUT6 (Prop_lut6_I2_O)        0.124     3.934 r  processor/memory/read1_reg[1]_i_235/O
                         net (fo=1, routed)           0.000     3.934    processor/memory/read1_reg[1]_i_235_n_0
    SLICE_X16Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     4.146 r  processor/memory/read1_reg[1]_i_148/O
                         net (fo=1, routed)           0.000     4.146    processor/memory/read1_reg[1]_i_148_n_0
    SLICE_X16Y43         MUXF8 (Prop_muxf8_I1_O)      0.094     4.240 r  processor/memory/read1_reg[1]_i_64/O
                         net (fo=1, routed)           0.959     5.200    processor/memory/read1_reg[1]_i_64_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.316     5.516 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.575     6.091    processor/registers/memory[0][0][6]_i_14_14
    SLICE_X21Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.215 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=29, routed)          2.081     8.296    processor/registers/mem_instruction[0]_2[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150     8.446 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=5, routed)           0.970     9.416    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.320     9.736 r  processor/registers/constant_reg[6]_i_3/O
                         net (fo=7, routed)           1.026    10.762    processor/registers/constant_reg[6]_i_3_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.326    11.088 r  processor/registers/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.732    11.820    processor/id/handled_reg_0[4]
    SLICE_X33Y49         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 1.919ns (19.790%)  route 7.778ns (80.210%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.306    10.564    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.688 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.436    11.124    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.248 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.514    11.762    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X32Y56         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 1.873ns (19.341%)  route 7.811ns (80.659%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.564     2.062    processor/registers/proc_clk_BUFG
    SLICE_X20Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.456     2.518 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=458, routed)         2.879     5.397    processor/memory/Q[1]
    SLICE_X21Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.521 r  processor/memory/address_reg[1]_i_65/O
                         net (fo=1, routed)           0.000     5.521    processor/memory/address_reg[1]_i_65_n_0
    SLICE_X21Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     5.738 r  processor/memory/address_reg[1]_i_47/O
                         net (fo=1, routed)           0.000     5.738    processor/memory/address_reg[1]_i_47_n_0
    SLICE_X21Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     5.832 r  processor/memory/address_reg[1]_i_30/O
                         net (fo=1, routed)           1.153     6.986    processor/memory/address_reg[1]_i_30_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.316     7.302 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     7.302    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X21Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     7.519 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           1.036     8.554    processor/registers/address_reg[1]_i_1_2
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.853 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           2.047    10.900    processor/registers/mem_instruction[1]_1[1]
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.150    11.050 r  processor/registers/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.695    11.746    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X32Y55         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/alu_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 1.795ns (18.580%)  route 7.866ns (81.420%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.052    -0.289    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.165 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     0.402    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.498 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.567     2.065    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDCE (Prop_fdce_C_Q)         0.456     2.521 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          2.788     5.309    processor/memory/Q[2]
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.292     5.601 r  processor/memory/read1_reg[1]_i_216/O
                         net (fo=1, routed)           0.000     5.601    processor/memory/read1_reg[1]_i_216_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I1_O)      0.088     5.689 r  processor/memory/read1_reg[1]_i_130/O
                         net (fo=1, routed)           0.723     6.412    processor/memory/read1_reg[1]_i_130_n_0
    SLICE_X13Y38         LUT6 (Prop_lut6_I1_O)        0.319     6.731 r  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000     6.731    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X13Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     6.948 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.010     7.958    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y38         LUT6 (Prop_lut6_I5_O)        0.299     8.257 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=15, routed)          2.753    11.010    processor/registers/mem_instruction[0]_2[0]
    SLICE_X31Y57         LUT5 (Prop_lut5_I1_O)        0.124    11.134 r  processor/registers/alu_A_reg[1]_i_1/O
                         net (fo=1, routed)           0.591    11.726    processor/id/memory[0][1][0]_i_2[1]
    SLICE_X31Y57         LDCE                                         r  processor/id/alu_A_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.879ns  (logic 0.488ns (55.511%)  route 0.391ns (44.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    -1.398    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  syscall_handler/temp_reg[0][2]/Q
                         net (fo=3, routed)           0.391    -0.640    syscall_handler/syscall_write_data[0][2]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.121    -0.519 r  syscall_handler/proc_override_mem_write_data_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.519    syscall_handler_n_36
    SLICE_X32Y27         LDCE                                         r  proc_override_mem_write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.994ns  (logic 0.467ns (46.979%)  route 0.527ns (53.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    -1.398    syscall_handler/clk_50Mhz
    SLICE_X33Y27         FDRE                                         r  syscall_handler/temp_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.031 r  syscall_handler/temp_reg[0][1]/Q
                         net (fo=3, routed)           0.239    -0.792    syscall_handler/syscall_write_data[0][1]
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.100    -0.692 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.288    -0.404    syscall_handler_n_37
    SLICE_X30Y27         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.467ns (43.546%)  route 0.605ns (56.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    io_cont/clk_50Mhz
    SLICE_X35Y28         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  io_cont/chip_select_reg[1]/Q
                         net (fo=47, routed)          0.323    -0.642    io_cont/io_cont_chip_select[1]
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.100    -0.542 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.283    -0.259    io_cont_n_42
    SLICE_X39Y27         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.199ns  (logic 0.467ns (38.954%)  route 0.732ns (61.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.438    -1.395    syscall_handler/clk_50Mhz
    SLICE_X33Y29         FDRE                                         r  syscall_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.028 r  syscall_handler/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.333    -0.695    io_cont/tx_data_reg[7]_0[2]
    SLICE_X35Y29         LUT5 (Prop_lut5_I2_O)        0.100    -0.595 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.399    -0.197    io_cont_n_41
    SLICE_X39Y27         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.246ns  (logic 0.518ns (41.562%)  route 0.728ns (58.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.433    -1.400    pl/clk_50Mhz
    SLICE_X30Y26         FDRE                                         r  pl/write_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.418    -0.982 r  pl/write_data_reg[0][0]/Q
                         net (fo=1, routed)           0.425    -0.557    syscall_handler/proc_override_mem_write_data_reg[0][6][0]
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.100    -0.457 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.303    -0.154    syscall_handler_n_38
    SLICE_X28Y26         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.467ns (36.905%)  route 0.798ns (63.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    -1.402    pl/clk_50Mhz
    SLICE_X31Y24         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.035 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.367    -0.668    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X31Y26         LUT3 (Prop_lut3_I2_O)        0.100    -0.568 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.431    -0.137    syscall_handler_n_43
    SLICE_X30Y27         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_cont/chip_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.199ns  (logic 0.467ns (38.964%)  route 0.732ns (61.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.502    -1.331    io_cont/clk_50Mhz
    SLICE_X35Y28         FDRE                                         r  io_cont/chip_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.964 r  io_cont/chip_select_reg[1]/Q
                         net (fo=47, routed)          0.319    -0.646    io_cont/io_cont_chip_select[1]
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.100    -0.546 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.413    -0.133    io_cont_n_43
    SLICE_X39Y27         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.220ns  (logic 0.598ns (49.004%)  route 0.622ns (50.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.503    -1.330    syscall_handler/clk_50Mhz
    SLICE_X37Y30         FDRE                                         r  syscall_handler/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.337    -0.993 r  syscall_handler/address_reg[5]/Q
                         net (fo=2, routed)           0.622    -0.371    syscall_handler/syscall_address[5]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.261    -0.110 r  syscall_handler/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    syscall_handler_n_26
    SLICE_X38Y30         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.232ns  (logic 0.467ns (37.905%)  route 0.765ns (62.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.504    -1.329    pl/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  pl/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.367    -0.962 r  pl/address_reg[6]/Q
                         net (fo=2, routed)           0.488    -0.474    syscall_handler/proc_override_mem_address_reg[6][6]
    SLICE_X36Y28         LUT3 (Prop_lut3_I2_O)        0.100    -0.374 r  syscall_handler/proc_override_mem_address_reg[6]_i_1/O
                         net (fo=1, routed)           0.277    -0.097    syscall_handler_n_25
    SLICE_X36Y29         LDCE                                         r  proc_override_mem_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.332ns  (logic 0.467ns (35.065%)  route 0.865ns (64.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    -1.402    syscall_handler/clk_50Mhz
    SLICE_X31Y25         FDRE                                         r  syscall_handler/temp_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.035 r  syscall_handler/temp_reg[1][4]/Q
                         net (fo=3, routed)           0.248    -0.787    syscall_handler/syscall_write_data[1][4]
    SLICE_X30Y25         LUT3 (Prop_lut3_I0_O)        0.100    -0.687 r  syscall_handler/proc_override_mem_write_data_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.617    -0.071    syscall_handler_n_41
    SLICE_X28Y28         LDCE                                         r  proc_override_mem_write_data_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0

Max Delay          4403 Endpoints
Min Delay          4403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.698ns  (logic 5.035ns (23.205%)  route 16.663ns (76.795%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.861    20.771    processor/registers/D[0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I4_O)        0.124    20.895 r  processor/registers/cmp_flags[0]_i_2/O
                         net (fo=2, routed)           0.679    21.574    processor/registers/cmp_flags[0]_i_2_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    21.698    processor/alu_cmp_flags[1]_3
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431     1.135    processor/proc_clk_BUFG
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.696ns  (logic 5.035ns (23.207%)  route 16.661ns (76.793%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.861    20.771    processor/registers/D[0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I4_O)        0.124    20.895 f  processor/registers/cmp_flags[0]_i_2/O
                         net (fo=2, routed)           0.677    21.572    processor/registers/cmp_flags[0]_i_2_n_0
    SLICE_X12Y57         LUT4 (Prop_lut4_I3_O)        0.124    21.696 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    21.696    processor/alu_cmp_flags[0]_11
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431     1.135    processor/proc_clk_BUFG
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.477ns  (logic 4.787ns (22.289%)  route 16.690ns (77.711%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.567    21.477    processor/registers/D[0]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.379ns  (logic 4.484ns (20.974%)  route 16.895ns (79.026%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.047 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    18.388    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.780    19.292    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.416 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.963    21.379    processor/registers/reg_writeData[0]_9[2]
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.443     1.147    processor/registers/proc_clk_BUFG
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.195ns  (logic 4.787ns (22.585%)  route 16.408ns (77.415%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.285    21.195    processor/registers/D[0]
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.434     1.138    processor/registers/proc_clk_BUFG
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.189ns  (logic 4.484ns (21.162%)  route 16.705ns (78.838%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.047 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    18.388    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.780    19.292    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.416 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.773    21.189    processor/registers/reg_writeData[0]_9[2]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.112ns  (logic 4.767ns (22.579%)  route 16.345ns (77.421%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.155 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    18.252    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    18.551 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.591    19.142    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.124    19.266 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.847    21.112    processor/registers/D[2]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.939ns  (logic 4.563ns (21.792%)  route 16.376ns (78.208%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.948 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=12, routed)          1.140    18.088    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.302    18.390 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.744    19.135    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X15Y54         LUT5 (Prop_lut5_I1_O)        0.124    19.259 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.680    20.939    processor/registers/D[3]
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.434     1.138    processor/registers/proc_clk_BUFG
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.891ns  (logic 4.767ns (22.819%)  route 16.124ns (77.181%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.155 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    18.252    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    18.551 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.591    19.142    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.124    19.266 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.625    20.891    processor/registers/D[2]
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.434     1.138    processor/registers/proc_clk_BUFG
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.836ns  (logic 4.563ns (21.899%)  route 16.273ns (78.101%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.948 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=12, routed)          1.140    18.088    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.302    18.390 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.744    19.135    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X15Y54         LUT5 (Prop_lut5_I1_O)        0.124    19.259 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.578    20.836    processor/registers/D[3]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (60.988%)  route 0.101ns (39.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.101     0.259    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.578%)  route 0.103ns (39.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.103     0.261    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.520%)  route 0.103ns (39.480%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.103     0.261    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.515%)  route 0.103ns (39.485%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.103     0.261    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.158ns (40.401%)  route 0.233ns (59.599%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.233     0.391    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.158ns (40.401%)  route 0.233ns (59.599%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.233     0.391    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.158ns (38.313%)  route 0.254ns (61.687%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.254     0.412    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.298%)  route 0.266ns (62.702%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.266     0.424    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X39Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.849    -0.744    uart_controller/clk_50Mhz
    SLICE_X39Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.203ns (27.988%)  route 0.522ns (72.012%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X31Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=39, routed)          0.522     0.680    processor/id/Q[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.725 r  processor/id/IP_reg[0]_i_1/O
                         net (fo=6, routed)           0.000     0.725    processor/registers/IP_reg_reg[1]_0[0]
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.835     0.589    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/C

Slack:                    inf
  Source:                 proc_override_mem_write_data_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[84][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.226ns (29.936%)  route 0.529ns (70.064%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         LDCE                         0.000     0.000 r  proc_override_mem_write_data_reg[2][0]/G
    SLICE_X36Y29         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  proc_override_mem_write_data_reg[2][0]/Q
                         net (fo=1, routed)           0.529     0.710    processor/id/memory_reg[98][2][1][0]
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.755 r  processor/id/memory[0][2][0]_i_1/O
                         net (fo=100, routed)         0.000     0.755    processor/memory/memory_reg[99][2][6]_0[0]
    SLICE_X32Y41         FDRE                                         r  processor/memory/memory_reg[84][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.834    -0.759    processor/memory/clk_50Mhz
    SLICE_X32Y41         FDRE                                         r  processor/memory/memory_reg[84][2][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0_1

Max Delay          4403 Endpoints
Min Delay          4403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.698ns  (logic 5.035ns (23.205%)  route 16.663ns (76.795%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.861    20.771    processor/registers/D[0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I4_O)        0.124    20.895 r  processor/registers/cmp_flags[0]_i_2/O
                         net (fo=2, routed)           0.679    21.574    processor/registers/cmp_flags[0]_i_2_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.698 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    21.698    processor/alu_cmp_flags[1]_3
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431     1.135    processor/proc_clk_BUFG
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.696ns  (logic 5.035ns (23.207%)  route 16.661ns (76.793%))
  Logic Levels:           23  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           0.861    20.771    processor/registers/D[0]
    SLICE_X16Y55         LUT5 (Prop_lut5_I4_O)        0.124    20.895 f  processor/registers/cmp_flags[0]_i_2/O
                         net (fo=2, routed)           0.677    21.572    processor/registers/cmp_flags[0]_i_2_n_0
    SLICE_X12Y57         LUT4 (Prop_lut4_I3_O)        0.124    21.696 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    21.696    processor/alu_cmp_flags[0]_11
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.431     1.135    processor/proc_clk_BUFG
    SLICE_X12Y57         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.477ns  (logic 4.787ns (22.289%)  route 16.690ns (77.711%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.567    21.477    processor/registers/D[0]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.379ns  (logic 4.484ns (20.974%)  route 16.895ns (79.026%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.047 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    18.388    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.780    19.292    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.416 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.963    21.379    processor/registers/reg_writeData[0]_9[2]
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.443     1.147    processor/registers/proc_clk_BUFG
    SLICE_X16Y43         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.195ns  (logic 4.787ns (22.585%)  route 16.408ns (77.415%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=8, routed)           1.365    18.537    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.302    18.839 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=1, routed)           0.947    19.786    processor/registers/registers[0][0][4]_i_2_n_0_repN_2
    SLICE_X18Y49         LUT5 (Prop_lut5_I1_O)        0.124    19.910 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.285    21.195    processor/registers/D[0]
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.434     1.138    processor/registers/proc_clk_BUFG
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.189ns  (logic 4.484ns (21.162%)  route 16.705ns (78.838%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.047 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=9, routed)           1.341    18.388    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.780    19.292    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    19.416 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           1.773    21.189    processor/registers/reg_writeData[0]_9[2]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.112ns  (logic 4.767ns (22.579%)  route 16.345ns (77.421%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.155 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    18.252    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    18.551 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.591    19.142    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.124    19.266 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.847    21.112    processor/registers/D[2]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.939ns  (logic 4.563ns (21.792%)  route 16.376ns (78.208%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.948 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=12, routed)          1.140    18.088    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.302    18.390 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.744    19.135    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X15Y54         LUT5 (Prop_lut5_I1_O)        0.124    19.259 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.680    20.939    processor/registers/D[3]
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.434     1.138    processor/registers/proc_clk_BUFG
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.891ns  (logic 4.767ns (22.819%)  route 16.124ns (77.181%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.933 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.933    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X17Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.155 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=9, routed)           1.097    18.252    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X24Y54         LUT3 (Prop_lut3_I2_O)        0.299    18.551 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.591    19.142    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I2_O)        0.124    19.266 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.625    20.891    processor/registers/D[2]
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.434     1.138    processor/registers/proc_clk_BUFG
    SLICE_X29Y56         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 processor/id/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.836ns  (logic 4.563ns (21.899%)  route 16.273ns (78.101%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         LDCE                         0.000     0.000 r  processor/id/address_reg[2]/G
    SLICE_X30Y48         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/address_reg[2]/Q
                         net (fo=2, routed)           2.197     2.822    processor/registers/memory_reg[98][1][0]_0[2]
    SLICE_X26Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.946 r  processor/registers/memory[0][0][6]_i_12_comp_1/O
                         net (fo=1, routed)           0.955     3.900    io_cont/Data1_reg[2][2]_0_repN_alias
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.024 r  io_cont/memory[0][0][6]_i_4_comp_1_rewire/O
                         net (fo=321, routed)         1.078     5.103    processor/memory/memory[0][2][0]_i_6_0[0]
    SLICE_X25Y41         MUXF7 (Prop_muxf7_S_O)       0.276     5.379 r  processor/memory/memory_reg[0][2][1]_i_21/O
                         net (fo=1, routed)           1.077     6.456    processor/memory/memory_reg[0][2][1]_i_21_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I5_O)        0.299     6.755 r  processor/memory/memory[0][2][1]_i_15/O
                         net (fo=2, routed)           0.658     7.413    processor/memory/memory[0][2][1]_i_15_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.537 r  processor/memory/memory[0][2][1]_i_8/O
                         net (fo=3, routed)           0.691     8.228    processor/id/registers_reg[0][2][1]
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  processor/id/memory[0][2][1]_i_14/O
                         net (fo=4, routed)           0.601     8.953    processor/id/Data2_reg[2][1]
    SLICE_X27Y42         LUT4 (Prop_lut4_I0_O)        0.124     9.077 r  processor/id/memory[0][2][1]_i_12_comp/O
                         net (fo=5, routed)           1.180    10.258    processor/id/memory[0][2][1]_i_14_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.382 r  processor/id/registers[0][2][6]_i_9/O
                         net (fo=1, routed)           0.564    10.946    processor/id/adder_B[2]_7[6]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124    11.070 r  processor/id/registers[0][2][6]_i_6/O
                         net (fo=1, routed)           0.000    11.070    processor/id/registers[0][2][6]_i_6_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.450 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.303    12.753    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X29Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.877 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.561    13.438    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X24Y48         LUT2 (Prop_lut2_I1_O)        0.124    13.562 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    13.562    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.094 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.094    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.208 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.167    15.375    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I0_O)        0.124    15.499 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=3, routed)           0.778    16.277    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X17Y52         LUT2 (Prop_lut2_I1_O)        0.124    16.401 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    16.401    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X17Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.948 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=12, routed)          1.140    18.088    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X14Y54         LUT4 (Prop_lut4_I1_O)        0.302    18.390 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.744    19.135    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X15Y54         LUT5 (Prop_lut5_I1_O)        0.124    19.259 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.578    20.836    processor/registers/D[3]
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.836    -0.998    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.898 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    -0.387    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.296 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          1.432     1.136    processor/registers/proc_clk_BUFG
    SLICE_X13Y54         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (60.988%)  route 0.101ns (39.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.101     0.259    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.578%)  route 0.103ns (39.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.103     0.261    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.520%)  route 0.103ns (39.480%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.103     0.261    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.515%)  route 0.103ns (39.485%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.103     0.261    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X37Y23         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.158ns (40.401%)  route 0.233ns (59.599%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.233     0.391    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.158ns (40.401%)  route 0.233ns (59.599%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.233     0.391    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.158ns (38.313%)  route 0.254ns (61.687%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.254     0.412    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.848    -0.745    uart_controller/clk_50Mhz
    SLICE_X39Y24         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.298%)  route 0.266ns (62.702%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X39Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.266     0.424    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X39Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.849    -0.744    uart_controller/clk_50Mhz
    SLICE_X39Y23         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.203ns (27.988%)  route 0.522ns (72.012%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X31Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=39, routed)          0.522     0.680    processor/id/Q[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.725 r  processor/id/IP_reg[0]_i_1/O
                         net (fo=6, routed)           0.000     0.725    processor/registers/IP_reg_reg[1]_0[0]
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.024    -0.568    io_cont/clk_50Mhz
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    -0.275    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.246 r  proc_clk_BUFG_inst/O
                         net (fo=80, routed)          0.835     0.589    processor/registers/proc_clk_BUFG
    SLICE_X31Y46         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica_2/C

Slack:                    inf
  Source:                 proc_override_mem_write_data_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[84][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.226ns (29.936%)  route 0.529ns (70.064%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         LDCE                         0.000     0.000 r  proc_override_mem_write_data_reg[2][0]/G
    SLICE_X36Y29         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  proc_override_mem_write_data_reg[2][0]/Q
                         net (fo=1, routed)           0.529     0.710    processor/id/memory_reg[98][2][1][0]
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.045     0.755 r  processor/id/memory[0][2][0]_i_1/O
                         net (fo=100, routed)         0.000     0.755    processor/memory/memory_reg[99][2][6]_0[0]
    SLICE_X32Y41         FDRE                                         r  processor/memory/memory_reg[84][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.834    -0.759    processor/memory/clk_50Mhz
    SLICE_X32Y41         FDRE                                         r  processor/memory/memory_reg[84][2][0]/C





