
*** Running vivado
    with args -log MIPS_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_Top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MIPS_Top.tcl -notrace
Command: synth_design -top MIPS_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 347.781 ; gain = 78.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_Top' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:13]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:4' bound to instance 'MIPSControl' of component 'Control' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Control' (1#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:20]
INFO: [Synth 8-3491] module 'PCounter' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/PCounter.vhd:6' bound to instance 'PC' of component 'Pcounter' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:215]
INFO: [Synth 8-638] synthesizing module 'PCounter' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/PCounter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'PCounter' (2#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/PCounter.vhd:15]
INFO: [Synth 8-3491] module 'Add' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Add.vhd:5' bound to instance 'PCsum4' of component 'Add' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Add' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Add.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Add' (3#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Add.vhd:13]
INFO: [Synth 8-3491] module 'Instruction_Mem' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Instruction_Mem.vhd:4' bound to instance 'InstrMem' of component 'Instruction_Mem' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Instruction_Mem' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Instruction_Mem.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Mem' (4#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Instruction_Mem.vhd:11]
INFO: [Synth 8-3491] module 'ShiftLeft2' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ShiftLeft2.vhd:6' bound to instance 'PCjump' of component 'ShiftLeft2' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ShiftLeft2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (5#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ShiftLeft2.vhd:13]
INFO: [Synth 8-3491] module 'Mux2to1_5bit' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_5bit.vhd:4' bound to instance 'mux_RegDst' of component 'Mux2to1_5bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Mux2to1_5bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_5bit.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_5bit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1_5bit' (6#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_5bit.vhd:12]
INFO: [Synth 8-3491] module 'Sign_extend' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Sign_extend.vhd:4' bound to instance 'SignExtend' of component 'Sign_extend' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Sign_extend' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Sign_extend.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Sign_extend.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Sign_extend' (7#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Sign_extend.vhd:10]
INFO: [Synth 8-3491] module 'Register_MEM' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Register_MEM.vhd:5' bound to instance 'RegMem' of component 'Register_MEM' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Register_MEM' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Register_MEM.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Register_MEM' (8#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Register_MEM.vhd:19]
INFO: [Synth 8-3491] module 'Mux2to1_32bit' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:4' bound to instance 'mux_ALUSrc' of component 'Mux2to1_32bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:266]
INFO: [Synth 8-638] synthesizing module 'Mux2to1_32bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mux2to1_32bit' (9#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:12]
INFO: [Synth 8-3491] module 'ALUControl' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ALUControl.vhd:25' bound to instance 'ALUCont' of component 'ALUControl' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:273]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ALUControl.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (10#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ALUControl.vhd:33]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ALU.vhd:6' bound to instance 'MIPSALU' of component 'ALU' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:279]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ALU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ALU.vhd:16]
INFO: [Synth 8-3491] module 'ShiftLeft2' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/ShiftLeft2.vhd:6' bound to instance 'Branchjump' of component 'ShiftLeft2' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:287]
INFO: [Synth 8-3491] module 'Add' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Add.vhd:5' bound to instance 'Branchadd' of component 'Add' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:292]
INFO: [Synth 8-3491] module 'Mux2to1_32bit' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:4' bound to instance 'PCMux1' of component 'Mux2to1_32bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:300]
INFO: [Synth 8-3491] module 'Mux2to1_32bit' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:4' bound to instance 'PCmux2' of component 'Mux2to1_32bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:307]
INFO: [Synth 8-3491] module 'Data_Memory_VHDL' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/Lab6_Vivado/Lab6_Vivado.srcs/sources_1/new/Data_Memory_VHDL.vhd:5' bound to instance 'DataMem' of component 'Data_Memory_VHDL' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:314]
INFO: [Synth 8-638] synthesizing module 'Data_Memory_VHDL' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/Lab6_Vivado/Lab6_Vivado.srcs/sources_1/new/Data_Memory_VHDL.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory_VHDL' (12#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/Lab6_Vivado/Lab6_Vivado.srcs/sources_1/new/Data_Memory_VHDL.vhd:17]
INFO: [Synth 8-3491] module 'Mux2to1_32bit' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Mux2to1_32bit.vhd:4' bound to instance 'muxMemtoReg' of component 'Mux2to1_32bit' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:324]
INFO: [Synth 8-3491] module 'SWDECODER' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/Proyecto/SWDECODER.vhd:5' bound to instance 'swDecode' of component 'SWDECODER' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:333]
INFO: [Synth 8-638] synthesizing module 'SWDECODER' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/Proyecto/SWDECODER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SWDECODER' (13#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/Proyecto/SWDECODER.vhd:14]
INFO: [Synth 8-3491] module 'LWDECODER' declared at 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/Proyecto/LWDECODER.vhd:5' bound to instance 'lwDecode' of component 'LWDECODER' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:348]
INFO: [Synth 8-638] synthesizing module 'LWDECODER' [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/Proyecto/LWDECODER.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'LWDECODER' (14#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/Proyecto/LWDECODER.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'MIPS_Top' (15#1) [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/MIPS_Top.vhd:13]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[31]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[30]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[29]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[28]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[27]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[26]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[25]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[24]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[23]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[22]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[21]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[20]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[19]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[18]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[17]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[16]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[8]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[7]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[1]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[0]
WARNING: [Synth 8-3331] design ALUControl has unconnected port FuncCode[5]
WARNING: [Synth 8-3331] design ALUControl has unconnected port FuncCode[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 387.863 ; gain = 118.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 387.863 ; gain = 118.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/constrs_1/imports/new/MIPS.xdc]
Finished Parsing XDC File [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/constrs_1/imports/new/MIPS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/constrs_1/imports/new/MIPS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPS_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPS_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 694.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 694.832 ; gain = 425.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 694.832 ; gain = 425.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 694.832 ; gain = 425.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Control'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:43]
INFO: [Synth 8-5544] ROM "ALUOp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Instruction_Mem_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "REGISTERS_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGISTERS_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ALUCtl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUCtl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUCtl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUCtl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RAM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                      00000000001 |                             0000
                      s1 |                      00000000010 |                             0001
                  iSTATE |                      00000000100 |                             0010
                 iSTATE0 |                      00000001000 |                             0011
                 iSTATE1 |                      00000010000 |                             0100
                      s5 |                      00000100000 |                             0101
                 iSTATE2 |                      00001000000 |                             0110
                      s7 |                      00010000000 |                             0111
                 iSTATE3 |                      00100000000 |                             1000
                      s9 |                      01000000000 |                             1001
                 iSTATE4 |                      10000000000 |                             1010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Control'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.srcs/sources_1/imports/imports/6/vhds/Control.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 694.832 ; gain = 425.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 65    
	                2 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module PCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Instruction_Mem 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Mux2to1_5bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Sign_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Register_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module Mux2to1_32bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Data_Memory_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module SWDECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module LWDECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Instruction_Mem_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[31]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[30]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[29]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[28]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[27]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[26]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[25]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[24]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[23]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[22]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[21]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[20]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[19]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[18]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[17]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[16]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[8]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[7]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[1]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[0]
WARNING: [Synth 8-3331] design ALU has unconnected port AlUCtl[3]
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][31]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][30]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][29]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][28]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][27]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][26]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][25]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][24]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][23]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][22]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][21]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][20]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][19]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][18]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][17]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][16]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][15]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][14]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][13]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][12]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][11]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][10]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][9]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][8]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][7]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][6]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][5]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][4]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][3]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][2]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][1]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[4][0]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][31]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][30]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][29]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][28]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][27]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][26]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][25]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][24]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][23]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][22]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][21]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][20]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][19]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][18]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][17]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][16]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][15]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][14]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][13]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][12]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][11]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][10]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][9]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][8]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][7]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][6]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][5]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][4]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][3]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][2]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][1]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[5][0]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][31]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][30]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][29]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][28]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][27]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][26]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][25]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][24]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][23]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][22]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][21]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][20]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][19]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][18]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][17]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][16]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][15]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][14]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][13]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][12]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][11]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][10]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][9]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][8]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][7]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][6]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][5]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][4]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][3]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][2]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][1]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[6][0]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[7][31]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[7][30]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[7][29]) is unused and will be removed from module Register_MEM.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_reg[7][28]) is unused and will be removed from module Register_MEM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 694.832 ; gain = 425.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 694.832 ; gain = 425.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    31|
|4     |LUT2   |    37|
|5     |LUT3   |    16|
|6     |LUT4   |    82|
|7     |LUT5   |   142|
|8     |LUT6   |   642|
|9     |MUXF7  |   128|
|10    |MUXF8  |    32|
|11    |FDCE   |  1484|
|12    |FDPE   |    84|
|13    |FDRE   |    74|
|14    |FDSE   |     1|
|15    |IBUF   |    10|
|16    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |  2805|
|2     |  DataMem     |Data_Memory_VHDL |  1376|
|3     |  Branchadd   |Add              |    37|
|4     |  MIPSControl |Control          |    29|
|5     |  PC          |PCounter         |   281|
|6     |  PCmux2      |Mux2to1_32bit    |    30|
|7     |  PCsum4      |Add_0            |     9|
|8     |  RegMem      |Register_MEM     |  1016|
|9     |  mux_ALUSrc  |Mux2to1_32bit_1  |     6|
|10    |  mux_RegDst  |Mux2to1_5bit     |     5|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 546 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 710.172 ; gain = 133.629
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 710.172 ; gain = 440.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

137 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 710.172 ; gain = 448.363
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alessio/Desktop/Proyecto_Final/Proyecto_Final.runs/synth_1/MIPS_Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 710.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 17:54:12 2018...
