
# 👋 Hi, I'm Abhishek Varma

🎓 MS in VLSI and Microelectronics | Illinois Institute of Technology, Chicago (Graduated Spring 2025)  
📍 San Jose, CA | avarma10@hawk.iit.edu | [(551) 347-6950](tel:+15513476950)  
🔗 [GitHub](https://github.com/abhishekvarma827) | [LinkedIn](https://www.linkedin.com/in/abhishekvarma10)

---

## 🧠 Research & Technical Interests

- ASIC & FPGA Design | RTL-to-GDSII Flow | Functional Verification  
- Low-Power VLSI | DCVSPG Logic | PIM Architectures | SRAM Optimization  
- CNN Accelerators | Hardware Design for ML | AMBA Protocol Verification  

---

## 💼 Work Experience

### 🧪 **Verification Intern**  
*Maven Silicon VLSI Design & Training Center, Bangalore*  
📆 April 2022 – May 2023  
- Mentored 15+ trainees on functional verification, reducing ramp-up time by 25%  
- Resolved UVM, Verilog & SystemVerilog bugs in verification environments  
- Worked on protocol-level AXI and AHB to APB bridge verification  
- Authored reusable training material and enhanced internal verification documentation  

### 🎓 **Advanced VLSI Design & Verification Course**  
*Maven Silicon, Bangalore*  
📆 September 2021 – February 2022  
- Learned ASIC design methodology and full SystemVerilog-UVM verification flow  
- Completed hands-on mini-projects and testbench writing for SoC subsystems  

---

## 📌 Notable Projects

### 🔹 **Low Power CNN Accelerator on FPGA**
📍 *PYNQ-Z2, Vivado, Verilog, Python, Jupyter Notebook* | *May 2025*  
- Applied Bus-Specific and Local Explicit Clock Gating in MAC units  
- Achieved **4.15% (BSC)** and **11.56% (LECG)** power savings  
- Integrated with image recognition pipeline using custom bitstream

### 🔹 **32-Bit Pipelined CPU Design**
📍 *Cadence Virtuoso, Encounter, Verilog* | *December 2024*  
- Built RTL from scratch using multiple ALU architectures  
- Simulated, synthesized, and validated CPU under ASIC Design Flow  
- Verified performance with Verilog testbench and delay analysis

### 🔹 **6T SRAM Cell Design**
📍 *Cadence Virtuoso, HSPICE, Cscope* | *October 2023*  
- Designed 6T SRAM schematic and analyzed R/W delay behavior  
- Estimated energy and power via SPICE simulation and netlist tuning

### 🔹 **Dual-Port RAM – RTL & UVM Verification**
📍 *SystemVerilog, UVM, Assertions* | *May 2023*  
- Verified dual-port RAM with UVM testbench supporting simultaneous read/write  
- Achieved 100% functional coverage using constrained-random testing  
- Integrated assertions, scoreboards, and cross-port condition checks

### 🔹 **AMBA AHB to APB Bridge Verification**
📍 *SystemVerilog, UVM, SVA* | *June 2023*  
- Built pipelined AHB slave interface testbench  
- Achieved **99.8% functional coverage** using covergroups & assertions  
- Validated signal transitions (HADDR, PSELx, HTRANS, etc.) across transfer types

### 🔹 **1x3 Packet-Based Router Design & Verification**
📍 *Verilog, SystemVerilog, ModelSim, Quartus Prime* | *December 2022*  
- Designed FSM-based Router in Verilog with FIFO and Register modules  
- Verified RTL using SystemVerilog Assertions (SVA) and UVM  
- Reached **98.6% coverage** via targeted test cases & constraint generation

---

## 🛠️ Technical Skills

| Category             | Tools & Technologies                                                                 |
|----------------------|---------------------------------------------------------------------------------------|
| **HDLs**             | Verilog, SystemVerilog                                                               |
| **Verification**     | UVM, Assertions (SVA), Functional/Code Coverage, Constrained-Random Testing           |
| **EDA Tools**        | Cadence Virtuoso, ModelSim, QuestaSim, Quartus Prime, Vivado, Synopsys HSPICE        |
| **Core VLSI Skills** | ASIC Design Flow, Low-Power Design, CDC, STA, DFT, RTL Coding, Logic Synthesis       |
| **Scripting**        | TCL, Python, Cocotb                                                                  |
| **Bus Protocols**    | AXI, AHB, APB, SPI, UART                                                              |
| **Soft Skills**      | Communication, Problem Solving, Mentorship, Adaptability                             |

---

## 🎓 Education

**Illinois Institute of Technology, Chicago, IL**  
🎓 *MS in VLSI and Microelectronics*  
📆 Aug 2023 – Jun 2025 | GPA: 3.60/4.0  
**Courses:** High-Performance VLSI Design, Advanced VLSI Systems, Computer Architecture, Hardware Acceleration for ML

**Shri Vaishnav Institute of Technology & Science, Indore**  
🎓 *B.Tech in Electrical Engineering*  
📆 Jul 2018 – Aug 2021 | GPA: 3.44/4.0

---

## 📄 Resume

🔗 [Download My Resume (PDF)](https://drive.google.com/file/d/1XP1rTKtWYETedbxKggu2sc51Nq6ECcdu/view?usp=drive_link)

---

## 📈 GitHub Stats

![Abhishek's GitHub Stats](https://github-readme-stats.vercel.app/api?username=abhishekvarma827&show_icons=true&theme=radical)

---
