// Seed: 1115880643
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wire id_8,
    output supply0 id_9,
    input tri0 id_10,
    output supply0 id_11
    , id_17,
    output uwire id_12,
    output wire id_13,
    input tri1 id_14,
    input wand id_15
);
  wire id_18;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_7,
    output wor id_5
);
  wire id_8 = id_8 - id_2;
  module_0(
      id_2, id_0, id_4, id_0, id_3, id_5, id_1, id_2, id_5, id_5, id_0, id_5, id_5, id_5, id_2, id_2
  );
  wire id_9;
  assign id_7 = id_7;
  wire id_10;
endmodule
