<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../CCL_Designer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Edit_Your_CCL_Design.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulate_Your_CCL_Design_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Simulate_Your_CCL_Design_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulate_Your_CCL_Design_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Wishbone_Symbol_Example.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1411511640" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1411511640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411513246" xil_pn:in_ck="1700434982000290659" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1411513246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Simulate_Your_CCL_Design.vhd"/>
      <outfile xil_pn:name="../Wishbone_Symbol_Example.vhd"/>
      <outfile xil_pn:name="../Wishbone_to_Registers.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1411511640" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="654910467332383140" xil_pn:start_ts="1411511640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411511642" xil_pn:in_ck="5873599655531768554" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8833215283385445726" xil_pn:start_ts="1411511640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411511642" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8582148156742566632" xil_pn:start_ts="1411511642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411513246" xil_pn:in_ck="1700434982000290659" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1411513246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Simulate_Your_CCL_Design.vhd"/>
      <outfile xil_pn:name="../Wishbone_Symbol_Example.vhd"/>
      <outfile xil_pn:name="../Wishbone_to_Registers.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1411513251" xil_pn:in_ck="1700434982000290659" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6814660567156406518" xil_pn:start_ts="1411513246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulate_Your_CCL_Design_beh.prj"/>
      <outfile xil_pn:name="Simulate_Your_CCL_Design_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1411513465" xil_pn:in_ck="8536650624888387742" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="898090205173368146" xil_pn:start_ts="1411513465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulate_Your_CCL_Design_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
