{
    "code": "module TopModule (\n    input logic clk,\n    input logic shift_ena,\n    input logic count_ena,\n    input logic data,\n    output logic [3:0] q\n);\n\n    // Internal register to hold the shift register value\n    logic [3:0] shift_reg;\n\n    // Synchronous logic for the shift register and down counter\n    always @(posedge clk) begin\n        if (shift_ena) begin\n            // Shift left and insert new data at the LSB\n            shift_reg <= {shift_reg[2:0], data};\n        end else if (count_ena) begin\n            // Down count\n            if (shift_reg != 4'b0000) begin\n                shift_reg <= shift_reg - 1;\n            end\n        end\n    end\n\n    // Assign the internal shift register to the output\n    assign q = shift_reg;\n\n    // Initialize the shift register to 0 on reset (implicitly done in simulation)\n    initial begin\n        shift_reg = 4'b0000;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 618,
        "passfail": "R"
    }
}