

================================================================
== Vivado HLS Report for 'duplicateMat_Loop_Re_2'
================================================================
* Date:           Wed Mar 18 11:35:53 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 3.634 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |                     |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      | Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |tmp_V_read_r_fu_123  |read_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------+--------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_yuyv_Loop     |    58140|    58140|       323|          -|          -|   180|    no    |
        | + Read_yuyv_Loop.1  |      320|      320|         2|          1|          1|   320|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     68|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       1|     11|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    132|    -|
|Register         |        -|      -|      35|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      36|    211|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+--------+---------+-------+---+----+-----+
    |       Instance      | Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------+--------+---------+-------+---+----+-----+
    |tmp_V_read_r_fu_123  |read_r  |        0|      0|  1|  11|    0|
    +---------------------+--------+---------+-------+---+----+-----+
    |Total                |        |        0|      0|  1|  11|    0|
    +---------------------+--------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_136_p2                                    |     +    |      0|  0|  15|           8|           1|
    |j_fu_148_p2                                    |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_01001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp31       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln92_fu_130_p2                            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln95_fu_142_p2                            |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  68|          42|          27|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |i_0_i_i_reg_101             |   9|          2|    8|         16|
    |j_0_i_i_reg_112             |   9|          2|    9|         18|
    |p_dst2_cols_read_out_blk_n  |   9|          2|    1|          2|
    |p_src_cols_read_out_blk_n   |   9|          2|    1|          2|
    |p_src_data_V_blk_n          |   9|          2|    1|          2|
    |p_src_data_V_read           |   9|          2|    1|          2|
    |p_src_rows_read_out_blk_n   |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |src_V_V_blk_n               |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 132|         28|   27|         58|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  4|   0|    4|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |i_0_i_i_reg_101                   |  8|   0|    8|          0|
    |i_reg_158                         |  8|   0|    8|          0|
    |icmp_ln95_reg_163                 |  1|   0|    1|          0|
    |j_0_i_i_reg_112                   |  9|   0|    9|          0|
    |start_once_reg                    |  1|   0|    1|          0|
    |tmp_V_read_r_fu_123_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 35|   0|   35|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|start_out                    | out |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|start_write                  | out |    1| ap_ctrl_hs | duplicateMat_Loop_Re.2 | return value |
|p_src_data_V_dout            |  in |    8|   ap_fifo  |      p_src_data_V      |    pointer   |
|p_src_data_V_empty_n         |  in |    1|   ap_fifo  |      p_src_data_V      |    pointer   |
|p_src_data_V_read            | out |    1|   ap_fifo  |      p_src_data_V      |    pointer   |
|src_V_V_din                  | out |    8|   ap_fifo  |         src_V_V        |    pointer   |
|src_V_V_full_n               |  in |    1|   ap_fifo  |         src_V_V        |    pointer   |
|src_V_V_write                | out |    1|   ap_fifo  |         src_V_V        |    pointer   |
|p_src_rows_read_out_din      | out |    9|   ap_fifo  |   p_src_rows_read_out  |    pointer   |
|p_src_rows_read_out_full_n   |  in |    1|   ap_fifo  |   p_src_rows_read_out  |    pointer   |
|p_src_rows_read_out_write    | out |    1|   ap_fifo  |   p_src_rows_read_out  |    pointer   |
|p_src_cols_read_out_din      | out |   10|   ap_fifo  |   p_src_cols_read_out  |    pointer   |
|p_src_cols_read_out_full_n   |  in |    1|   ap_fifo  |   p_src_cols_read_out  |    pointer   |
|p_src_cols_read_out_write    | out |    1|   ap_fifo  |   p_src_cols_read_out  |    pointer   |
|p_dst2_cols_read_out_din     | out |   10|   ap_fifo  |  p_dst2_cols_read_out  |    pointer   |
|p_dst2_cols_read_out_full_n  |  in |    1|   ap_fifo  |  p_dst2_cols_read_out  |    pointer   |
|p_dst2_cols_read_out_write   | out |    1|   ap_fifo  |  p_dst2_cols_read_out  |    pointer   |
+-----------------------------+-----+-----+------------+------------------------+--------------+

