$date
	Sat May 29 16:29:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " o_carry $end
$var reg 1 # c $end
$var reg 1 $ x $end
$var reg 1 % y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2000
1!
1#
#4000
0#
1%
#6000
1"
0!
1#
#8000
0"
1!
0#
0%
1$
#10000
1"
0!
1#
#12000
0#
1%
#14000
1!
1#
#16000
