var pairs =
{
"third-party":{"simulators":1}
,"section":{"explains":1}
,"explains":{"aldec":1}
,"aldec":{"active-hdl":1,"riviera":1}
,"active-hdl":{"aldec":1}
,"riviera":{"pro":1}
,"pro":{"cadence":1,"mentor":1}
,"cadence":{"nc-verilog":1,"nc-vhdl":1,"ncsim":1}
,"nc-verilog":{"cadence":1}
,"nc-vhdl":{"cadence":1}
,"ncsim":{"mentor":1,"aldec":1}
,"mentor":{"graphics":1}
,"graphics":{"modelsim":1}
,"modelsim":{"questa":1}
,"questa":{"synopsys":1,"simulators":1}
,"synopsys":{"vcs":1,"vcs-mx":1}
,"vcs":{"software":1,"cadence":1}
,"software":{"simulate":1}
,"simulate":{"designs":1}
,"designs":{"target":1}
,"target":{"fpgas":1}
,"fpgas":{"shows":1}
,"shows":{"simulators":1}
,"simulators":{"perform":1,"obtain":1}
,"perform":{"functional":1}
,"functional":{"register-transfer-level":1}
,"register-transfer-level":{"rtl":1}
,"rtl":{"simulation":1}
,"simulation":{"post-map":1,"place-and-route":1,"without":1,"library":1,"aldec":1,"cadence":1,"mentor":1,"synopsys":1}
,"post-map":{"simulation":1}
,"place-and-route":{"gate-level":1}
,"gate-level":{"simulation":1}
,"without":{"timing":1}
,"timing":{"simulation":1}
,"supply":{"synopsys":1}
,"obtain":{"independently":1}
,"library":{"files":1}
,"performing":{"simulation":1,"mixed-language":1}
,"mixed-language":{"verilog":1}
,"verilog":{"vhdl":1,"systemverilog":1}
,"vhdl":{"simulation":1}
,"systemverilog":{"simulation":1}
,"referencing":{"black-box":1}
,"black-box":{"models":1}
}
;Search.control.loadWordPairs(pairs);
