Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Nov 22 22:29:59 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file lab8_2_1_control_sets_placed.rpt
| Design       : lab8_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            1 |
|      8 |            4 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                                  Enable Signal                                 |                                    Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|  nolabel_line21/inst/clk_out1 |                                                                                |                                                                                       |                1 |              2 |
|  clock_BUFG                   |                                                                                |                                                                                       |                1 |              2 |
|  nolabel_line24/CD/CLK        |                                                                                |                                                                                       |                1 |              4 |
|  nolabel_line22/CLK           |                                                                                |                                                                                       |                3 |              6 |
|  nolabel_line22/CLK           | nolabel_line23/ith1__0                                                         | nolabel_line23/nolabel_line20/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  nolabel_line22/CLK           | nolabel_line23/ith2                                                            | nolabel_line23/nolabel_line21/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  nolabel_line22/CLK           | enable_IBUF                                                                    | nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  nolabel_line22/CLK           | nolabel_line23/nolabel_line18/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | nolabel_line23/nolabel_line19/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  nolabel_line21/inst/clk_out1 |                                                                                | nolabel_line24/CD/n1_carry__2_n_4                                                     |                8 |             64 |
|  clock_BUFG                   |                                                                                | nolabel_line22/clear                                                                  |                8 |             64 |
+-------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+


