.inputs r_wl_0 r_wl_1 r_rl_0 r_rl_1
.outputs wl_0 wl_1 rl_0 rl_1
