{
  "module_name": "octeon-stubs.h",
  "hash_id": "a8441c710a9763dd2d60fc599a40ff02ab4e6b65c9ac38bc69409e327c1d3059",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/octeon/octeon-stubs.h",
  "human_readable_source": " \n#define CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE\t512\n\n#ifndef XKPHYS_TO_PHYS\n# define XKPHYS_TO_PHYS(p)\t\t\t(p)\n#endif\n\n#define OCTEON_IRQ_WORKQ0 0\n#define OCTEON_IRQ_RML 0\n#define OCTEON_IRQ_TIMER1 0\n#define OCTEON_IS_MODEL(x) 0\n#define octeon_has_feature(x)\t0\n#define octeon_get_clock_rate()\t0\n\n#define CVMX_SYNCIOBDMA\t\tdo { } while (0)\n\n#define CVMX_HELPER_INPUT_TAG_TYPE\t0\n#define CVMX_HELPER_FIRST_MBUFF_SKIP\t7\n#define CVMX_FAU_REG_END\t\t(2048)\n#define CVMX_FPA_OUTPUT_BUFFER_POOL\t    (2)\n#define CVMX_FPA_OUTPUT_BUFFER_POOL_SIZE    16\n#define CVMX_FPA_PACKET_POOL\t\t    (0)\n#define CVMX_FPA_PACKET_POOL_SIZE\t    16\n#define CVMX_FPA_WQE_POOL\t\t    (1)\n#define CVMX_FPA_WQE_POOL_SIZE\t\t    16\n#define CVMX_GMXX_RXX_ADR_CAM_EN(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_ADR_CTL(a, b)\t((a) + (b))\n#define CVMX_GMXX_PRTX_CFG(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_FRM_MAX(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_JABBER(a, b)\t((a) + (b))\n#define CVMX_IPD_CTL_STATUS\t\t0\n#define CVMX_PIP_FRM_LEN_CHKX(a)\t(a)\n#define CVMX_PIP_NUM_INPUT_PORTS\t1\n#define CVMX_SCR_SCRATCH\t\t0\n#define CVMX_PKO_QUEUES_PER_PORT_INTERFACE0\t2\n#define CVMX_PKO_QUEUES_PER_PORT_INTERFACE1\t2\n#define CVMX_IPD_SUB_PORT_FCS\t\t0\n#define CVMX_SSO_WQ_IQ_DIS\t\t0\n#define CVMX_SSO_WQ_INT\t\t\t0\n#define CVMX_POW_WQ_INT\t\t\t0\n#define CVMX_SSO_WQ_INT_PC\t\t0\n#define CVMX_NPI_RSL_INT_BLOCKS\t\t0\n#define CVMX_POW_WQ_INT_PC\t\t0\n\nunion cvmx_pip_wqe_word2 {\n\tuint64_t u64;\n\tstruct {\n\t\tuint64_t bufs:8;\n\t\tuint64_t ip_offset:8;\n\t\tuint64_t vlan_valid:1;\n\t\tuint64_t vlan_stacked:1;\n\t\tuint64_t unassigned:1;\n\t\tuint64_t vlan_cfi:1;\n\t\tuint64_t vlan_id:12;\n\t\tuint64_t pr:4;\n\t\tuint64_t unassigned2:8;\n\t\tuint64_t dec_ipcomp:1;\n\t\tuint64_t tcp_or_udp:1;\n\t\tuint64_t dec_ipsec:1;\n\t\tuint64_t is_v6:1;\n\t\tuint64_t software:1;\n\t\tuint64_t L4_error:1;\n\t\tuint64_t is_frag:1;\n\t\tuint64_t IP_exc:1;\n\t\tuint64_t is_bcast:1;\n\t\tuint64_t is_mcast:1;\n\t\tuint64_t not_IP:1;\n\t\tuint64_t rcv_error:1;\n\t\tuint64_t err_code:8;\n\t} s;\n\tstruct {\n\t\tuint64_t bufs:8;\n\t\tuint64_t ip_offset:8;\n\t\tuint64_t vlan_valid:1;\n\t\tuint64_t vlan_stacked:1;\n\t\tuint64_t unassigned:1;\n\t\tuint64_t vlan_cfi:1;\n\t\tuint64_t vlan_id:12;\n\t\tuint64_t port:12;\n\t\tuint64_t dec_ipcomp:1;\n\t\tuint64_t tcp_or_udp:1;\n\t\tuint64_t dec_ipsec:1;\n\t\tuint64_t is_v6:1;\n\t\tuint64_t software:1;\n\t\tuint64_t L4_error:1;\n\t\tuint64_t is_frag:1;\n\t\tuint64_t IP_exc:1;\n\t\tuint64_t is_bcast:1;\n\t\tuint64_t is_mcast:1;\n\t\tuint64_t not_IP:1;\n\t\tuint64_t rcv_error:1;\n\t\tuint64_t err_code:8;\n\t} s_cn68xx;\n\n\tstruct {\n\t\tuint64_t unused1:16;\n\t\tuint64_t vlan:16;\n\t\tuint64_t unused2:32;\n\t} svlan;\n\tstruct {\n\t\tuint64_t bufs:8;\n\t\tuint64_t unused:8;\n\t\tuint64_t vlan_valid:1;\n\t\tuint64_t vlan_stacked:1;\n\t\tuint64_t unassigned:1;\n\t\tuint64_t vlan_cfi:1;\n\t\tuint64_t vlan_id:12;\n\t\tuint64_t pr:4;\n\t\tuint64_t unassigned2:12;\n\t\tuint64_t software:1;\n\t\tuint64_t unassigned3:1;\n\t\tuint64_t is_rarp:1;\n\t\tuint64_t is_arp:1;\n\t\tuint64_t is_bcast:1;\n\t\tuint64_t is_mcast:1;\n\t\tuint64_t not_IP:1;\n\t\tuint64_t rcv_error:1;\n\t\tuint64_t err_code:8;\n\t} snoip;\n\n};\n\nunion cvmx_pip_wqe_word0 {\n\tstruct {\n\t\tuint64_t next_ptr:40;\n\t\tuint8_t unused;\n\t\t__wsum hw_chksum;\n\t} cn38xx;\n\tstruct {\n\t\tuint64_t pknd:6;         \n\t\tuint64_t unused2:2;      \n\t\tuint64_t bpid:6;         \n\t\tuint64_t unused1:18;     \n\t\tuint64_t l2ptr:8;        \n\t\tuint64_t l3ptr:8;        \n\t\tuint64_t unused0:8;      \n\t\tuint64_t l4ptr:8;        \n\t} cn68xx;\n};\n\nunion cvmx_wqe_word0 {\n\tuint64_t u64;\n\tunion cvmx_pip_wqe_word0 pip;\n};\n\nunion cvmx_wqe_word1 {\n\tuint64_t u64;\n\tstruct {\n\t\tuint64_t tag:32;\n\t\tuint64_t tag_type:2;\n\t\tuint64_t varies:14;\n\t\tuint64_t len:16;\n\t};\n\tstruct {\n\t\tuint64_t tag:32;\n\t\tuint64_t tag_type:2;\n\t\tuint64_t zero_2:3;\n\t\tuint64_t grp:6;\n\t\tuint64_t zero_1:1;\n\t\tuint64_t qos:3;\n\t\tuint64_t zero_0:1;\n\t\tuint64_t len:16;\n\t} cn68xx;\n\tstruct {\n\t\tuint64_t tag:32;\n\t\tuint64_t tag_type:2;\n\t\tuint64_t zero_2:1;\n\t\tuint64_t grp:4;\n\t\tuint64_t qos:3;\n\t\tuint64_t ipprt:6;\n\t\tuint64_t len:16;\n\t} cn38xx;\n};\n\nunion cvmx_buf_ptr {\n\tvoid *ptr;\n\tuint64_t u64;\n\tstruct {\n\t\tuint64_t i:1;\n\t\tuint64_t back:4;\n\t\tuint64_t pool:3;\n\t\tuint64_t size:16;\n\t\tuint64_t addr:40;\n\t} s;\n};\n\nstruct cvmx_wqe {\n\tunion cvmx_wqe_word0 word0;\n\tunion cvmx_wqe_word1 word1;\n\tunion cvmx_pip_wqe_word2 word2;\n\tunion cvmx_buf_ptr packet_ptr;\n\tuint8_t packet_data[96];\n};\n\nunion cvmx_helper_link_info {\n\tuint64_t u64;\n\tstruct {\n\t\tuint64_t reserved_20_63:44;\n\t\tuint64_t link_up:1;\t     \n\t\tuint64_t full_duplex:1;\t     \n\t\tuint64_t speed:18;\t     \n\t} s;\n};\n\nenum cvmx_fau_reg_32 {\n\tCVMX_FAU_REG_32_START\t= 0,\n};\n\nenum cvmx_fau_op_size {\n\tCVMX_FAU_OP_SIZE_8 = 0,\n\tCVMX_FAU_OP_SIZE_16 = 1,\n\tCVMX_FAU_OP_SIZE_32 = 2,\n\tCVMX_FAU_OP_SIZE_64 = 3\n};\n\ntypedef enum {\n\tCVMX_SPI_MODE_UNKNOWN = 0,\n\tCVMX_SPI_MODE_TX_HALFPLEX = 1,\n\tCVMX_SPI_MODE_RX_HALFPLEX = 2,\n\tCVMX_SPI_MODE_DUPLEX = 3\n} cvmx_spi_mode_t;\n\ntypedef enum {\n\tCVMX_HELPER_INTERFACE_MODE_DISABLED,\n\tCVMX_HELPER_INTERFACE_MODE_RGMII,\n\tCVMX_HELPER_INTERFACE_MODE_GMII,\n\tCVMX_HELPER_INTERFACE_MODE_SPI,\n\tCVMX_HELPER_INTERFACE_MODE_PCIE,\n\tCVMX_HELPER_INTERFACE_MODE_XAUI,\n\tCVMX_HELPER_INTERFACE_MODE_SGMII,\n\tCVMX_HELPER_INTERFACE_MODE_PICMG,\n\tCVMX_HELPER_INTERFACE_MODE_NPI,\n\tCVMX_HELPER_INTERFACE_MODE_LOOP,\n} cvmx_helper_interface_mode_t;\n\ntypedef enum {\n\tCVMX_POW_WAIT = 1,\n\tCVMX_POW_NO_WAIT = 0,\n} cvmx_pow_wait_t;\n\ntypedef enum {\n\tCVMX_PKO_LOCK_NONE = 0,\n\tCVMX_PKO_LOCK_ATOMIC_TAG = 1,\n\tCVMX_PKO_LOCK_CMD_QUEUE = 2,\n} cvmx_pko_lock_t;\n\ntypedef enum {\n\tCVMX_PKO_SUCCESS,\n\tCVMX_PKO_INVALID_PORT,\n\tCVMX_PKO_INVALID_QUEUE,\n\tCVMX_PKO_INVALID_PRIORITY,\n\tCVMX_PKO_NO_MEMORY,\n\tCVMX_PKO_PORT_ALREADY_SETUP,\n\tCVMX_PKO_CMD_QUEUE_INIT_ERROR\n} cvmx_pko_status_t;\n\nenum cvmx_pow_tag_type {\n\tCVMX_POW_TAG_TYPE_ORDERED   = 0L,\n\tCVMX_POW_TAG_TYPE_ATOMIC    = 1L,\n\tCVMX_POW_TAG_TYPE_NULL\t    = 2L,\n\tCVMX_POW_TAG_TYPE_NULL_NULL = 3L\n};\n\nunion cvmx_ipd_ctl_status {\n\tuint64_t u64;\n\tstruct cvmx_ipd_ctl_status_s {\n\t\tuint64_t reserved_18_63:46;\n\t\tuint64_t use_sop:1;\n\t\tuint64_t rst_done:1;\n\t\tuint64_t clken:1;\n\t\tuint64_t no_wptr:1;\n\t\tuint64_t pq_apkt:1;\n\t\tuint64_t pq_nabuf:1;\n\t\tuint64_t ipd_full:1;\n\t\tuint64_t pkt_off:1;\n\t\tuint64_t len_m8:1;\n\t\tuint64_t reset:1;\n\t\tuint64_t addpkt:1;\n\t\tuint64_t naddbuf:1;\n\t\tuint64_t pkt_lend:1;\n\t\tuint64_t wqe_lend:1;\n\t\tuint64_t pbp_en:1;\n\t\tuint64_t opc_mode:2;\n\t\tuint64_t ipd_en:1;\n\t} s;\n\tstruct cvmx_ipd_ctl_status_cn30xx {\n\t\tuint64_t reserved_10_63:54;\n\t\tuint64_t len_m8:1;\n\t\tuint64_t reset:1;\n\t\tuint64_t addpkt:1;\n\t\tuint64_t naddbuf:1;\n\t\tuint64_t pkt_lend:1;\n\t\tuint64_t wqe_lend:1;\n\t\tuint64_t pbp_en:1;\n\t\tuint64_t opc_mode:2;\n\t\tuint64_t ipd_en:1;\n\t} cn30xx;\n\tstruct cvmx_ipd_ctl_status_cn38xxp2 {\n\t\tuint64_t reserved_9_63:55;\n\t\tuint64_t reset:1;\n\t\tuint64_t addpkt:1;\n\t\tuint64_t naddbuf:1;\n\t\tuint64_t pkt_lend:1;\n\t\tuint64_t wqe_lend:1;\n\t\tuint64_t pbp_en:1;\n\t\tuint64_t opc_mode:2;\n\t\tuint64_t ipd_en:1;\n\t} cn38xxp2;\n\tstruct cvmx_ipd_ctl_status_cn50xx {\n\t\tuint64_t reserved_15_63:49;\n\t\tuint64_t no_wptr:1;\n\t\tuint64_t pq_apkt:1;\n\t\tuint64_t pq_nabuf:1;\n\t\tuint64_t ipd_full:1;\n\t\tuint64_t pkt_off:1;\n\t\tuint64_t len_m8:1;\n\t\tuint64_t reset:1;\n\t\tuint64_t addpkt:1;\n\t\tuint64_t naddbuf:1;\n\t\tuint64_t pkt_lend:1;\n\t\tuint64_t wqe_lend:1;\n\t\tuint64_t pbp_en:1;\n\t\tuint64_t opc_mode:2;\n\t\tuint64_t ipd_en:1;\n\t} cn50xx;\n\tstruct cvmx_ipd_ctl_status_cn58xx {\n\t\tuint64_t reserved_12_63:52;\n\t\tuint64_t ipd_full:1;\n\t\tuint64_t pkt_off:1;\n\t\tuint64_t len_m8:1;\n\t\tuint64_t reset:1;\n\t\tuint64_t addpkt:1;\n\t\tuint64_t naddbuf:1;\n\t\tuint64_t pkt_lend:1;\n\t\tuint64_t wqe_lend:1;\n\t\tuint64_t pbp_en:1;\n\t\tuint64_t opc_mode:2;\n\t\tuint64_t ipd_en:1;\n\t} cn58xx;\n\tstruct cvmx_ipd_ctl_status_cn63xxp1 {\n\t\tuint64_t reserved_16_63:48;\n\t\tuint64_t clken:1;\n\t\tuint64_t no_wptr:1;\n\t\tuint64_t pq_apkt:1;\n\t\tuint64_t pq_nabuf:1;\n\t\tuint64_t ipd_full:1;\n\t\tuint64_t pkt_off:1;\n\t\tuint64_t len_m8:1;\n\t\tuint64_t reset:1;\n\t\tuint64_t addpkt:1;\n\t\tuint64_t naddbuf:1;\n\t\tuint64_t pkt_lend:1;\n\t\tuint64_t wqe_lend:1;\n\t\tuint64_t pbp_en:1;\n\t\tuint64_t opc_mode:2;\n\t\tuint64_t ipd_en:1;\n\t} cn63xxp1;\n};\n\nunion cvmx_ipd_sub_port_fcs {\n\tuint64_t u64;\n\tstruct cvmx_ipd_sub_port_fcs_s {\n\t\tuint64_t port_bit:32;\n\t\tuint64_t reserved_32_35:4;\n\t\tuint64_t port_bit2:4;\n\t\tuint64_t reserved_40_63:24;\n\t} s;\n\tstruct cvmx_ipd_sub_port_fcs_cn30xx {\n\t\tuint64_t port_bit:3;\n\t\tuint64_t reserved_3_63:61;\n\t} cn30xx;\n\tstruct cvmx_ipd_sub_port_fcs_cn38xx {\n\t\tuint64_t port_bit:32;\n\t\tuint64_t reserved_32_63:32;\n\t} cn38xx;\n};\n\nunion cvmx_ipd_sub_port_qos_cnt {\n\tuint64_t u64;\n\tstruct cvmx_ipd_sub_port_qos_cnt_s {\n\t\tuint64_t cnt:32;\n\t\tuint64_t port_qos:9;\n\t\tuint64_t reserved_41_63:23;\n\t} s;\n};\n\ntypedef struct {\n\tuint32_t dropped_octets;\n\tuint32_t dropped_packets;\n\tuint32_t pci_raw_packets;\n\tuint32_t octets;\n\tuint32_t packets;\n\tuint32_t multicast_packets;\n\tuint32_t broadcast_packets;\n\tuint32_t len_64_packets;\n\tuint32_t len_65_127_packets;\n\tuint32_t len_128_255_packets;\n\tuint32_t len_256_511_packets;\n\tuint32_t len_512_1023_packets;\n\tuint32_t len_1024_1518_packets;\n\tuint32_t len_1519_max_packets;\n\tuint32_t fcs_align_err_packets;\n\tuint32_t runt_packets;\n\tuint32_t runt_crc_packets;\n\tuint32_t oversize_packets;\n\tuint32_t oversize_crc_packets;\n\tuint32_t inb_packets;\n\tuint64_t inb_octets;\n\tuint16_t inb_errors;\n} cvmx_pip_port_status_t;\n\ntypedef struct {\n\tuint32_t packets;\n\tuint64_t octets;\n\tuint64_t doorbell;\n} cvmx_pko_port_status_t;\n\nunion cvmx_pip_frm_len_chkx {\n\tuint64_t u64;\n\tstruct cvmx_pip_frm_len_chkx_s {\n\t\tuint64_t reserved_32_63:32;\n\t\tuint64_t maxlen:16;\n\t\tuint64_t minlen:16;\n\t} s;\n};\n\nunion cvmx_gmxx_rxx_frm_ctl {\n\tuint64_t u64;\n\tstruct cvmx_gmxx_rxx_frm_ctl_s {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t vlan_len:1;\n\t\tuint64_t pad_len:1;\n\t\tuint64_t pre_align:1;\n\t\tuint64_t null_dis:1;\n\t\tuint64_t reserved_11_11:1;\n\t\tuint64_t ptp_mode:1;\n\t\tuint64_t reserved_13_63:51;\n\t} s;\n\tstruct cvmx_gmxx_rxx_frm_ctl_cn30xx {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t vlan_len:1;\n\t\tuint64_t pad_len:1;\n\t\tuint64_t reserved_9_63:55;\n\t} cn30xx;\n\tstruct cvmx_gmxx_rxx_frm_ctl_cn31xx {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t vlan_len:1;\n\t\tuint64_t reserved_8_63:56;\n\t} cn31xx;\n\tstruct cvmx_gmxx_rxx_frm_ctl_cn50xx {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t reserved_7_8:2;\n\t\tuint64_t pre_align:1;\n\t\tuint64_t null_dis:1;\n\t\tuint64_t reserved_11_63:53;\n\t} cn50xx;\n\tstruct cvmx_gmxx_rxx_frm_ctl_cn56xxp1 {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t reserved_7_8:2;\n\t\tuint64_t pre_align:1;\n\t\tuint64_t reserved_10_63:54;\n\t} cn56xxp1;\n\tstruct cvmx_gmxx_rxx_frm_ctl_cn58xx {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t vlan_len:1;\n\t\tuint64_t pad_len:1;\n\t\tuint64_t pre_align:1;\n\t\tuint64_t null_dis:1;\n\t\tuint64_t reserved_11_63:53;\n\t} cn58xx;\n\tstruct cvmx_gmxx_rxx_frm_ctl_cn61xx {\n\t\tuint64_t pre_chk:1;\n\t\tuint64_t pre_strp:1;\n\t\tuint64_t ctl_drp:1;\n\t\tuint64_t ctl_bck:1;\n\t\tuint64_t ctl_mcst:1;\n\t\tuint64_t ctl_smac:1;\n\t\tuint64_t pre_free:1;\n\t\tuint64_t reserved_7_8:2;\n\t\tuint64_t pre_align:1;\n\t\tuint64_t null_dis:1;\n\t\tuint64_t reserved_11_11:1;\n\t\tuint64_t ptp_mode:1;\n\t\tuint64_t reserved_13_63:51;\n\t} cn61xx;\n};\n\nunion cvmx_gmxx_rxx_int_reg {\n\tuint64_t u64;\n\tstruct cvmx_gmxx_rxx_int_reg_s {\n\t\tuint64_t minerr:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t maxerr:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t alnerr:1;\n\t\tuint64_t lenerr:1;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t niberr:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t phy_link:1;\n\t\tuint64_t phy_spd:1;\n\t\tuint64_t phy_dupx:1;\n\t\tuint64_t pause_drp:1;\n\t\tuint64_t loc_fault:1;\n\t\tuint64_t rem_fault:1;\n\t\tuint64_t bad_seq:1;\n\t\tuint64_t bad_term:1;\n\t\tuint64_t unsop:1;\n\t\tuint64_t uneop:1;\n\t\tuint64_t undat:1;\n\t\tuint64_t hg2fld:1;\n\t\tuint64_t hg2cc:1;\n\t\tuint64_t reserved_29_63:35;\n\t} s;\n\tstruct cvmx_gmxx_rxx_int_reg_cn30xx {\n\t\tuint64_t minerr:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t maxerr:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t alnerr:1;\n\t\tuint64_t lenerr:1;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t niberr:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t phy_link:1;\n\t\tuint64_t phy_spd:1;\n\t\tuint64_t phy_dupx:1;\n\t\tuint64_t reserved_19_63:45;\n\t} cn30xx;\n\tstruct cvmx_gmxx_rxx_int_reg_cn50xx {\n\t\tuint64_t reserved_0_0:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t reserved_2_2:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t alnerr:1;\n\t\tuint64_t reserved_6_6:1;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t niberr:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t phy_link:1;\n\t\tuint64_t phy_spd:1;\n\t\tuint64_t phy_dupx:1;\n\t\tuint64_t pause_drp:1;\n\t\tuint64_t reserved_20_63:44;\n\t} cn50xx;\n\tstruct cvmx_gmxx_rxx_int_reg_cn52xx {\n\t\tuint64_t reserved_0_0:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t reserved_2_2:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t reserved_5_6:2;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t reserved_9_9:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t reserved_16_18:3;\n\t\tuint64_t pause_drp:1;\n\t\tuint64_t loc_fault:1;\n\t\tuint64_t rem_fault:1;\n\t\tuint64_t bad_seq:1;\n\t\tuint64_t bad_term:1;\n\t\tuint64_t unsop:1;\n\t\tuint64_t uneop:1;\n\t\tuint64_t undat:1;\n\t\tuint64_t hg2fld:1;\n\t\tuint64_t hg2cc:1;\n\t\tuint64_t reserved_29_63:35;\n\t} cn52xx;\n\tstruct cvmx_gmxx_rxx_int_reg_cn56xxp1 {\n\t\tuint64_t reserved_0_0:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t reserved_2_2:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t reserved_5_6:2;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t reserved_9_9:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t reserved_16_18:3;\n\t\tuint64_t pause_drp:1;\n\t\tuint64_t loc_fault:1;\n\t\tuint64_t rem_fault:1;\n\t\tuint64_t bad_seq:1;\n\t\tuint64_t bad_term:1;\n\t\tuint64_t unsop:1;\n\t\tuint64_t uneop:1;\n\t\tuint64_t undat:1;\n\t\tuint64_t reserved_27_63:37;\n\t} cn56xxp1;\n\tstruct cvmx_gmxx_rxx_int_reg_cn58xx {\n\t\tuint64_t minerr:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t maxerr:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t alnerr:1;\n\t\tuint64_t lenerr:1;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t niberr:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t phy_link:1;\n\t\tuint64_t phy_spd:1;\n\t\tuint64_t phy_dupx:1;\n\t\tuint64_t pause_drp:1;\n\t\tuint64_t reserved_20_63:44;\n\t} cn58xx;\n\tstruct cvmx_gmxx_rxx_int_reg_cn61xx {\n\t\tuint64_t minerr:1;\n\t\tuint64_t carext:1;\n\t\tuint64_t reserved_2_2:1;\n\t\tuint64_t jabber:1;\n\t\tuint64_t fcserr:1;\n\t\tuint64_t reserved_5_6:2;\n\t\tuint64_t rcverr:1;\n\t\tuint64_t skperr:1;\n\t\tuint64_t reserved_9_9:1;\n\t\tuint64_t ovrerr:1;\n\t\tuint64_t pcterr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t falerr:1;\n\t\tuint64_t coldet:1;\n\t\tuint64_t ifgerr:1;\n\t\tuint64_t reserved_16_18:3;\n\t\tuint64_t pause_drp:1;\n\t\tuint64_t loc_fault:1;\n\t\tuint64_t rem_fault:1;\n\t\tuint64_t bad_seq:1;\n\t\tuint64_t bad_term:1;\n\t\tuint64_t unsop:1;\n\t\tuint64_t uneop:1;\n\t\tuint64_t undat:1;\n\t\tuint64_t hg2fld:1;\n\t\tuint64_t hg2cc:1;\n\t\tuint64_t reserved_29_63:35;\n\t} cn61xx;\n};\n\nunion cvmx_gmxx_prtx_cfg {\n\tuint64_t u64;\n\tstruct cvmx_gmxx_prtx_cfg_s {\n\t\tuint64_t reserved_22_63:42;\n\t\tuint64_t pknd:6;\n\t\tuint64_t reserved_14_15:2;\n\t\tuint64_t tx_idle:1;\n\t\tuint64_t rx_idle:1;\n\t\tuint64_t reserved_9_11:3;\n\t\tuint64_t speed_msb:1;\n\t\tuint64_t reserved_4_7:4;\n\t\tuint64_t slottime:1;\n\t\tuint64_t duplex:1;\n\t\tuint64_t speed:1;\n\t\tuint64_t en:1;\n\t} s;\n\tstruct cvmx_gmxx_prtx_cfg_cn30xx {\n\t\tuint64_t reserved_4_63:60;\n\t\tuint64_t slottime:1;\n\t\tuint64_t duplex:1;\n\t\tuint64_t speed:1;\n\t\tuint64_t en:1;\n\t} cn30xx;\n\tstruct cvmx_gmxx_prtx_cfg_cn52xx {\n\t\tuint64_t reserved_14_63:50;\n\t\tuint64_t tx_idle:1;\n\t\tuint64_t rx_idle:1;\n\t\tuint64_t reserved_9_11:3;\n\t\tuint64_t speed_msb:1;\n\t\tuint64_t reserved_4_7:4;\n\t\tuint64_t slottime:1;\n\t\tuint64_t duplex:1;\n\t\tuint64_t speed:1;\n\t\tuint64_t en:1;\n\t} cn52xx;\n};\n\nunion cvmx_gmxx_rxx_adr_ctl {\n\tuint64_t u64;\n\tstruct cvmx_gmxx_rxx_adr_ctl_s {\n\t\tuint64_t reserved_4_63:60;\n\t\tuint64_t cam_mode:1;\n\t\tuint64_t mcst:2;\n\t\tuint64_t bcst:1;\n\t} s;\n};\n\nunion cvmx_pip_prt_tagx {\n\tuint64_t u64;\n\tstruct cvmx_pip_prt_tagx_s {\n\t\tuint64_t reserved_54_63:10;\n\t\tuint64_t portadd_en:1;\n\t\tuint64_t inc_hwchk:1;\n\t\tuint64_t reserved_50_51:2;\n\t\tuint64_t grptagbase_msb:2;\n\t\tuint64_t reserved_46_47:2;\n\t\tuint64_t grptagmask_msb:2;\n\t\tuint64_t reserved_42_43:2;\n\t\tuint64_t grp_msb:2;\n\t\tuint64_t grptagbase:4;\n\t\tuint64_t grptagmask:4;\n\t\tuint64_t grptag:1;\n\t\tuint64_t grptag_mskip:1;\n\t\tuint64_t tag_mode:2;\n\t\tuint64_t inc_vs:2;\n\t\tuint64_t inc_vlan:1;\n\t\tuint64_t inc_prt_flag:1;\n\t\tuint64_t ip6_dprt_flag:1;\n\t\tuint64_t ip4_dprt_flag:1;\n\t\tuint64_t ip6_sprt_flag:1;\n\t\tuint64_t ip4_sprt_flag:1;\n\t\tuint64_t ip6_nxth_flag:1;\n\t\tuint64_t ip4_pctl_flag:1;\n\t\tuint64_t ip6_dst_flag:1;\n\t\tuint64_t ip4_dst_flag:1;\n\t\tuint64_t ip6_src_flag:1;\n\t\tuint64_t ip4_src_flag:1;\n\t\tuint64_t tcp6_tag_type:2;\n\t\tuint64_t tcp4_tag_type:2;\n\t\tuint64_t ip6_tag_type:2;\n\t\tuint64_t ip4_tag_type:2;\n\t\tuint64_t non_tag_type:2;\n\t\tuint64_t grp:4;\n\t} s;\n\tstruct cvmx_pip_prt_tagx_cn30xx {\n\t\tuint64_t reserved_40_63:24;\n\t\tuint64_t grptagbase:4;\n\t\tuint64_t grptagmask:4;\n\t\tuint64_t grptag:1;\n\t\tuint64_t reserved_30_30:1;\n\t\tuint64_t tag_mode:2;\n\t\tuint64_t inc_vs:2;\n\t\tuint64_t inc_vlan:1;\n\t\tuint64_t inc_prt_flag:1;\n\t\tuint64_t ip6_dprt_flag:1;\n\t\tuint64_t ip4_dprt_flag:1;\n\t\tuint64_t ip6_sprt_flag:1;\n\t\tuint64_t ip4_sprt_flag:1;\n\t\tuint64_t ip6_nxth_flag:1;\n\t\tuint64_t ip4_pctl_flag:1;\n\t\tuint64_t ip6_dst_flag:1;\n\t\tuint64_t ip4_dst_flag:1;\n\t\tuint64_t ip6_src_flag:1;\n\t\tuint64_t ip4_src_flag:1;\n\t\tuint64_t tcp6_tag_type:2;\n\t\tuint64_t tcp4_tag_type:2;\n\t\tuint64_t ip6_tag_type:2;\n\t\tuint64_t ip4_tag_type:2;\n\t\tuint64_t non_tag_type:2;\n\t\tuint64_t grp:4;\n\t} cn30xx;\n\tstruct cvmx_pip_prt_tagx_cn50xx {\n\t\tuint64_t reserved_40_63:24;\n\t\tuint64_t grptagbase:4;\n\t\tuint64_t grptagmask:4;\n\t\tuint64_t grptag:1;\n\t\tuint64_t grptag_mskip:1;\n\t\tuint64_t tag_mode:2;\n\t\tuint64_t inc_vs:2;\n\t\tuint64_t inc_vlan:1;\n\t\tuint64_t inc_prt_flag:1;\n\t\tuint64_t ip6_dprt_flag:1;\n\t\tuint64_t ip4_dprt_flag:1;\n\t\tuint64_t ip6_sprt_flag:1;\n\t\tuint64_t ip4_sprt_flag:1;\n\t\tuint64_t ip6_nxth_flag:1;\n\t\tuint64_t ip4_pctl_flag:1;\n\t\tuint64_t ip6_dst_flag:1;\n\t\tuint64_t ip4_dst_flag:1;\n\t\tuint64_t ip6_src_flag:1;\n\t\tuint64_t ip4_src_flag:1;\n\t\tuint64_t tcp6_tag_type:2;\n\t\tuint64_t tcp4_tag_type:2;\n\t\tuint64_t ip6_tag_type:2;\n\t\tuint64_t ip4_tag_type:2;\n\t\tuint64_t non_tag_type:2;\n\t\tuint64_t grp:4;\n\t} cn50xx;\n};\n\nunion cvmx_spxx_int_reg {\n\tuint64_t u64;\n\tstruct cvmx_spxx_int_reg_s {\n\t\tuint64_t reserved_32_63:32;\n\t\tuint64_t spf:1;\n\t\tuint64_t reserved_12_30:19;\n\t\tuint64_t calerr:1;\n\t\tuint64_t syncerr:1;\n\t\tuint64_t diperr:1;\n\t\tuint64_t tpaovr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t drwnng:1;\n\t\tuint64_t clserr:1;\n\t\tuint64_t spiovr:1;\n\t\tuint64_t reserved_2_3:2;\n\t\tuint64_t abnorm:1;\n\t\tuint64_t prtnxa:1;\n\t} s;\n};\n\nunion cvmx_spxx_int_msk {\n\tuint64_t u64;\n\tstruct cvmx_spxx_int_msk_s {\n\t\tuint64_t reserved_12_63:52;\n\t\tuint64_t calerr:1;\n\t\tuint64_t syncerr:1;\n\t\tuint64_t diperr:1;\n\t\tuint64_t tpaovr:1;\n\t\tuint64_t rsverr:1;\n\t\tuint64_t drwnng:1;\n\t\tuint64_t clserr:1;\n\t\tuint64_t spiovr:1;\n\t\tuint64_t reserved_2_3:2;\n\t\tuint64_t abnorm:1;\n\t\tuint64_t prtnxa:1;\n\t} s;\n};\n\nunion cvmx_pow_wq_int {\n\tuint64_t u64;\n\tstruct cvmx_pow_wq_int_s {\n\t\tuint64_t wq_int:16;\n\t\tuint64_t iq_dis:16;\n\t\tuint64_t reserved_32_63:32;\n\t} s;\n};\n\nunion cvmx_sso_wq_int_thrx {\n\tuint64_t u64;\n\tstruct {\n\t\tuint64_t iq_thr:12;\n\t\tuint64_t reserved_12_13:2;\n\t\tuint64_t ds_thr:12;\n\t\tuint64_t reserved_26_27:2;\n\t\tuint64_t tc_thr:4;\n\t\tuint64_t tc_en:1;\n\t\tuint64_t reserved_33_63:31;\n\t} s;\n};\n\nunion cvmx_stxx_int_reg {\n\tuint64_t u64;\n\tstruct cvmx_stxx_int_reg_s {\n\t\tuint64_t reserved_9_63:55;\n\t\tuint64_t syncerr:1;\n\t\tuint64_t frmerr:1;\n\t\tuint64_t unxfrm:1;\n\t\tuint64_t nosync:1;\n\t\tuint64_t diperr:1;\n\t\tuint64_t datovr:1;\n\t\tuint64_t ovrbst:1;\n\t\tuint64_t calpar1:1;\n\t\tuint64_t calpar0:1;\n\t} s;\n};\n\nunion cvmx_stxx_int_msk {\n\tuint64_t u64;\n\tstruct cvmx_stxx_int_msk_s {\n\t\tuint64_t reserved_8_63:56;\n\t\tuint64_t frmerr:1;\n\t\tuint64_t unxfrm:1;\n\t\tuint64_t nosync:1;\n\t\tuint64_t diperr:1;\n\t\tuint64_t datovr:1;\n\t\tuint64_t ovrbst:1;\n\t\tuint64_t calpar1:1;\n\t\tuint64_t calpar0:1;\n\t} s;\n};\n\nunion cvmx_pow_wq_int_pc {\n\tuint64_t u64;\n\tstruct cvmx_pow_wq_int_pc_s {\n\t\tuint64_t reserved_0_7:8;\n\t\tuint64_t pc_thr:20;\n\t\tuint64_t reserved_28_31:4;\n\t\tuint64_t pc:28;\n\t\tuint64_t reserved_60_63:4;\n\t} s;\n};\n\nunion cvmx_pow_wq_int_thrx {\n\tuint64_t u64;\n\tstruct cvmx_pow_wq_int_thrx_s {\n\t\tuint64_t reserved_29_63:35;\n\t\tuint64_t tc_en:1;\n\t\tuint64_t tc_thr:4;\n\t\tuint64_t reserved_23_23:1;\n\t\tuint64_t ds_thr:11;\n\t\tuint64_t reserved_11_11:1;\n\t\tuint64_t iq_thr:11;\n\t} s;\n\tstruct cvmx_pow_wq_int_thrx_cn30xx {\n\t\tuint64_t reserved_29_63:35;\n\t\tuint64_t tc_en:1;\n\t\tuint64_t tc_thr:4;\n\t\tuint64_t reserved_18_23:6;\n\t\tuint64_t ds_thr:6;\n\t\tuint64_t reserved_6_11:6;\n\t\tuint64_t iq_thr:6;\n\t} cn30xx;\n\tstruct cvmx_pow_wq_int_thrx_cn31xx {\n\t\tuint64_t reserved_29_63:35;\n\t\tuint64_t tc_en:1;\n\t\tuint64_t tc_thr:4;\n\t\tuint64_t reserved_20_23:4;\n\t\tuint64_t ds_thr:8;\n\t\tuint64_t reserved_8_11:4;\n\t\tuint64_t iq_thr:8;\n\t} cn31xx;\n\tstruct cvmx_pow_wq_int_thrx_cn52xx {\n\t\tuint64_t reserved_29_63:35;\n\t\tuint64_t tc_en:1;\n\t\tuint64_t tc_thr:4;\n\t\tuint64_t reserved_21_23:3;\n\t\tuint64_t ds_thr:9;\n\t\tuint64_t reserved_9_11:3;\n\t\tuint64_t iq_thr:9;\n\t} cn52xx;\n\tstruct cvmx_pow_wq_int_thrx_cn63xx {\n\t\tuint64_t reserved_29_63:35;\n\t\tuint64_t tc_en:1;\n\t\tuint64_t tc_thr:4;\n\t\tuint64_t reserved_22_23:2;\n\t\tuint64_t ds_thr:10;\n\t\tuint64_t reserved_10_11:2;\n\t\tuint64_t iq_thr:10;\n\t} cn63xx;\n};\n\nunion cvmx_npi_rsl_int_blocks {\n\tuint64_t u64;\n\tstruct cvmx_npi_rsl_int_blocks_s {\n\t\tuint64_t reserved_32_63:32;\n\t\tuint64_t rint_31:1;\n\t\tuint64_t iob:1;\n\t\tuint64_t reserved_28_29:2;\n\t\tuint64_t rint_27:1;\n\t\tuint64_t rint_26:1;\n\t\tuint64_t rint_25:1;\n\t\tuint64_t rint_24:1;\n\t\tuint64_t asx1:1;\n\t\tuint64_t asx0:1;\n\t\tuint64_t rint_21:1;\n\t\tuint64_t pip:1;\n\t\tuint64_t spx1:1;\n\t\tuint64_t spx0:1;\n\t\tuint64_t lmc:1;\n\t\tuint64_t l2c:1;\n\t\tuint64_t rint_15:1;\n\t\tuint64_t reserved_13_14:2;\n\t\tuint64_t pow:1;\n\t\tuint64_t tim:1;\n\t\tuint64_t pko:1;\n\t\tuint64_t ipd:1;\n\t\tuint64_t rint_8:1;\n\t\tuint64_t zip:1;\n\t\tuint64_t dfa:1;\n\t\tuint64_t fpa:1;\n\t\tuint64_t key:1;\n\t\tuint64_t npi:1;\n\t\tuint64_t gmx1:1;\n\t\tuint64_t gmx0:1;\n\t\tuint64_t mio:1;\n\t} s;\n\tstruct cvmx_npi_rsl_int_blocks_cn30xx {\n\t\tuint64_t reserved_32_63:32;\n\t\tuint64_t rint_31:1;\n\t\tuint64_t iob:1;\n\t\tuint64_t rint_29:1;\n\t\tuint64_t rint_28:1;\n\t\tuint64_t rint_27:1;\n\t\tuint64_t rint_26:1;\n\t\tuint64_t rint_25:1;\n\t\tuint64_t rint_24:1;\n\t\tuint64_t asx1:1;\n\t\tuint64_t asx0:1;\n\t\tuint64_t rint_21:1;\n\t\tuint64_t pip:1;\n\t\tuint64_t spx1:1;\n\t\tuint64_t spx0:1;\n\t\tuint64_t lmc:1;\n\t\tuint64_t l2c:1;\n\t\tuint64_t rint_15:1;\n\t\tuint64_t rint_14:1;\n\t\tuint64_t usb:1;\n\t\tuint64_t pow:1;\n\t\tuint64_t tim:1;\n\t\tuint64_t pko:1;\n\t\tuint64_t ipd:1;\n\t\tuint64_t rint_8:1;\n\t\tuint64_t zip:1;\n\t\tuint64_t dfa:1;\n\t\tuint64_t fpa:1;\n\t\tuint64_t key:1;\n\t\tuint64_t npi:1;\n\t\tuint64_t gmx1:1;\n\t\tuint64_t gmx0:1;\n\t\tuint64_t mio:1;\n\t} cn30xx;\n\tstruct cvmx_npi_rsl_int_blocks_cn38xx {\n\t\tuint64_t reserved_32_63:32;\n\t\tuint64_t rint_31:1;\n\t\tuint64_t iob:1;\n\t\tuint64_t rint_29:1;\n\t\tuint64_t rint_28:1;\n\t\tuint64_t rint_27:1;\n\t\tuint64_t rint_26:1;\n\t\tuint64_t rint_25:1;\n\t\tuint64_t rint_24:1;\n\t\tuint64_t asx1:1;\n\t\tuint64_t asx0:1;\n\t\tuint64_t rint_21:1;\n\t\tuint64_t pip:1;\n\t\tuint64_t spx1:1;\n\t\tuint64_t spx0:1;\n\t\tuint64_t lmc:1;\n\t\tuint64_t l2c:1;\n\t\tuint64_t rint_15:1;\n\t\tuint64_t rint_14:1;\n\t\tuint64_t rint_13:1;\n\t\tuint64_t pow:1;\n\t\tuint64_t tim:1;\n\t\tuint64_t pko:1;\n\t\tuint64_t ipd:1;\n\t\tuint64_t rint_8:1;\n\t\tuint64_t zip:1;\n\t\tuint64_t dfa:1;\n\t\tuint64_t fpa:1;\n\t\tuint64_t key:1;\n\t\tuint64_t npi:1;\n\t\tuint64_t gmx1:1;\n\t\tuint64_t gmx0:1;\n\t\tuint64_t mio:1;\n\t} cn38xx;\n\tstruct cvmx_npi_rsl_int_blocks_cn50xx {\n\t\tuint64_t reserved_31_63:33;\n\t\tuint64_t iob:1;\n\t\tuint64_t lmc1:1;\n\t\tuint64_t agl:1;\n\t\tuint64_t reserved_24_27:4;\n\t\tuint64_t asx1:1;\n\t\tuint64_t asx0:1;\n\t\tuint64_t reserved_21_21:1;\n\t\tuint64_t pip:1;\n\t\tuint64_t spx1:1;\n\t\tuint64_t spx0:1;\n\t\tuint64_t lmc:1;\n\t\tuint64_t l2c:1;\n\t\tuint64_t reserved_15_15:1;\n\t\tuint64_t rad:1;\n\t\tuint64_t usb:1;\n\t\tuint64_t pow:1;\n\t\tuint64_t tim:1;\n\t\tuint64_t pko:1;\n\t\tuint64_t ipd:1;\n\t\tuint64_t reserved_8_8:1;\n\t\tuint64_t zip:1;\n\t\tuint64_t dfa:1;\n\t\tuint64_t fpa:1;\n\t\tuint64_t key:1;\n\t\tuint64_t npi:1;\n\t\tuint64_t gmx1:1;\n\t\tuint64_t gmx0:1;\n\t\tuint64_t mio:1;\n\t} cn50xx;\n};\n\nunion cvmx_pko_command_word0 {\n\tuint64_t u64;\n\tstruct {\n\t\tuint64_t total_bytes:16;\n\t\tuint64_t segs:6;\n\t\tuint64_t dontfree:1;\n\t\tuint64_t ignore_i:1;\n\t\tuint64_t ipoffp1:7;\n\t\tuint64_t gather:1;\n\t\tuint64_t rsp:1;\n\t\tuint64_t wqp:1;\n\t\tuint64_t n2:1;\n\t\tuint64_t le:1;\n\t\tuint64_t reg0:11;\n\t\tuint64_t subone0:1;\n\t\tuint64_t reg1:11;\n\t\tuint64_t subone1:1;\n\t\tuint64_t size0:2;\n\t\tuint64_t size1:2;\n\t} s;\n};\n\nunion cvmx_ciu_timx {\n\tuint64_t u64;\n\tstruct cvmx_ciu_timx_s {\n\t\tuint64_t reserved_37_63:27;\n\t\tuint64_t one_shot:1;\n\t\tuint64_t len:36;\n\t} s;\n};\n\nunion cvmx_gmxx_rxx_rx_inbnd {\n\tuint64_t u64;\n\tstruct cvmx_gmxx_rxx_rx_inbnd_s {\n\t\tuint64_t status:1;\n\t\tuint64_t speed:2;\n\t\tuint64_t duplex:1;\n\t\tuint64_t reserved_4_63:60;\n\t} s;\n};\n\nstatic inline int32_t cvmx_fau_fetch_and_add32(enum cvmx_fau_reg_32 reg,\n\t\t\t\t\t       int32_t value)\n{\n\treturn value;\n}\n\nstatic inline void cvmx_fau_atomic_add32(enum cvmx_fau_reg_32 reg,\n\t\t\t\t\t int32_t value)\n{ }\n\nstatic inline void cvmx_fau_atomic_write32(enum cvmx_fau_reg_32 reg,\n\t\t\t\t\t   int32_t value)\n{ }\n\nstatic inline uint64_t cvmx_scratch_read64(uint64_t address)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_scratch_write64(uint64_t address, uint64_t value)\n{ }\n\nstatic inline int cvmx_wqe_get_grp(struct cvmx_wqe *work)\n{\n\treturn 0;\n}\n\nstatic inline void *cvmx_phys_to_ptr(uint64_t physical_address)\n{\n\treturn (void *)(uintptr_t)(physical_address);\n}\n\nstatic inline phys_addr_t cvmx_ptr_to_phys(void *ptr)\n{\n\treturn (unsigned long)ptr;\n}\n\nstatic inline int cvmx_helper_get_interface_num(int ipd_port)\n{\n\treturn ipd_port;\n}\n\nstatic inline int cvmx_helper_get_interface_index_num(int ipd_port)\n{\n\treturn ipd_port;\n}\n\nstatic inline void cvmx_fpa_enable(void)\n{ }\n\nstatic inline uint64_t cvmx_read_csr(uint64_t csr_addr)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_write_csr(uint64_t csr_addr, uint64_t val)\n{ }\n\nstatic inline int cvmx_helper_setup_red(int pass_thresh, int drop_thresh)\n{\n\treturn 0;\n}\n\nstatic inline void *cvmx_fpa_alloc(uint64_t pool)\n{\n\treturn NULL;\n}\n\nstatic inline void cvmx_fpa_free(void *ptr, uint64_t pool,\n\t\t\t\t uint64_t num_cache_lines)\n{ }\n\nstatic inline int octeon_is_simulation(void)\n{\n\treturn 1;\n}\n\nstatic inline void cvmx_pip_get_port_status(uint64_t port_num, uint64_t clear,\n\t\t\t\t\t    cvmx_pip_port_status_t *status)\n{ }\n\nstatic inline void cvmx_pko_get_port_status(uint64_t port_num, uint64_t clear,\n\t\t\t\t\t    cvmx_pko_port_status_t *status)\n{ }\n\nstatic inline cvmx_helper_interface_mode_t cvmx_helper_interface_get_mode(int\n\t\t\t\t\t\t\t\t   interface)\n{\n\treturn 0;\n}\n\nstatic inline union cvmx_helper_link_info cvmx_helper_link_get(int ipd_port)\n{\n\tunion cvmx_helper_link_info ret = { .u64 = 0 };\n\n\treturn ret;\n}\n\nstatic inline int cvmx_helper_link_set(int ipd_port,\n\t\t\t\t       union cvmx_helper_link_info link_info)\n{\n\treturn 0;\n}\n\nstatic inline int cvmx_helper_initialize_packet_io_global(void)\n{\n\treturn 0;\n}\n\nstatic inline int cvmx_helper_get_number_of_interfaces(void)\n{\n\treturn 2;\n}\n\nstatic inline int cvmx_helper_ports_on_interface(int interface)\n{\n\treturn 1;\n}\n\nstatic inline int cvmx_helper_get_ipd_port(int interface, int port)\n{\n\treturn 0;\n}\n\nstatic inline int cvmx_helper_ipd_and_packet_input_enable(void)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_ipd_disable(void)\n{ }\n\nstatic inline void cvmx_ipd_free_ptr(void)\n{ }\n\nstatic inline void cvmx_pko_disable(void)\n{ }\n\nstatic inline void cvmx_pko_shutdown(void)\n{ }\n\nstatic inline int cvmx_pko_get_base_queue_per_core(int port, int core)\n{\n\treturn port;\n}\n\nstatic inline int cvmx_pko_get_base_queue(int port)\n{\n\treturn port;\n}\n\nstatic inline int cvmx_pko_get_num_queues(int port)\n{\n\treturn port;\n}\n\nstatic inline unsigned int cvmx_get_core_num(void)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_pow_work_request_async_nocheck(int scr_addr,\n\t\t\t\t\t\t       cvmx_pow_wait_t wait)\n{ }\n\nstatic inline void cvmx_pow_work_request_async(int scr_addr,\n\t\t\t\t\t       cvmx_pow_wait_t wait)\n{ }\n\nstatic inline struct cvmx_wqe *cvmx_pow_work_response_async(int scr_addr)\n{\n\tstruct cvmx_wqe *wqe = (void *)(unsigned long)scr_addr;\n\n\treturn wqe;\n}\n\nstatic inline struct cvmx_wqe *cvmx_pow_work_request_sync(cvmx_pow_wait_t wait)\n{\n\treturn (void *)(unsigned long)wait;\n}\n\nstatic inline int cvmx_spi_restart_interface(int interface,\n\t\t\t\t\tcvmx_spi_mode_t mode, int timeout)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_fau_async_fetch_and_add32(uint64_t scraddr,\n\t\t\t\t\t\t  enum cvmx_fau_reg_32 reg,\n\t\t\t\t\t\t  int32_t value)\n{ }\n\nstatic inline union cvmx_gmxx_rxx_rx_inbnd cvmx_spi4000_check_speed(int interface, int port)\n{\n\tunion cvmx_gmxx_rxx_rx_inbnd r;\n\n\tr.u64 = 0;\n\treturn r;\n}\n\nstatic inline void cvmx_pko_send_packet_prepare(uint64_t port, uint64_t queue,\n\t\t\t\t\t\tcvmx_pko_lock_t use_locking)\n{ }\n\nstatic inline cvmx_pko_status_t cvmx_pko_send_packet_finish(uint64_t port,\n\t\tuint64_t queue, union cvmx_pko_command_word0 pko_command,\n\t\tunion cvmx_buf_ptr packet, cvmx_pko_lock_t use_locking)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_wqe_set_port(struct cvmx_wqe *work, int port)\n{ }\n\nstatic inline void cvmx_wqe_set_qos(struct cvmx_wqe *work, int qos)\n{ }\n\nstatic inline int cvmx_wqe_get_qos(struct cvmx_wqe *work)\n{\n\treturn 0;\n}\n\nstatic inline void cvmx_wqe_set_grp(struct cvmx_wqe *work, int grp)\n{ }\n\nstatic inline void cvmx_pow_work_submit(struct cvmx_wqe *wqp, uint32_t tag,\n\t\t\t\t\tenum cvmx_pow_tag_type tag_type,\n\t\t\t\t\tuint64_t qos, uint64_t grp)\n{ }\n\n#define CVMX_ASXX_RX_CLK_SETX(a, b)\t((a) + (b))\n#define CVMX_ASXX_TX_CLK_SETX(a, b)\t((a) + (b))\n#define CVMX_CIU_TIMX(a)\t\t(a)\n#define CVMX_GMXX_RXX_ADR_CAM0(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_ADR_CAM1(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_ADR_CAM2(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_ADR_CAM3(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_ADR_CAM4(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_ADR_CAM5(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_FRM_CTL(a, b)\t((a) + (b))\n#define CVMX_GMXX_RXX_INT_REG(a, b)\t((a) + (b))\n#define CVMX_GMXX_SMACX(a, b)\t\t((a) + (b))\n#define CVMX_PIP_PRT_TAGX(a)\t\t(a)\n#define CVMX_POW_PP_GRP_MSKX(a)\t\t(a)\n#define CVMX_POW_WQ_INT_THRX(a)\t\t(a)\n#define CVMX_SPXX_INT_MSK(a)\t\t(a)\n#define CVMX_SPXX_INT_REG(a)\t\t(a)\n#define CVMX_SSO_PPX_GRP_MSK(a)\t\t(a)\n#define CVMX_SSO_WQ_INT_THRX(a)\t\t(a)\n#define CVMX_STXX_INT_MSK(a)\t\t(a)\n#define CVMX_STXX_INT_REG(a)\t\t(a)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}