$date
	Tue Nov  5 07:18:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Nand_tb $end
$var wire 1 ! out_cmp $end
$var wire 1 " out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % fail $end
$scope module NAND $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " out $end
$upscope $end
$scope task check $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#1
1$
#2
0$
1#
#3
0!
0"
1$
#4
