// Seed: 2596811905
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output wand id_3,
    input tri0 id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    input wand id_9
);
  integer id_11, id_12 = 1'b0 | id_9;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd81,
    parameter id_8 = 32'd30
) (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output wand id_3,
    input tri _id_4,
    input wor id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 _id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_9,
      id_3,
      id_5,
      id_3,
      id_3,
      id_6,
      id_11,
      id_0
  );
  logic [id_8 : id_4] id_15 = -1;
endmodule
