set ::env(PROJECT_NAME) ethernet_tri_mode
set ::env(DESIGN_TOP) MAC_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ethernet_tri_mode/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ethernet_tri_mode/rtl/MAC_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
