<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AdderProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Actor_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Actor_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Actor_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Actor_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Actor_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Actor_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Actor_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Actor_1.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Actor_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Actor_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Actor_1.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Actor_1.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Actor_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Actor_1_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Actor_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Actor_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Actor_1_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Actor_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Actor_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Actor_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Actor_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Actor_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Actor_3_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Add_array.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Add_array.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Add_array.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Add_array.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Add_array.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Add_array.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Add_array.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Add_array.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Add_array.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Add_array.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Add_array_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Add_array_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Add_array_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Add_array_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Add_array_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Add_array_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Add_array_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Add_array_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Add_array_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Add_array_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Add_array_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Add_array_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446331179" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1446331179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446737729" xil_pn:in_ck="7635286542856516838" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1446737729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ISE_ADDER_TB2.vhd"/>
      <outfile xil_pn:name="../vhdl/lib/systemBuilder/vhdl/sbfifo.vhdl"/>
      <outfile xil_pn:name="../vhdl/lib/systemBuilder/vhdl/sbfifo_behavioral.vhdl"/>
      <outfile xil_pn:name="../vhdl/lib/systemBuilder/vhdl/sbtypes.vhdl"/>
      <outfile xil_pn:name="../vhdl/rtl/Actor_1.v"/>
      <outfile xil_pn:name="../vhdl/rtl/Actor_2.v"/>
      <outfile xil_pn:name="../vhdl/rtl/Actor_3.v"/>
      <outfile xil_pn:name="../vhdl/rtl/Add_array.v"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/Actor_1_tb.vhd"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/Actor_2_tb.vhd"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/Actor_3_tb.vhd"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/TopAddArray_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1446734653" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1464905712551960242" xil_pn:start_ts="1446734653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446734653" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="515698598246499410" xil_pn:start_ts="1446734653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446369996" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6814401454494464432" xil_pn:start_ts="1446369996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446737733" xil_pn:in_ck="7635286542856516838" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1446737733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ISE_ADDER_TB2.vhd"/>
      <outfile xil_pn:name="../vhdl/lib/systemBuilder/vhdl/sbfifo.vhdl"/>
      <outfile xil_pn:name="../vhdl/lib/systemBuilder/vhdl/sbfifo_behavioral.vhdl"/>
      <outfile xil_pn:name="../vhdl/lib/systemBuilder/vhdl/sbtypes.vhdl"/>
      <outfile xil_pn:name="../vhdl/rtl/Actor_1.v"/>
      <outfile xil_pn:name="../vhdl/rtl/Actor_2.v"/>
      <outfile xil_pn:name="../vhdl/rtl/Actor_3.v"/>
      <outfile xil_pn:name="../vhdl/rtl/Add_array.v"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/Actor_1_tb.vhd"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/Actor_2_tb.vhd"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/Actor_3_tb.vhd"/>
      <outfile xil_pn:name="../vhdl/testbench/vhd/TopAddArray_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1446737739" xil_pn:in_ck="7635286542856516838" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3790910761068926179" xil_pn:start_ts="1446737733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Add_array_tb_beh.prj"/>
      <outfile xil_pn:name="Add_array_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1446737739" xil_pn:in_ck="8690535980486932577" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6486043643779096714" xil_pn:start_ts="1446737739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Add_array_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1446330589" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1446330589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446370960" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5658861325204485534" xil_pn:start_ts="1446370960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446370960" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6814401454494464432" xil_pn:start_ts="1446370960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446370960" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1446370960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446370960" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2424428561919346782" xil_pn:start_ts="1446370960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446370960" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8912443121649815033" xil_pn:start_ts="1446370960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446370960" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3479736888631926342" xil_pn:start_ts="1446370960">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446735445" xil_pn:in_ck="-5749397768472778887" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4510039707687399872" xil_pn:start_ts="1446735437">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="Add_array.lso"/>
      <outfile xil_pn:name="Add_array.ngc"/>
      <outfile xil_pn:name="Add_array.ngr"/>
      <outfile xil_pn:name="Add_array.prj"/>
      <outfile xil_pn:name="Add_array.syr"/>
      <outfile xil_pn:name="Add_array.xst"/>
      <outfile xil_pn:name="Add_array_stx_beh.prj"/>
      <outfile xil_pn:name="Add_array_tb_stx_beh.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1446370983" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119259206577721335" xil_pn:start_ts="1446370983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446371573" xil_pn:in_ck="8516577516216501724" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3436785375348889164" xil_pn:start_ts="1446371561">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Add_array.bld"/>
      <outfile xil_pn:name="Add_array.ngd"/>
      <outfile xil_pn:name="Add_array_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1446371653" xil_pn:in_ck="8216699288536350590" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-3331210236775961722" xil_pn:start_ts="1446371643">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Add_array_map.map"/>
      <outfile xil_pn:name="Add_array_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
