// Seed: 3379232226
module module_0;
  assign id_1 = 1 - id_1;
  reg id_2;
  always id_2.id_2 <= 1;
  assign id_1 = id_1;
  wire id_3, id_4, id_5;
  wand id_6;
  id_7(
      id_6, 1, 1
  );
  wire id_8, id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
  uwire id_10, id_11, id_12;
  module_0 modCall_1 ();
  nand primCall (id_1, id_10, id_11, id_12, id_3, id_4, id_5, id_6, id_8, id_9);
  assign id_10 = 1;
endmodule
