// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Tue May  5 13:04:20 2020
// Host        : buflightdev running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_auto_ds_0_sim_netlist.v
// Design      : design_1_auto_ds_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_axic_fifo
   (dout,
    full,
    empty,
    SR,
    din,
    E,
    wr_en,
    cmd_b_push_block_reg,
    split_ongoing_reg,
    split_ongoing_reg_0,
    split_ongoing_reg_1,
    split_ongoing_reg_2,
    split_ongoing_reg_3,
    \queue_id_reg[0] ,
    CLK,
    rd_en,
    m_axi_awready,
    ram_full_i_reg,
    cmd_push_block,
    command_ongoing,
    cmd_b_push_block,
    S_AXI_AREADY_I_reg,
    out,
    wrap_need_to_split_q,
    incr_need_to_split_q,
    fix_need_to_split_q,
    access_is_fix_q,
    access_is_wrap_q,
    wrap_need_to_split_q_reg,
    Q,
    \num_transactions_q_reg[2] ,
    access_is_incr_q,
    \S_AXI_ALEN_Q_reg[3] ,
    S_AXI_AID_Q,
    s_axi_bid);
  output [8:0]dout;
  output full;
  output empty;
  output [0:0]SR;
  output [0:0]din;
  output [0:0]E;
  output wr_en;
  output cmd_b_push_block_reg;
  output split_ongoing_reg;
  output split_ongoing_reg_0;
  output split_ongoing_reg_1;
  output split_ongoing_reg_2;
  output split_ongoing_reg_3;
  output \queue_id_reg[0] ;
  input CLK;
  input rd_en;
  input m_axi_awready;
  input ram_full_i_reg;
  input cmd_push_block;
  input command_ongoing;
  input cmd_b_push_block;
  input [0:0]S_AXI_AREADY_I_reg;
  input out;
  input wrap_need_to_split_q;
  input incr_need_to_split_q;
  input fix_need_to_split_q;
  input access_is_fix_q;
  input access_is_wrap_q;
  input wrap_need_to_split_q_reg;
  input [7:0]Q;
  input [2:0]\num_transactions_q_reg[2] ;
  input access_is_incr_q;
  input [3:0]\S_AXI_ALEN_Q_reg[3] ;
  input S_AXI_AID_Q;
  input [0:0]s_axi_bid;

  wire CLK;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire S_AXI_AID_Q;
  wire [3:0]\S_AXI_ALEN_Q_reg[3] ;
  wire [0:0]S_AXI_AREADY_I_reg;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_wrap_q;
  wire cmd_b_push_block;
  wire cmd_b_push_block_reg;
  wire cmd_push_block;
  wire command_ongoing;
  wire [0:0]din;
  wire [8:0]dout;
  wire empty;
  wire fix_need_to_split_q;
  wire full;
  wire incr_need_to_split_q;
  wire m_axi_awready;
  wire [2:0]\num_transactions_q_reg[2] ;
  wire out;
  wire \queue_id_reg[0] ;
  wire ram_full_i_reg;
  wire rd_en;
  wire [0:0]s_axi_bid;
  wire split_ongoing_reg;
  wire split_ongoing_reg_0;
  wire split_ongoing_reg_1;
  wire split_ongoing_reg_2;
  wire split_ongoing_reg_3;
  wire wr_en;
  wire wrap_need_to_split_q;
  wire wrap_need_to_split_q_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_fifo_gen inst
       (.CLK(CLK),
        .E(E),
        .Q(Q),
        .SR(SR),
        .S_AXI_AID_Q(S_AXI_AID_Q),
        .\S_AXI_ALEN_Q_reg[3] (\S_AXI_ALEN_Q_reg[3] ),
        .S_AXI_AREADY_I_reg(S_AXI_AREADY_I_reg),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_wrap_q(access_is_wrap_q),
        .cmd_b_push_block(cmd_b_push_block),
        .cmd_b_push_block_reg(cmd_b_push_block_reg),
        .cmd_push_block(cmd_push_block),
        .command_ongoing(command_ongoing),
        .din(din),
        .dout(dout),
        .empty(empty),
        .fix_need_to_split_q(fix_need_to_split_q),
        .full(full),
        .incr_need_to_split_q(incr_need_to_split_q),
        .m_axi_awready(m_axi_awready),
        .\num_transactions_q_reg[2] (\num_transactions_q_reg[2] ),
        .out(out),
        .\queue_id_reg[0] (\queue_id_reg[0] ),
        .ram_full_i_reg(ram_full_i_reg),
        .rd_en(rd_en),
        .s_axi_bid(s_axi_bid),
        .split_ongoing_reg(split_ongoing_reg),
        .split_ongoing_reg_0(split_ongoing_reg_0),
        .split_ongoing_reg_1(split_ongoing_reg_1),
        .split_ongoing_reg_2(split_ongoing_reg_2),
        .split_ongoing_reg_3(split_ongoing_reg_3),
        .wr_en(wr_en),
        .wrap_need_to_split_q(wrap_need_to_split_q),
        .wrap_need_to_split_q_reg(wrap_need_to_split_q_reg));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_axic_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_axic_fifo__parameterized0
   (dout,
    full,
    \m_axi_awsize[2] ,
    command_ongoing_reg,
    cmd_push_block_reg,
    m_axi_awvalid,
    \next_mi_addr_reg[10] ,
    \next_mi_addr_reg[10]_0 ,
    \gpr1.dout_i_reg[1] ,
    first_word_reg,
    m_axi_wvalid,
    s_axi_wready,
    m_axi_wstrb,
    m_axi_wdata,
    D,
    S_AXI_AREADY_I_reg,
    CLK,
    SR,
    din,
    wr_en,
    fix_need_to_split_q,
    Q,
    split_ongoing,
    access_is_wrap_q,
    wrap_need_to_split_q,
    \wrap_unaligned_len_q_reg[7] ,
    s_axi_awvalid,
    E,
    \areset_d_reg[1] ,
    command_ongoing,
    out,
    cmd_push_block,
    ram_full_i_reg,
    m_axi_awready,
    access_is_fix_q_reg,
    \S_AXI_AADDR_Q_reg[6] ,
    si_full_size_q,
    \split_addr_mask_q_reg[0] ,
    \split_addr_mask_q_reg[1] ,
    \split_addr_mask_q_reg[2] ,
    \split_addr_mask_q_reg[3] ,
    \split_addr_mask_q_reg[6] ,
    \split_addr_mask_q_reg[31] ,
    access_is_incr_q,
    \S_AXI_ALEN_Q_reg[7] ,
    \downsized_len_q_reg[7] ,
    \unalignment_addr_q_reg[2] ,
    \fix_len_q_reg[2] ,
    s_axi_wvalid,
    m_axi_wready,
    \goreg_dm.dout_i_reg[9] ,
    access_is_fix_q,
    \pushed_commands_reg[0] ,
    \num_transactions_q_reg[2] ,
    \pushed_commands_reg[2] ,
    access_is_incr_q_reg,
    \pushed_commands_reg[7] ,
    \pushed_commands_reg[0]_0 ,
    incr_need_to_split_q,
    legal_wrap_len_q,
    s_axi_wstrb,
    s_axi_wdata,
    first_mi_word,
    \current_word_1_reg[6] ,
    first_word_reg_0);
  output [8:0]dout;
  output full;
  output [10:0]\m_axi_awsize[2] ;
  output command_ongoing_reg;
  output cmd_push_block_reg;
  output m_axi_awvalid;
  output \next_mi_addr_reg[10] ;
  output \next_mi_addr_reg[10]_0 ;
  output \gpr1.dout_i_reg[1] ;
  output [0:0]first_word_reg;
  output m_axi_wvalid;
  output s_axi_wready;
  output [15:0]m_axi_wstrb;
  output [127:0]m_axi_wdata;
  output [6:0]D;
  output S_AXI_AREADY_I_reg;
  input CLK;
  input [0:0]SR;
  input [11:0]din;
  input wr_en;
  input fix_need_to_split_q;
  input [7:0]Q;
  input split_ongoing;
  input access_is_wrap_q;
  input wrap_need_to_split_q;
  input [7:0]\wrap_unaligned_len_q_reg[7] ;
  input s_axi_awvalid;
  input [0:0]E;
  input [1:0]\areset_d_reg[1] ;
  input command_ongoing;
  input out;
  input cmd_push_block;
  input ram_full_i_reg;
  input m_axi_awready;
  input access_is_fix_q_reg;
  input [6:0]\S_AXI_AADDR_Q_reg[6] ;
  input si_full_size_q;
  input \split_addr_mask_q_reg[0] ;
  input \split_addr_mask_q_reg[1] ;
  input \split_addr_mask_q_reg[2] ;
  input \split_addr_mask_q_reg[3] ;
  input [2:0]\split_addr_mask_q_reg[6] ;
  input \split_addr_mask_q_reg[31] ;
  input access_is_incr_q;
  input [7:0]\S_AXI_ALEN_Q_reg[7] ;
  input [7:0]\downsized_len_q_reg[7] ;
  input [2:0]\unalignment_addr_q_reg[2] ;
  input [2:0]\fix_len_q_reg[2] ;
  input s_axi_wvalid;
  input m_axi_wready;
  input \goreg_dm.dout_i_reg[9] ;
  input access_is_fix_q;
  input \pushed_commands_reg[0] ;
  input [0:0]\num_transactions_q_reg[2] ;
  input [0:0]\pushed_commands_reg[2] ;
  input access_is_incr_q_reg;
  input \pushed_commands_reg[7] ;
  input \pushed_commands_reg[0]_0 ;
  input incr_need_to_split_q;
  input legal_wrap_len_q;
  input [127:0]s_axi_wstrb;
  input [1023:0]s_axi_wdata;
  input first_mi_word;
  input [6:0]\current_word_1_reg[6] ;
  input first_word_reg_0;

  wire CLK;
  wire [6:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [6:0]\S_AXI_AADDR_Q_reg[6] ;
  wire [7:0]\S_AXI_ALEN_Q_reg[7] ;
  wire S_AXI_AREADY_I_reg;
  wire access_is_fix_q;
  wire access_is_fix_q_reg;
  wire access_is_incr_q;
  wire access_is_incr_q_reg;
  wire access_is_wrap_q;
  wire [1:0]\areset_d_reg[1] ;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire [6:0]\current_word_1_reg[6] ;
  wire [11:0]din;
  wire [8:0]dout;
  wire [7:0]\downsized_len_q_reg[7] ;
  wire first_mi_word;
  wire [0:0]first_word_reg;
  wire first_word_reg_0;
  wire [2:0]\fix_len_q_reg[2] ;
  wire fix_need_to_split_q;
  wire full;
  wire \goreg_dm.dout_i_reg[9] ;
  wire \gpr1.dout_i_reg[1] ;
  wire incr_need_to_split_q;
  wire legal_wrap_len_q;
  wire m_axi_awready;
  wire [10:0]\m_axi_awsize[2] ;
  wire m_axi_awvalid;
  wire [127:0]m_axi_wdata;
  wire m_axi_wready;
  wire [15:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \next_mi_addr_reg[10] ;
  wire \next_mi_addr_reg[10]_0 ;
  wire [0:0]\num_transactions_q_reg[2] ;
  wire out;
  wire \pushed_commands_reg[0] ;
  wire \pushed_commands_reg[0]_0 ;
  wire [0:0]\pushed_commands_reg[2] ;
  wire \pushed_commands_reg[7] ;
  wire ram_full_i_reg;
  wire s_axi_awvalid;
  wire [1023:0]s_axi_wdata;
  wire s_axi_wready;
  wire [127:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire si_full_size_q;
  wire \split_addr_mask_q_reg[0] ;
  wire \split_addr_mask_q_reg[1] ;
  wire \split_addr_mask_q_reg[2] ;
  wire \split_addr_mask_q_reg[31] ;
  wire \split_addr_mask_q_reg[3] ;
  wire [2:0]\split_addr_mask_q_reg[6] ;
  wire split_ongoing;
  wire [2:0]\unalignment_addr_q_reg[2] ;
  wire wr_en;
  wire wrap_need_to_split_q;
  wire [7:0]\wrap_unaligned_len_q_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_fifo_gen__parameterized0 inst
       (.CLK(CLK),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\S_AXI_AADDR_Q_reg[6] (\S_AXI_AADDR_Q_reg[6] ),
        .\S_AXI_ALEN_Q_reg[7] (\S_AXI_ALEN_Q_reg[7] ),
        .S_AXI_AREADY_I_reg(S_AXI_AREADY_I_reg),
        .access_is_fix_q(access_is_fix_q),
        .access_is_fix_q_reg(access_is_fix_q_reg),
        .access_is_incr_q(access_is_incr_q),
        .access_is_incr_q_reg(access_is_incr_q_reg),
        .access_is_wrap_q(access_is_wrap_q),
        .\areset_d_reg[1] (\areset_d_reg[1] ),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_push_block_reg),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(command_ongoing_reg),
        .\current_word_1_reg[6] (\current_word_1_reg[6] ),
        .din(din),
        .dout(dout),
        .\downsized_len_q_reg[7] (\downsized_len_q_reg[7] ),
        .first_mi_word(first_mi_word),
        .first_word_reg(first_word_reg),
        .first_word_reg_0(first_word_reg_0),
        .\fix_len_q_reg[2] (\fix_len_q_reg[2] ),
        .fix_need_to_split_q(fix_need_to_split_q),
        .full(full),
        .\goreg_dm.dout_i_reg[9] (\goreg_dm.dout_i_reg[9] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .incr_need_to_split_q(incr_need_to_split_q),
        .legal_wrap_len_q(legal_wrap_len_q),
        .m_axi_awready(m_axi_awready),
        .\m_axi_awsize[2] (\m_axi_awsize[2] ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\next_mi_addr_reg[10] (\next_mi_addr_reg[10] ),
        .\next_mi_addr_reg[10]_0 (\next_mi_addr_reg[10]_0 ),
        .\num_transactions_q_reg[2] (\num_transactions_q_reg[2] ),
        .out(out),
        .\pushed_commands_reg[0] (\pushed_commands_reg[0] ),
        .\pushed_commands_reg[0]_0 (\pushed_commands_reg[0]_0 ),
        .\pushed_commands_reg[2] (\pushed_commands_reg[2] ),
        .\pushed_commands_reg[7] (\pushed_commands_reg[7] ),
        .ram_full_i_reg(ram_full_i_reg),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .si_full_size_q(si_full_size_q),
        .\split_addr_mask_q_reg[0] (\split_addr_mask_q_reg[0] ),
        .\split_addr_mask_q_reg[1] (\split_addr_mask_q_reg[1] ),
        .\split_addr_mask_q_reg[2] (\split_addr_mask_q_reg[2] ),
        .\split_addr_mask_q_reg[31] (\split_addr_mask_q_reg[31] ),
        .\split_addr_mask_q_reg[3] (\split_addr_mask_q_reg[3] ),
        .\split_addr_mask_q_reg[6] (\split_addr_mask_q_reg[6] ),
        .split_ongoing(split_ongoing),
        .\unalignment_addr_q_reg[2] (\unalignment_addr_q_reg[2] ),
        .wr_en(wr_en),
        .wrap_need_to_split_q(wrap_need_to_split_q),
        .\wrap_unaligned_len_q_reg[7] (\wrap_unaligned_len_q_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_fifo_gen
   (dout,
    full,
    empty,
    SR,
    din,
    E,
    wr_en,
    cmd_b_push_block_reg,
    split_ongoing_reg,
    split_ongoing_reg_0,
    split_ongoing_reg_1,
    split_ongoing_reg_2,
    split_ongoing_reg_3,
    \queue_id_reg[0] ,
    CLK,
    rd_en,
    m_axi_awready,
    ram_full_i_reg,
    cmd_push_block,
    command_ongoing,
    cmd_b_push_block,
    S_AXI_AREADY_I_reg,
    out,
    wrap_need_to_split_q,
    incr_need_to_split_q,
    fix_need_to_split_q,
    access_is_fix_q,
    access_is_wrap_q,
    wrap_need_to_split_q_reg,
    Q,
    \num_transactions_q_reg[2] ,
    access_is_incr_q,
    \S_AXI_ALEN_Q_reg[3] ,
    S_AXI_AID_Q,
    s_axi_bid);
  output [8:0]dout;
  output full;
  output empty;
  output [0:0]SR;
  output [0:0]din;
  output [0:0]E;
  output wr_en;
  output cmd_b_push_block_reg;
  output split_ongoing_reg;
  output split_ongoing_reg_0;
  output split_ongoing_reg_1;
  output split_ongoing_reg_2;
  output split_ongoing_reg_3;
  output \queue_id_reg[0] ;
  input CLK;
  input rd_en;
  input m_axi_awready;
  input ram_full_i_reg;
  input cmd_push_block;
  input command_ongoing;
  input cmd_b_push_block;
  input [0:0]S_AXI_AREADY_I_reg;
  input out;
  input wrap_need_to_split_q;
  input incr_need_to_split_q;
  input fix_need_to_split_q;
  input access_is_fix_q;
  input access_is_wrap_q;
  input wrap_need_to_split_q_reg;
  input [7:0]Q;
  input [2:0]\num_transactions_q_reg[2] ;
  input access_is_incr_q;
  input [3:0]\S_AXI_ALEN_Q_reg[3] ;
  input S_AXI_AID_Q;
  input [0:0]s_axi_bid;

  wire CLK;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire S_AXI_AID_Q;
  wire [3:0]\S_AXI_ALEN_Q_reg[3] ;
  wire [0:0]S_AXI_AREADY_I_reg;
  wire access_is_fix_q;
  wire access_is_incr_q;
  wire access_is_wrap_q;
  wire cmd_b_push;
  wire cmd_b_push_block;
  wire cmd_b_push_block_reg;
  wire cmd_push_block;
  wire command_ongoing;
  wire [0:0]din;
  wire [8:0]dout;
  wire empty;
  wire fifo_gen_inst_i_9__0_n_0;
  wire fix_need_to_split_q;
  wire full;
  wire incr_need_to_split_q;
  wire \m_axi_awlen[7]_INST_0_i_14_n_0 ;
  wire m_axi_awready;
  wire [2:0]\num_transactions_q_reg[2] ;
  wire out;
  wire [3:0]p_1_out;
  wire \queue_id_reg[0] ;
  wire ram_full_i_reg;
  wire rd_en;
  wire [0:0]s_axi_bid;
  wire split_ongoing_reg;
  wire split_ongoing_reg_0;
  wire split_ongoing_reg_1;
  wire split_ongoing_reg_2;
  wire split_ongoing_reg_3;
  wire wr_en;
  wire wrap_need_to_split_q;
  wire wrap_need_to_split_q_reg;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    S_AXI_AREADY_I_i_1
       (.I0(out),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000FFABAAAA)) 
    cmd_b_push_block_i_1
       (.I0(cmd_b_push_block),
        .I1(full),
        .I2(ram_full_i_reg),
        .I3(cmd_push_block),
        .I4(command_ongoing),
        .I5(S_AXI_AREADY_I_reg),
        .O(cmd_b_push_block_reg));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "9" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "9" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(CLK),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({din,1'b0,1'b0,1'b0,1'b0,p_1_out}),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(SR),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(cmd_b_push),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT4 #(
    .INIT(16'hAAA8)) 
    fifo_gen_inst_i_1
       (.I0(split_ongoing_reg),
        .I1(wrap_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(fix_need_to_split_q),
        .O(din));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    fifo_gen_inst_i_16
       (.I0(full),
        .I1(ram_full_i_reg),
        .I2(command_ongoing),
        .I3(cmd_push_block),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_2__0
       (.I0(\S_AXI_ALEN_Q_reg[3] [3]),
        .I1(fix_need_to_split_q),
        .O(p_1_out[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    fifo_gen_inst_i_3__0
       (.I0(\S_AXI_ALEN_Q_reg[3] [2]),
        .I1(fix_need_to_split_q),
        .I2(\num_transactions_q_reg[2] [2]),
        .I3(incr_need_to_split_q),
        .O(p_1_out[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    fifo_gen_inst_i_4__0
       (.I0(\S_AXI_ALEN_Q_reg[3] [1]),
        .I1(fix_need_to_split_q),
        .I2(\num_transactions_q_reg[2] [1]),
        .I3(incr_need_to_split_q),
        .O(p_1_out[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    fifo_gen_inst_i_5__0
       (.I0(\S_AXI_ALEN_Q_reg[3] [0]),
        .I1(fix_need_to_split_q),
        .I2(\num_transactions_q_reg[2] [0]),
        .I3(incr_need_to_split_q),
        .I4(wrap_need_to_split_q),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0000F100)) 
    fifo_gen_inst_i_6
       (.I0(full),
        .I1(ram_full_i_reg),
        .I2(cmd_push_block),
        .I3(command_ongoing),
        .I4(cmd_b_push_block),
        .O(cmd_b_push));
  LUT6 #(
    .INIT(64'h005D005D0000005D)) 
    fifo_gen_inst_i_8__0
       (.I0(access_is_fix_q),
        .I1(fix_need_to_split_q),
        .I2(split_ongoing_reg_0),
        .I3(fifo_gen_inst_i_9__0_n_0),
        .I4(access_is_wrap_q),
        .I5(wrap_need_to_split_q_reg),
        .O(split_ongoing_reg));
  LUT5 #(
    .INIT(32'h02000002)) 
    fifo_gen_inst_i_9__0
       (.I0(split_ongoing_reg_1),
        .I1(split_ongoing_reg_2),
        .I2(split_ongoing_reg_3),
        .I3(Q[2]),
        .I4(\num_transactions_q_reg[2] [2]),
        .O(fifo_gen_inst_i_9__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \m_axi_awlen[7]_INST_0_i_11 
       (.I0(Q[0]),
        .I1(\S_AXI_ALEN_Q_reg[3] [0]),
        .I2(Q[2]),
        .I3(\S_AXI_ALEN_Q_reg[3] [2]),
        .I4(\m_axi_awlen[7]_INST_0_i_14_n_0 ),
        .I5(split_ongoing_reg_2),
        .O(split_ongoing_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \m_axi_awlen[7]_INST_0_i_14 
       (.I0(\S_AXI_ALEN_Q_reg[3] [3]),
        .I1(Q[3]),
        .I2(\S_AXI_ALEN_Q_reg[3] [1]),
        .I3(Q[1]),
        .O(\m_axi_awlen[7]_INST_0_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m_axi_awlen[7]_INST_0_i_15 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(split_ongoing_reg_2));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \m_axi_awlen[7]_INST_0_i_17 
       (.I0(access_is_incr_q),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\num_transactions_q_reg[2] [1]),
        .O(split_ongoing_reg_3));
  LUT4 #(
    .INIT(16'h9909)) 
    \m_axi_awlen[7]_INST_0_i_18 
       (.I0(Q[0]),
        .I1(\num_transactions_q_reg[2] [0]),
        .I2(Q[1]),
        .I3(\num_transactions_q_reg[2] [1]),
        .O(split_ongoing_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \queue_id[0]_i_1 
       (.I0(S_AXI_AID_Q),
        .I1(full),
        .I2(ram_full_i_reg),
        .I3(command_ongoing),
        .I4(cmd_push_block),
        .I5(s_axi_bid),
        .O(\queue_id_reg[0] ));
  LUT5 #(
    .INIT(32'hAA020000)) 
    split_ongoing_i_1
       (.I0(m_axi_awready),
        .I1(full),
        .I2(ram_full_i_reg),
        .I3(cmd_push_block),
        .I4(command_ongoing),
        .O(E));
endmodule

(* ORIG_REF_NAME = "axi_data_fifo_v2_1_14_fifo_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_fifo_gen__parameterized0
   (dout,
    full,
    \m_axi_awsize[2] ,
    command_ongoing_reg,
    cmd_push_block_reg,
    m_axi_awvalid,
    \next_mi_addr_reg[10] ,
    \next_mi_addr_reg[10]_0 ,
    \gpr1.dout_i_reg[1] ,
    first_word_reg,
    m_axi_wvalid,
    s_axi_wready,
    m_axi_wstrb,
    m_axi_wdata,
    D,
    S_AXI_AREADY_I_reg,
    CLK,
    SR,
    din,
    wr_en,
    fix_need_to_split_q,
    Q,
    split_ongoing,
    access_is_wrap_q,
    wrap_need_to_split_q,
    \wrap_unaligned_len_q_reg[7] ,
    s_axi_awvalid,
    E,
    \areset_d_reg[1] ,
    command_ongoing,
    out,
    cmd_push_block,
    ram_full_i_reg,
    m_axi_awready,
    access_is_fix_q_reg,
    \S_AXI_AADDR_Q_reg[6] ,
    si_full_size_q,
    \split_addr_mask_q_reg[0] ,
    \split_addr_mask_q_reg[1] ,
    \split_addr_mask_q_reg[2] ,
    \split_addr_mask_q_reg[3] ,
    \split_addr_mask_q_reg[6] ,
    \split_addr_mask_q_reg[31] ,
    access_is_incr_q,
    \S_AXI_ALEN_Q_reg[7] ,
    \downsized_len_q_reg[7] ,
    \unalignment_addr_q_reg[2] ,
    \fix_len_q_reg[2] ,
    s_axi_wvalid,
    m_axi_wready,
    \goreg_dm.dout_i_reg[9] ,
    access_is_fix_q,
    \pushed_commands_reg[0] ,
    \num_transactions_q_reg[2] ,
    \pushed_commands_reg[2] ,
    access_is_incr_q_reg,
    \pushed_commands_reg[7] ,
    \pushed_commands_reg[0]_0 ,
    incr_need_to_split_q,
    legal_wrap_len_q,
    s_axi_wstrb,
    s_axi_wdata,
    first_mi_word,
    \current_word_1_reg[6] ,
    first_word_reg_0);
  output [8:0]dout;
  output full;
  output [10:0]\m_axi_awsize[2] ;
  output command_ongoing_reg;
  output cmd_push_block_reg;
  output m_axi_awvalid;
  output \next_mi_addr_reg[10] ;
  output \next_mi_addr_reg[10]_0 ;
  output \gpr1.dout_i_reg[1] ;
  output [0:0]first_word_reg;
  output m_axi_wvalid;
  output s_axi_wready;
  output [15:0]m_axi_wstrb;
  output [127:0]m_axi_wdata;
  output [6:0]D;
  output S_AXI_AREADY_I_reg;
  input CLK;
  input [0:0]SR;
  input [11:0]din;
  input wr_en;
  input fix_need_to_split_q;
  input [7:0]Q;
  input split_ongoing;
  input access_is_wrap_q;
  input wrap_need_to_split_q;
  input [7:0]\wrap_unaligned_len_q_reg[7] ;
  input s_axi_awvalid;
  input [0:0]E;
  input [1:0]\areset_d_reg[1] ;
  input command_ongoing;
  input out;
  input cmd_push_block;
  input ram_full_i_reg;
  input m_axi_awready;
  input access_is_fix_q_reg;
  input [6:0]\S_AXI_AADDR_Q_reg[6] ;
  input si_full_size_q;
  input \split_addr_mask_q_reg[0] ;
  input \split_addr_mask_q_reg[1] ;
  input \split_addr_mask_q_reg[2] ;
  input \split_addr_mask_q_reg[3] ;
  input [2:0]\split_addr_mask_q_reg[6] ;
  input \split_addr_mask_q_reg[31] ;
  input access_is_incr_q;
  input [7:0]\S_AXI_ALEN_Q_reg[7] ;
  input [7:0]\downsized_len_q_reg[7] ;
  input [2:0]\unalignment_addr_q_reg[2] ;
  input [2:0]\fix_len_q_reg[2] ;
  input s_axi_wvalid;
  input m_axi_wready;
  input \goreg_dm.dout_i_reg[9] ;
  input access_is_fix_q;
  input \pushed_commands_reg[0] ;
  input [0:0]\num_transactions_q_reg[2] ;
  input [0:0]\pushed_commands_reg[2] ;
  input access_is_incr_q_reg;
  input \pushed_commands_reg[7] ;
  input \pushed_commands_reg[0]_0 ;
  input incr_need_to_split_q;
  input legal_wrap_len_q;
  input [127:0]s_axi_wstrb;
  input [1023:0]s_axi_wdata;
  input first_mi_word;
  input [6:0]\current_word_1_reg[6] ;
  input first_word_reg_0;

  wire CLK;
  wire [6:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [6:0]\S_AXI_AADDR_Q_reg[6] ;
  wire [7:0]\S_AXI_ALEN_Q_reg[7] ;
  wire S_AXI_AREADY_I_i_3_n_0;
  wire S_AXI_AREADY_I_reg;
  wire [6:0]\USE_WRITE.wr_cmd_first_word ;
  wire [6:0]\USE_WRITE.wr_cmd_mask ;
  wire \USE_WRITE.wr_cmd_mirror ;
  wire [6:0]\USE_WRITE.wr_cmd_offset ;
  wire \USE_WRITE.wr_cmd_ready ;
  wire [2:0]\USE_WRITE.wr_cmd_size ;
  wire access_is_fix_q;
  wire access_is_fix_q_reg;
  wire access_is_incr_q;
  wire access_is_incr_q_reg;
  wire access_is_wrap_q;
  wire [1:0]\areset_d_reg[1] ;
  wire cmd_push_block;
  wire cmd_push_block_reg;
  wire [2:0]cmd_size_ii;
  wire command_ongoing;
  wire command_ongoing_reg;
  wire \current_word_1[1]_i_2_n_0 ;
  wire \current_word_1[1]_i_3_n_0 ;
  wire \current_word_1[2]_i_2_n_0 ;
  wire \current_word_1[2]_i_3_n_0 ;
  wire \current_word_1[3]_i_2_n_0 ;
  wire \current_word_1[4]_i_2_n_0 ;
  wire \current_word_1[4]_i_3_n_0 ;
  wire \current_word_1[6]_i_3_n_0 ;
  wire [6:0]\current_word_1_reg[6] ;
  wire [11:0]din;
  wire [8:0]dout;
  wire [7:0]\downsized_len_q_reg[7] ;
  wire empty;
  wire fifo_gen_inst_i_18_n_0;
  wire fifo_gen_inst_i_19_n_0;
  wire fifo_gen_inst_i_20_n_0;
  wire first_mi_word;
  wire [0:0]first_word_reg;
  wire first_word_reg_0;
  wire [2:0]\fix_len_q_reg[2] ;
  wire fix_need_to_split_q;
  wire full;
  wire \goreg_dm.dout_i_reg[9] ;
  wire \gpr1.dout_i_reg[1] ;
  wire incr_need_to_split_q;
  wire legal_wrap_len_q;
  wire \m_axi_awlen[0]_INST_0_i_1_n_0 ;
  wire \m_axi_awlen[1]_INST_0_i_1_n_0 ;
  wire \m_axi_awlen[1]_INST_0_i_2_n_0 ;
  wire \m_axi_awlen[1]_INST_0_i_3_n_0 ;
  wire \m_axi_awlen[1]_INST_0_i_4_n_0 ;
  wire \m_axi_awlen[1]_INST_0_i_5_n_0 ;
  wire \m_axi_awlen[2]_INST_0_i_1_n_0 ;
  wire \m_axi_awlen[2]_INST_0_i_2_n_0 ;
  wire \m_axi_awlen[2]_INST_0_i_3_n_0 ;
  wire \m_axi_awlen[2]_INST_0_i_4_n_0 ;
  wire \m_axi_awlen[3]_INST_0_i_1_n_0 ;
  wire \m_axi_awlen[3]_INST_0_i_2_n_0 ;
  wire \m_axi_awlen[3]_INST_0_i_3_n_0 ;
  wire \m_axi_awlen[3]_INST_0_i_4_n_0 ;
  wire \m_axi_awlen[3]_INST_0_i_5_n_0 ;
  wire \m_axi_awlen[4]_INST_0_i_1_n_0 ;
  wire \m_axi_awlen[4]_INST_0_i_2_n_0 ;
  wire \m_axi_awlen[4]_INST_0_i_3_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_10_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_12_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_13_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_16_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_1_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_2_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_3_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_4_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_5_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_6_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_7_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_8_n_0 ;
  wire \m_axi_awlen[7]_INST_0_i_9_n_0 ;
  wire m_axi_awready;
  wire [10:0]\m_axi_awsize[2] ;
  wire m_axi_awvalid;
  wire [127:0]m_axi_wdata;
  wire \m_axi_wdata[0]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[0]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[100]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[100]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[101]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[101]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[102]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[102]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[103]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[103]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[104]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[104]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[105]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[105]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[106]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[106]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[107]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[107]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[108]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[108]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[109]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[109]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[10]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[10]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[110]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[110]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[111]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[111]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[112]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[112]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[113]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[113]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[114]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[114]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[115]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[115]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[116]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[116]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[117]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[117]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[118]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[118]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[119]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[119]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[11]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[11]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[120]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[120]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[121]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[121]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[122]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[122]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[123]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[123]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[124]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[124]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[125]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[125]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[126]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[126]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_10_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_3_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_4_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_5_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_6_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_7_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_8_n_0 ;
  wire \m_axi_wdata[127]_INST_0_i_9_n_0 ;
  wire \m_axi_wdata[12]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[12]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[13]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[13]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[14]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[14]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[15]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[15]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[16]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[16]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[17]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[17]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[18]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[18]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[19]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[19]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[1]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[1]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[20]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[20]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[21]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[21]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[22]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[22]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[23]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[23]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[24]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[24]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[25]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[25]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[26]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[26]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[27]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[27]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[28]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[28]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[29]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[29]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[2]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[2]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[30]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[30]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[31]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[31]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[32]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[32]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[33]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[33]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[34]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[34]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[35]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[35]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[36]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[36]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[37]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[37]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[38]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[38]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[39]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[39]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[3]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[3]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[40]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[40]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[41]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[41]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[42]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[42]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[43]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[43]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[44]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[44]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[45]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[45]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[46]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[46]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[47]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[47]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[48]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[48]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[49]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[49]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[4]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[4]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[50]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[50]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[51]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[51]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[52]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[52]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[53]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[53]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[54]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[54]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[55]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[55]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[56]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[56]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[57]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[57]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[58]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[58]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[59]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[59]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[5]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[5]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[60]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[60]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[61]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[61]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[62]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[62]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[63]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[63]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[64]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[64]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[65]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[65]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[66]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[66]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[67]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[67]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[68]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[68]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[69]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[69]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[6]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[6]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[70]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[70]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[71]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[71]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[72]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[72]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[73]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[73]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[74]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[74]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[75]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[75]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[76]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[76]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[77]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[77]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[78]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[78]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[79]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[79]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[7]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[7]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[80]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[80]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[81]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[81]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[82]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[82]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[83]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[83]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[84]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[84]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[85]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[85]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[86]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[86]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[87]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[87]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[88]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[88]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[89]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[89]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[8]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[8]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[90]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[90]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[91]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[91]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[92]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[92]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[93]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[93]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[94]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[94]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[95]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[95]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[96]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[96]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[97]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[97]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[98]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[98]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[99]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[99]_INST_0_i_2_n_0 ;
  wire \m_axi_wdata[9]_INST_0_i_1_n_0 ;
  wire \m_axi_wdata[9]_INST_0_i_2_n_0 ;
  wire m_axi_wready;
  wire [15:0]m_axi_wstrb;
  wire \m_axi_wstrb[0]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[0]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[10]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[10]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[11]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[11]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[12]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[12]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[13]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[13]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[14]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[14]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[15]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[15]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[1]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[1]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[2]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[2]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[3]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[3]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[4]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[4]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[5]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[5]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[6]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[6]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[7]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[7]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[8]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[8]_INST_0_i_2_n_0 ;
  wire \m_axi_wstrb[9]_INST_0_i_1_n_0 ;
  wire \m_axi_wstrb[9]_INST_0_i_2_n_0 ;
  wire m_axi_wvalid;
  wire \next_mi_addr_reg[10] ;
  wire \next_mi_addr_reg[10]_0 ;
  wire [0:0]\num_transactions_q_reg[2] ;
  wire out;
  wire [37:21]p_0_out;
  wire \pushed_commands_reg[0] ;
  wire \pushed_commands_reg[0]_0 ;
  wire [0:0]\pushed_commands_reg[2] ;
  wire \pushed_commands_reg[7] ;
  wire ram_full_i_reg;
  wire s_axi_awvalid;
  wire [1023:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire s_axi_wready_INST_0_i_2_n_0;
  wire s_axi_wready_INST_0_i_3_n_0;
  wire [127:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire si_full_size_q;
  wire \split_addr_mask_q_reg[0] ;
  wire \split_addr_mask_q_reg[1] ;
  wire \split_addr_mask_q_reg[2] ;
  wire \split_addr_mask_q_reg[31] ;
  wire \split_addr_mask_q_reg[3] ;
  wire [2:0]\split_addr_mask_q_reg[6] ;
  wire split_ongoing;
  wire [2:0]\unalignment_addr_q_reg[2] ;
  wire wr_en;
  wire wrap_need_to_split_q;
  wire [7:0]\wrap_unaligned_len_q_reg[7] ;
  wire NLW_fifo_gen_inst_almost_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_almost_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_axis_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_dbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_overflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_empty_UNCONNECTED;
  wire NLW_fifo_gen_inst_prog_full_UNCONNECTED;
  wire NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fifo_gen_inst_sbiterr_UNCONNECTED;
  wire NLW_fifo_gen_inst_underflow_UNCONNECTED;
  wire NLW_fifo_gen_inst_valid_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_ack_UNCONNECTED;
  wire NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_data_count_UNCONNECTED;
  wire [36:36]NLW_fifo_gen_inst_dout_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_fifo_gen_inst_wr_data_count_UNCONNECTED;

  LUT5 #(
    .INIT(32'h2EFF2E2E)) 
    S_AXI_AREADY_I_i_2
       (.I0(S_AXI_AREADY_I_i_3_n_0),
        .I1(E),
        .I2(s_axi_awvalid),
        .I3(\areset_d_reg[1] [0]),
        .I4(\areset_d_reg[1] [1]),
        .O(S_AXI_AREADY_I_reg));
  LUT6 #(
    .INIT(64'h00000000888A0000)) 
    S_AXI_AREADY_I_i_3
       (.I0(command_ongoing),
        .I1(cmd_push_block),
        .I2(full),
        .I3(ram_full_i_reg),
        .I4(m_axi_awready),
        .I5(access_is_fix_q_reg),
        .O(S_AXI_AREADY_I_i_3_n_0));
  LUT6 #(
    .INIT(64'h20202020A0A0A0A8)) 
    cmd_push_block_i_1
       (.I0(out),
        .I1(command_ongoing),
        .I2(cmd_push_block),
        .I3(full),
        .I4(ram_full_i_reg),
        .I5(m_axi_awready),
        .O(cmd_push_block_reg));
  LUT6 #(
    .INIT(64'h8FFF8F8F88008888)) 
    command_ongoing_i_1
       (.I0(s_axi_awvalid),
        .I1(E),
        .I2(S_AXI_AREADY_I_i_3_n_0),
        .I3(\areset_d_reg[1] [0]),
        .I4(\areset_d_reg[1] [1]),
        .I5(command_ongoing),
        .O(command_ongoing_reg));
  LUT5 #(
    .INIT(32'h22222228)) 
    \current_word_1[0]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [0]),
        .I1(\current_word_1[1]_i_3_n_0 ),
        .I2(cmd_size_ii[1]),
        .I3(cmd_size_ii[2]),
        .I4(cmd_size_ii[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8888828888888282)) 
    \current_word_1[1]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [1]),
        .I1(\current_word_1[1]_i_2_n_0 ),
        .I2(cmd_size_ii[2]),
        .I3(cmd_size_ii[0]),
        .I4(cmd_size_ii[1]),
        .I5(\current_word_1[1]_i_3_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[1]_i_2 
       (.I0(\USE_WRITE.wr_cmd_first_word [1]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[6] [1]),
        .O(\current_word_1[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    \current_word_1[1]_i_3 
       (.I0(\USE_WRITE.wr_cmd_first_word [0]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[6] [0]),
        .O(\current_word_1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2228222288828888)) 
    \current_word_1[2]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [2]),
        .I1(\current_word_1[2]_i_2_n_0 ),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[2]),
        .I4(cmd_size_ii[1]),
        .I5(\current_word_1[2]_i_3_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[2]_i_2 
       (.I0(\USE_WRITE.wr_cmd_first_word [2]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[6] [2]),
        .O(\current_word_1[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200022)) 
    \current_word_1[2]_i_3 
       (.I0(\current_word_1[1]_i_2_n_0 ),
        .I1(cmd_size_ii[1]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[2]),
        .I4(\current_word_1[1]_i_3_n_0 ),
        .O(\current_word_1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8282828882828222)) 
    \current_word_1[3]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [3]),
        .I1(\current_word_1[3]_i_2_n_0 ),
        .I2(\USE_WRITE.wr_cmd_first_word [3]),
        .I3(first_mi_word),
        .I4(dout[8]),
        .I5(\current_word_1_reg[6] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hCCCECCFFCFFFCFFF)) 
    \current_word_1[3]_i_2 
       (.I0(\current_word_1[1]_i_3_n_0 ),
        .I1(cmd_size_ii[2]),
        .I2(cmd_size_ii[0]),
        .I3(cmd_size_ii[1]),
        .I4(\current_word_1[1]_i_2_n_0 ),
        .I5(\current_word_1[2]_i_2_n_0 ),
        .O(\current_word_1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8282828882828222)) 
    \current_word_1[4]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [4]),
        .I1(\current_word_1[4]_i_2_n_0 ),
        .I2(\USE_WRITE.wr_cmd_first_word [4]),
        .I3(first_mi_word),
        .I4(dout[8]),
        .I5(\current_word_1_reg[6] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFB00FBFB)) 
    \current_word_1[4]_i_2 
       (.I0(cmd_size_ii[0]),
        .I1(cmd_size_ii[2]),
        .I2(cmd_size_ii[1]),
        .I3(\current_word_1[3]_i_2_n_0 ),
        .I4(\current_word_1[4]_i_3_n_0 ),
        .O(\current_word_1[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \current_word_1[4]_i_3 
       (.I0(\USE_WRITE.wr_cmd_first_word [3]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[6] [3]),
        .O(\current_word_1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2220222A888A8880)) 
    \current_word_1[5]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [5]),
        .I1(\USE_WRITE.wr_cmd_first_word [5]),
        .I2(first_mi_word),
        .I3(dout[8]),
        .I4(\current_word_1_reg[6] [5]),
        .I5(\current_word_1[6]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h202A8A808A808A80)) 
    \current_word_1[6]_i_1 
       (.I0(\USE_WRITE.wr_cmd_mask [6]),
        .I1(\USE_WRITE.wr_cmd_first_word [6]),
        .I2(first_word_reg_0),
        .I3(\current_word_1_reg[6] [6]),
        .I4(\current_word_1[6]_i_3_n_0 ),
        .I5(\m_axi_wdata[127]_INST_0_i_4_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \current_word_1[6]_i_3 
       (.I0(\current_word_1_reg[6] [4]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(\USE_WRITE.wr_cmd_first_word [4]),
        .I4(\current_word_1[4]_i_2_n_0 ),
        .O(\current_word_1[6]_i_3_n_0 ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "38" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "38" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1__parameterized0 fifo_gen_inst
       (.almost_empty(NLW_fifo_gen_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fifo_gen_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fifo_gen_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fifo_gen_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fifo_gen_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(CLK),
        .data_count(NLW_fifo_gen_inst_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_fifo_gen_inst_dbiterr_UNCONNECTED),
        .din({p_0_out[37],din[11:10],p_0_out[34:21],din[9:3],\m_axi_awsize[2] ,din[2:0]}),
        .dout({dout[8],NLW_fifo_gen_inst_dout_UNCONNECTED[36],\USE_WRITE.wr_cmd_mirror ,\USE_WRITE.wr_cmd_first_word ,\USE_WRITE.wr_cmd_offset ,\USE_WRITE.wr_cmd_mask ,cmd_size_ii,dout[7:0],\USE_WRITE.wr_cmd_size }),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fifo_gen_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fifo_gen_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fifo_gen_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fifo_gen_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(\USE_WRITE.wr_cmd_ready ),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED),
        .rst(SR),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fifo_gen_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fifo_gen_inst_underflow_UNCONNECTED),
        .valid(NLW_fifo_gen_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fifo_gen_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fifo_gen_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000007500)) 
    fifo_gen_inst_i_10
       (.I0(\next_mi_addr_reg[10]_0 ),
        .I1(si_full_size_q),
        .I2(\split_addr_mask_q_reg[6] [1]),
        .I3(\S_AXI_AADDR_Q_reg[6] [5]),
        .I4(\next_mi_addr_reg[10] ),
        .I5(din[8]),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'h0000000000007500)) 
    fifo_gen_inst_i_11
       (.I0(\next_mi_addr_reg[10]_0 ),
        .I1(si_full_size_q),
        .I2(\split_addr_mask_q_reg[6] [0]),
        .I3(\S_AXI_AADDR_Q_reg[6] [4]),
        .I4(\next_mi_addr_reg[10] ),
        .I5(din[7]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_12
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [3]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[3] ),
        .I5(din[6]),
        .O(p_0_out[24]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_13
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [2]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[2] ),
        .I5(din[5]),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_14
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [1]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[1] ),
        .I5(din[4]),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'h0000000004440404)) 
    fifo_gen_inst_i_15
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [0]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(\split_addr_mask_q_reg[0] ),
        .I5(din[3]),
        .O(p_0_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    fifo_gen_inst_i_17
       (.I0(s_axi_wvalid),
        .I1(empty),
        .I2(m_axi_wready),
        .I3(\goreg_dm.dout_i_reg[9] ),
        .O(\USE_WRITE.wr_cmd_ready ));
  LUT6 #(
    .INIT(64'h00404444CCCCCCCC)) 
    fifo_gen_inst_i_18
       (.I0(access_is_wrap_q),
        .I1(\S_AXI_AADDR_Q_reg[6] [6]),
        .I2(\split_addr_mask_q_reg[6] [2]),
        .I3(si_full_size_q),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_18_n_0));
  LUT6 #(
    .INIT(64'h00404444CCCCCCCC)) 
    fifo_gen_inst_i_19
       (.I0(access_is_wrap_q),
        .I1(\S_AXI_AADDR_Q_reg[6] [5]),
        .I2(\split_addr_mask_q_reg[6] [1]),
        .I3(si_full_size_q),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_1__0
       (.I0(access_is_fix_q),
        .I1(din[10]),
        .O(p_0_out[37]));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_2
       (.I0(fifo_gen_inst_i_18_n_0),
        .I1(din[9]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[34]));
  LUT6 #(
    .INIT(64'h00404444CCCCCCCC)) 
    fifo_gen_inst_i_20
       (.I0(access_is_wrap_q),
        .I1(\S_AXI_AADDR_Q_reg[6] [4]),
        .I2(\split_addr_mask_q_reg[6] [0]),
        .I3(si_full_size_q),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(fifo_gen_inst_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_21
       (.I0(split_ongoing),
        .I1(access_is_wrap_q),
        .O(\next_mi_addr_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_gen_inst_i_22
       (.I0(access_is_incr_q),
        .I1(split_ongoing),
        .O(\next_mi_addr_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_3
       (.I0(fifo_gen_inst_i_19_n_0),
        .I1(din[8]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[33]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    fifo_gen_inst_i_4
       (.I0(fifo_gen_inst_i_20_n_0),
        .I1(din[7]),
        .I2(\split_addr_mask_q_reg[31] ),
        .O(p_0_out[32]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_5
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [3]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(din[6]),
        .I5(\split_addr_mask_q_reg[3] ),
        .O(p_0_out[31]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_6__0
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [2]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(din[5]),
        .I5(\split_addr_mask_q_reg[2] ),
        .O(p_0_out[30]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_7__0
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [1]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(din[4]),
        .I5(\split_addr_mask_q_reg[1] ),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'h0444000000000000)) 
    fifo_gen_inst_i_8
       (.I0(\next_mi_addr_reg[10] ),
        .I1(\S_AXI_AADDR_Q_reg[6] [0]),
        .I2(\next_mi_addr_reg[10]_0 ),
        .I3(si_full_size_q),
        .I4(din[3]),
        .I5(\split_addr_mask_q_reg[0] ),
        .O(p_0_out[28]));
  LUT6 #(
    .INIT(64'h0000000000007500)) 
    fifo_gen_inst_i_9
       (.I0(\next_mi_addr_reg[10]_0 ),
        .I1(si_full_size_q),
        .I2(\split_addr_mask_q_reg[6] [2]),
        .I3(\S_AXI_AADDR_Q_reg[6] [6]),
        .I4(\next_mi_addr_reg[10] ),
        .I5(din[9]),
        .O(p_0_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h20)) 
    first_word_i_1
       (.I0(m_axi_wready),
        .I1(empty),
        .I2(s_axi_wvalid),
        .O(first_word_reg));
  LUT6 #(
    .INIT(64'hF704F7F708FB0808)) 
    \m_axi_awlen[0]_INST_0 
       (.I0(\wrap_unaligned_len_q_reg[7] [0]),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .I4(\unalignment_addr_q_reg[2] [0]),
        .I5(\m_axi_awlen[0]_INST_0_i_1_n_0 ),
        .O(\m_axi_awsize[2] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[0]_INST_0_i_1 
       (.I0(\S_AXI_ALEN_Q_reg[7] [0]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [0]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[1]_INST_0_i_3_n_0 ),
        .O(\m_axi_awlen[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0BFBF404F4040BFB)) 
    \m_axi_awlen[1]_INST_0 
       (.I0(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .I1(\unalignment_addr_q_reg[2] [1]),
        .I2(\gpr1.dout_i_reg[1] ),
        .I3(\wrap_unaligned_len_q_reg[7] [1]),
        .I4(\m_axi_awlen[1]_INST_0_i_1_n_0 ),
        .I5(\m_axi_awlen[1]_INST_0_i_2_n_0 ),
        .O(\m_axi_awsize[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    \m_axi_awlen[1]_INST_0_i_1 
       (.I0(\m_axi_awlen[1]_INST_0_i_3_n_0 ),
        .I1(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I2(\downsized_len_q_reg[7] [0]),
        .I3(din[10]),
        .I4(\S_AXI_ALEN_Q_reg[7] [0]),
        .I5(\m_axi_awlen[1]_INST_0_i_4_n_0 ),
        .O(\m_axi_awlen[1]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[1]_INST_0_i_2 
       (.I0(\S_AXI_ALEN_Q_reg[7] [1]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [1]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[1]_INST_0_i_5_n_0 ),
        .O(\m_axi_awlen[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00BFBF)) 
    \m_axi_awlen[1]_INST_0_i_3 
       (.I0(Q[0]),
        .I1(split_ongoing),
        .I2(access_is_wrap_q),
        .I3(\fix_len_q_reg[2] [0]),
        .I4(fix_need_to_split_q),
        .O(\m_axi_awlen[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF704F7F7)) 
    \m_axi_awlen[1]_INST_0_i_4 
       (.I0(\wrap_unaligned_len_q_reg[7] [0]),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .I4(\unalignment_addr_q_reg[2] [0]),
        .O(\m_axi_awlen[1]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBBBBB)) 
    \m_axi_awlen[1]_INST_0_i_5 
       (.I0(\fix_len_q_reg[2] [1]),
        .I1(fix_need_to_split_q),
        .I2(Q[1]),
        .I3(split_ongoing),
        .I4(access_is_wrap_q),
        .O(\m_axi_awlen[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9666966696999666)) 
    \m_axi_awlen[2]_INST_0 
       (.I0(\m_axi_awlen[2]_INST_0_i_1_n_0 ),
        .I1(\m_axi_awlen[2]_INST_0_i_2_n_0 ),
        .I2(\wrap_unaligned_len_q_reg[7] [2]),
        .I3(\gpr1.dout_i_reg[1] ),
        .I4(\unalignment_addr_q_reg[2] [2]),
        .I5(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .O(\m_axi_awsize[2] [2]));
  LUT6 #(
    .INIT(64'h000088B888B8FFFF)) 
    \m_axi_awlen[2]_INST_0_i_1 
       (.I0(\wrap_unaligned_len_q_reg[7] [1]),
        .I1(\gpr1.dout_i_reg[1] ),
        .I2(\unalignment_addr_q_reg[2] [1]),
        .I3(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .I4(\m_axi_awlen[1]_INST_0_i_1_n_0 ),
        .I5(\m_axi_awlen[1]_INST_0_i_2_n_0 ),
        .O(\m_axi_awlen[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[2]_INST_0_i_2 
       (.I0(\S_AXI_ALEN_Q_reg[7] [2]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [2]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[2]_INST_0_i_4_n_0 ),
        .O(\m_axi_awlen[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FD0D)) 
    \m_axi_awlen[2]_INST_0_i_3 
       (.I0(access_is_incr_q),
        .I1(din[10]),
        .I2(incr_need_to_split_q),
        .I3(split_ongoing),
        .I4(fix_need_to_split_q),
        .O(\m_axi_awlen[2]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00BFBF)) 
    \m_axi_awlen[2]_INST_0_i_4 
       (.I0(Q[2]),
        .I1(split_ongoing),
        .I2(access_is_wrap_q),
        .I3(\fix_len_q_reg[2] [2]),
        .I4(fix_need_to_split_q),
        .O(\m_axi_awlen[2]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \m_axi_awlen[3]_INST_0 
       (.I0(\m_axi_awlen[3]_INST_0_i_1_n_0 ),
        .I1(\wrap_unaligned_len_q_reg[7] [3]),
        .I2(split_ongoing),
        .I3(wrap_need_to_split_q),
        .I4(\m_axi_awlen[3]_INST_0_i_2_n_0 ),
        .O(\m_axi_awsize[2] [3]));
  LUT5 #(
    .INIT(32'h44D4D4DD)) 
    \m_axi_awlen[3]_INST_0_i_1 
       (.I0(\m_axi_awlen[2]_INST_0_i_2_n_0 ),
        .I1(\m_axi_awlen[3]_INST_0_i_3_n_0 ),
        .I2(\m_axi_awlen[3]_INST_0_i_4_n_0 ),
        .I3(\m_axi_awlen[1]_INST_0_i_1_n_0 ),
        .I4(\m_axi_awlen[1]_INST_0_i_2_n_0 ),
        .O(\m_axi_awlen[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[3]_INST_0_i_2 
       (.I0(\S_AXI_ALEN_Q_reg[7] [3]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [3]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[3]_INST_0_i_5_n_0 ),
        .O(\m_axi_awlen[3]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \m_axi_awlen[3]_INST_0_i_3 
       (.I0(\wrap_unaligned_len_q_reg[7] [2]),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(\unalignment_addr_q_reg[2] [2]),
        .I4(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .O(\m_axi_awlen[3]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \m_axi_awlen[3]_INST_0_i_4 
       (.I0(\wrap_unaligned_len_q_reg[7] [1]),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(\unalignment_addr_q_reg[2] [1]),
        .I4(\m_axi_awlen[2]_INST_0_i_3_n_0 ),
        .O(\m_axi_awlen[3]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \m_axi_awlen[3]_INST_0_i_5 
       (.I0(fix_need_to_split_q),
        .I1(Q[3]),
        .I2(split_ongoing),
        .I3(access_is_wrap_q),
        .O(\m_axi_awlen[3]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \m_axi_awlen[4]_INST_0 
       (.I0(\m_axi_awlen[4]_INST_0_i_1_n_0 ),
        .I1(\wrap_unaligned_len_q_reg[7] [4]),
        .I2(split_ongoing),
        .I3(wrap_need_to_split_q),
        .I4(\m_axi_awlen[4]_INST_0_i_2_n_0 ),
        .O(\m_axi_awsize[2] [4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h5D550400)) 
    \m_axi_awlen[4]_INST_0_i_1 
       (.I0(\m_axi_awlen[3]_INST_0_i_2_n_0 ),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(\wrap_unaligned_len_q_reg[7] [3]),
        .I4(\m_axi_awlen[3]_INST_0_i_1_n_0 ),
        .O(\m_axi_awlen[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[4]_INST_0_i_2 
       (.I0(\S_AXI_ALEN_Q_reg[7] [4]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [4]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[4]_INST_0_i_3_n_0 ),
        .O(\m_axi_awlen[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \m_axi_awlen[4]_INST_0_i_3 
       (.I0(fix_need_to_split_q),
        .I1(Q[4]),
        .I2(split_ongoing),
        .I3(access_is_wrap_q),
        .O(\m_axi_awlen[4]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hA6AA5955)) 
    \m_axi_awlen[5]_INST_0 
       (.I0(\m_axi_awlen[7]_INST_0_i_5_n_0 ),
        .I1(wrap_need_to_split_q),
        .I2(split_ongoing),
        .I3(\wrap_unaligned_len_q_reg[7] [5]),
        .I4(\m_axi_awlen[7]_INST_0_i_3_n_0 ),
        .O(\m_axi_awsize[2] [5]));
  LUT6 #(
    .INIT(64'h4DB2FA05B24DFA05)) 
    \m_axi_awlen[6]_INST_0 
       (.I0(\m_axi_awlen[7]_INST_0_i_3_n_0 ),
        .I1(\wrap_unaligned_len_q_reg[7] [5]),
        .I2(\m_axi_awlen[7]_INST_0_i_5_n_0 ),
        .I3(\m_axi_awlen[7]_INST_0_i_1_n_0 ),
        .I4(\gpr1.dout_i_reg[1] ),
        .I5(\wrap_unaligned_len_q_reg[7] [6]),
        .O(\m_axi_awsize[2] [6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_awlen[6]_INST_0_i_1 
       (.I0(wrap_need_to_split_q),
        .I1(split_ongoing),
        .O(\gpr1.dout_i_reg[1] ));
  LUT6 #(
    .INIT(64'hB2BB22B24D44DD4D)) 
    \m_axi_awlen[7]_INST_0 
       (.I0(\m_axi_awlen[7]_INST_0_i_1_n_0 ),
        .I1(\m_axi_awlen[7]_INST_0_i_2_n_0 ),
        .I2(\m_axi_awlen[7]_INST_0_i_3_n_0 ),
        .I3(\m_axi_awlen[7]_INST_0_i_4_n_0 ),
        .I4(\m_axi_awlen[7]_INST_0_i_5_n_0 ),
        .I5(\m_axi_awlen[7]_INST_0_i_6_n_0 ),
        .O(\m_axi_awsize[2] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[7]_INST_0_i_1 
       (.I0(\S_AXI_ALEN_Q_reg[7] [6]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [6]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[7]_INST_0_i_8_n_0 ),
        .O(\m_axi_awlen[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B8B8B8B8B8B)) 
    \m_axi_awlen[7]_INST_0_i_10 
       (.I0(\downsized_len_q_reg[7] [7]),
        .I1(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I2(fix_need_to_split_q),
        .I3(Q[7]),
        .I4(split_ongoing),
        .I5(access_is_wrap_q),
        .O(\m_axi_awlen[7]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAEBAAAAAAAA)) 
    \m_axi_awlen[7]_INST_0_i_12 
       (.I0(\m_axi_awlen[7]_INST_0_i_16_n_0 ),
        .I1(\num_transactions_q_reg[2] ),
        .I2(\pushed_commands_reg[2] ),
        .I3(access_is_incr_q_reg),
        .I4(\pushed_commands_reg[7] ),
        .I5(\pushed_commands_reg[0]_0 ),
        .O(\m_axi_awlen[7]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \m_axi_awlen[7]_INST_0_i_13 
       (.I0(incr_need_to_split_q),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(legal_wrap_len_q),
        .I4(access_is_wrap_q),
        .O(\m_axi_awlen[7]_INST_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axi_awlen[7]_INST_0_i_16 
       (.I0(access_is_wrap_q),
        .I1(split_ongoing),
        .I2(wrap_need_to_split_q),
        .O(\m_axi_awlen[7]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_awlen[7]_INST_0_i_2 
       (.I0(split_ongoing),
        .I1(wrap_need_to_split_q),
        .I2(\wrap_unaligned_len_q_reg[7] [6]),
        .O(\m_axi_awlen[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \m_axi_awlen[7]_INST_0_i_3 
       (.I0(\S_AXI_ALEN_Q_reg[7] [5]),
        .I1(din[10]),
        .I2(\downsized_len_q_reg[7] [5]),
        .I3(\m_axi_awlen[7]_INST_0_i_7_n_0 ),
        .I4(\m_axi_awlen[7]_INST_0_i_9_n_0 ),
        .O(\m_axi_awlen[7]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \m_axi_awlen[7]_INST_0_i_4 
       (.I0(\wrap_unaligned_len_q_reg[7] [5]),
        .I1(split_ongoing),
        .I2(wrap_need_to_split_q),
        .O(\m_axi_awlen[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3B2ABF2ABF3BBFBF)) 
    \m_axi_awlen[7]_INST_0_i_5 
       (.I0(\m_axi_awlen[4]_INST_0_i_2_n_0 ),
        .I1(\gpr1.dout_i_reg[1] ),
        .I2(\wrap_unaligned_len_q_reg[7] [4]),
        .I3(\m_axi_awlen[3]_INST_0_i_2_n_0 ),
        .I4(\wrap_unaligned_len_q_reg[7] [3]),
        .I5(\m_axi_awlen[3]_INST_0_i_1_n_0 ),
        .O(\m_axi_awlen[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDF202020DF20)) 
    \m_axi_awlen[7]_INST_0_i_6 
       (.I0(wrap_need_to_split_q),
        .I1(split_ongoing),
        .I2(\wrap_unaligned_len_q_reg[7] [7]),
        .I3(\m_axi_awlen[7]_INST_0_i_10_n_0 ),
        .I4(din[10]),
        .I5(\S_AXI_ALEN_Q_reg[7] [7]),
        .O(\m_axi_awlen[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA20000)) 
    \m_axi_awlen[7]_INST_0_i_7 
       (.I0(access_is_fix_q),
        .I1(fix_need_to_split_q),
        .I2(\pushed_commands_reg[0] ),
        .I3(\m_axi_awlen[7]_INST_0_i_12_n_0 ),
        .I4(access_is_incr_q),
        .I5(\m_axi_awlen[7]_INST_0_i_13_n_0 ),
        .O(\m_axi_awlen[7]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \m_axi_awlen[7]_INST_0_i_8 
       (.I0(fix_need_to_split_q),
        .I1(Q[6]),
        .I2(split_ongoing),
        .I3(access_is_wrap_q),
        .O(\m_axi_awlen[7]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \m_axi_awlen[7]_INST_0_i_9 
       (.I0(fix_need_to_split_q),
        .I1(Q[5]),
        .I2(split_ongoing),
        .I3(access_is_wrap_q),
        .O(\m_axi_awlen[7]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_awsize[0]_INST_0 
       (.I0(din[10]),
        .I1(din[0]),
        .O(\m_axi_awsize[2] [8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_awsize[1]_INST_0 
       (.I0(din[10]),
        .I1(din[1]),
        .O(\m_axi_awsize[2] [9]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_axi_awsize[2]_INST_0 
       (.I0(din[2]),
        .I1(din[10]),
        .O(\m_axi_awsize[2] [10]));
  LUT4 #(
    .INIT(16'h888A)) 
    m_axi_awvalid_INST_0
       (.I0(command_ongoing),
        .I1(cmd_push_block),
        .I2(full),
        .I3(ram_full_i_reg),
        .O(m_axi_awvalid));
  MUXF7 \m_axi_wdata[0]_INST_0 
       (.I0(\m_axi_wdata[0]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[0]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[0]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[0]_INST_0_i_1 
       (.I0(s_axi_wdata[128]),
        .I1(s_axi_wdata[0]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[384]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[256]),
        .O(\m_axi_wdata[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[0]_INST_0_i_2 
       (.I0(s_axi_wdata[640]),
        .I1(s_axi_wdata[512]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[896]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[768]),
        .O(\m_axi_wdata[0]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[100]_INST_0 
       (.I0(\m_axi_wdata[100]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[100]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[100]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[100]_INST_0_i_1 
       (.I0(s_axi_wdata[228]),
        .I1(s_axi_wdata[100]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[484]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[356]),
        .O(\m_axi_wdata[100]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[100]_INST_0_i_2 
       (.I0(s_axi_wdata[740]),
        .I1(s_axi_wdata[612]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[996]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[868]),
        .O(\m_axi_wdata[100]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[101]_INST_0 
       (.I0(\m_axi_wdata[101]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[101]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[101]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[101]_INST_0_i_1 
       (.I0(s_axi_wdata[229]),
        .I1(s_axi_wdata[101]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[485]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[357]),
        .O(\m_axi_wdata[101]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[101]_INST_0_i_2 
       (.I0(s_axi_wdata[741]),
        .I1(s_axi_wdata[613]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[997]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[869]),
        .O(\m_axi_wdata[101]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[102]_INST_0 
       (.I0(\m_axi_wdata[102]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[102]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[102]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[102]_INST_0_i_1 
       (.I0(s_axi_wdata[230]),
        .I1(s_axi_wdata[102]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[486]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[358]),
        .O(\m_axi_wdata[102]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[102]_INST_0_i_2 
       (.I0(s_axi_wdata[742]),
        .I1(s_axi_wdata[614]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[998]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[870]),
        .O(\m_axi_wdata[102]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[103]_INST_0 
       (.I0(\m_axi_wdata[103]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[103]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[103]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[103]_INST_0_i_1 
       (.I0(s_axi_wdata[231]),
        .I1(s_axi_wdata[103]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[487]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[359]),
        .O(\m_axi_wdata[103]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[103]_INST_0_i_2 
       (.I0(s_axi_wdata[743]),
        .I1(s_axi_wdata[615]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[999]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[871]),
        .O(\m_axi_wdata[103]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[104]_INST_0 
       (.I0(\m_axi_wdata[104]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[104]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[104]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[104]_INST_0_i_1 
       (.I0(s_axi_wdata[232]),
        .I1(s_axi_wdata[104]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[488]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[360]),
        .O(\m_axi_wdata[104]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[104]_INST_0_i_2 
       (.I0(s_axi_wdata[744]),
        .I1(s_axi_wdata[616]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1000]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[872]),
        .O(\m_axi_wdata[104]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[105]_INST_0 
       (.I0(\m_axi_wdata[105]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[105]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[105]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[105]_INST_0_i_1 
       (.I0(s_axi_wdata[233]),
        .I1(s_axi_wdata[105]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[489]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[361]),
        .O(\m_axi_wdata[105]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[105]_INST_0_i_2 
       (.I0(s_axi_wdata[745]),
        .I1(s_axi_wdata[617]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1001]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[873]),
        .O(\m_axi_wdata[105]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[106]_INST_0 
       (.I0(\m_axi_wdata[106]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[106]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[106]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[106]_INST_0_i_1 
       (.I0(s_axi_wdata[234]),
        .I1(s_axi_wdata[106]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[490]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[362]),
        .O(\m_axi_wdata[106]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[106]_INST_0_i_2 
       (.I0(s_axi_wdata[746]),
        .I1(s_axi_wdata[618]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1002]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[874]),
        .O(\m_axi_wdata[106]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[107]_INST_0 
       (.I0(\m_axi_wdata[107]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[107]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[107]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[107]_INST_0_i_1 
       (.I0(s_axi_wdata[235]),
        .I1(s_axi_wdata[107]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[491]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[363]),
        .O(\m_axi_wdata[107]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[107]_INST_0_i_2 
       (.I0(s_axi_wdata[747]),
        .I1(s_axi_wdata[619]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1003]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[875]),
        .O(\m_axi_wdata[107]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[108]_INST_0 
       (.I0(\m_axi_wdata[108]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[108]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[108]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[108]_INST_0_i_1 
       (.I0(s_axi_wdata[236]),
        .I1(s_axi_wdata[108]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[492]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[364]),
        .O(\m_axi_wdata[108]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[108]_INST_0_i_2 
       (.I0(s_axi_wdata[748]),
        .I1(s_axi_wdata[620]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1004]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[876]),
        .O(\m_axi_wdata[108]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[109]_INST_0 
       (.I0(\m_axi_wdata[109]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[109]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[109]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[109]_INST_0_i_1 
       (.I0(s_axi_wdata[237]),
        .I1(s_axi_wdata[109]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[493]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[365]),
        .O(\m_axi_wdata[109]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[109]_INST_0_i_2 
       (.I0(s_axi_wdata[749]),
        .I1(s_axi_wdata[621]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1005]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[877]),
        .O(\m_axi_wdata[109]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[10]_INST_0 
       (.I0(\m_axi_wdata[10]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[10]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[10]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[10]_INST_0_i_1 
       (.I0(s_axi_wdata[138]),
        .I1(s_axi_wdata[10]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[394]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[266]),
        .O(\m_axi_wdata[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[10]_INST_0_i_2 
       (.I0(s_axi_wdata[650]),
        .I1(s_axi_wdata[522]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[906]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[778]),
        .O(\m_axi_wdata[10]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[110]_INST_0 
       (.I0(\m_axi_wdata[110]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[110]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[110]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[110]_INST_0_i_1 
       (.I0(s_axi_wdata[238]),
        .I1(s_axi_wdata[110]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[494]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[366]),
        .O(\m_axi_wdata[110]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[110]_INST_0_i_2 
       (.I0(s_axi_wdata[750]),
        .I1(s_axi_wdata[622]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1006]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[878]),
        .O(\m_axi_wdata[110]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[111]_INST_0 
       (.I0(\m_axi_wdata[111]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[111]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[111]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[111]_INST_0_i_1 
       (.I0(s_axi_wdata[239]),
        .I1(s_axi_wdata[111]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[495]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[367]),
        .O(\m_axi_wdata[111]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[111]_INST_0_i_2 
       (.I0(s_axi_wdata[751]),
        .I1(s_axi_wdata[623]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1007]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[879]),
        .O(\m_axi_wdata[111]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[112]_INST_0 
       (.I0(\m_axi_wdata[112]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[112]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[112]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[112]_INST_0_i_1 
       (.I0(s_axi_wdata[240]),
        .I1(s_axi_wdata[112]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[496]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[368]),
        .O(\m_axi_wdata[112]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[112]_INST_0_i_2 
       (.I0(s_axi_wdata[752]),
        .I1(s_axi_wdata[624]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1008]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[880]),
        .O(\m_axi_wdata[112]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[113]_INST_0 
       (.I0(\m_axi_wdata[113]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[113]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[113]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[113]_INST_0_i_1 
       (.I0(s_axi_wdata[241]),
        .I1(s_axi_wdata[113]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[497]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[369]),
        .O(\m_axi_wdata[113]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[113]_INST_0_i_2 
       (.I0(s_axi_wdata[753]),
        .I1(s_axi_wdata[625]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1009]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[881]),
        .O(\m_axi_wdata[113]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[114]_INST_0 
       (.I0(\m_axi_wdata[114]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[114]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[114]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[114]_INST_0_i_1 
       (.I0(s_axi_wdata[242]),
        .I1(s_axi_wdata[114]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[498]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[370]),
        .O(\m_axi_wdata[114]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[114]_INST_0_i_2 
       (.I0(s_axi_wdata[754]),
        .I1(s_axi_wdata[626]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1010]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[882]),
        .O(\m_axi_wdata[114]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[115]_INST_0 
       (.I0(\m_axi_wdata[115]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[115]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[115]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[115]_INST_0_i_1 
       (.I0(s_axi_wdata[243]),
        .I1(s_axi_wdata[115]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[499]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[371]),
        .O(\m_axi_wdata[115]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[115]_INST_0_i_2 
       (.I0(s_axi_wdata[755]),
        .I1(s_axi_wdata[627]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1011]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[883]),
        .O(\m_axi_wdata[115]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[116]_INST_0 
       (.I0(\m_axi_wdata[116]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[116]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[116]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[116]_INST_0_i_1 
       (.I0(s_axi_wdata[244]),
        .I1(s_axi_wdata[116]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[500]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[372]),
        .O(\m_axi_wdata[116]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[116]_INST_0_i_2 
       (.I0(s_axi_wdata[756]),
        .I1(s_axi_wdata[628]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1012]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[884]),
        .O(\m_axi_wdata[116]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[117]_INST_0 
       (.I0(\m_axi_wdata[117]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[117]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[117]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[117]_INST_0_i_1 
       (.I0(s_axi_wdata[245]),
        .I1(s_axi_wdata[117]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[501]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[373]),
        .O(\m_axi_wdata[117]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[117]_INST_0_i_2 
       (.I0(s_axi_wdata[757]),
        .I1(s_axi_wdata[629]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1013]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[885]),
        .O(\m_axi_wdata[117]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[118]_INST_0 
       (.I0(\m_axi_wdata[118]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[118]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[118]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[118]_INST_0_i_1 
       (.I0(s_axi_wdata[246]),
        .I1(s_axi_wdata[118]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[502]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[374]),
        .O(\m_axi_wdata[118]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[118]_INST_0_i_2 
       (.I0(s_axi_wdata[758]),
        .I1(s_axi_wdata[630]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1014]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[886]),
        .O(\m_axi_wdata[118]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[119]_INST_0 
       (.I0(\m_axi_wdata[119]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[119]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[119]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[119]_INST_0_i_1 
       (.I0(s_axi_wdata[247]),
        .I1(s_axi_wdata[119]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[503]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[375]),
        .O(\m_axi_wdata[119]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[119]_INST_0_i_2 
       (.I0(s_axi_wdata[759]),
        .I1(s_axi_wdata[631]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1015]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[887]),
        .O(\m_axi_wdata[119]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[11]_INST_0 
       (.I0(\m_axi_wdata[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[11]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[11]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[11]_INST_0_i_1 
       (.I0(s_axi_wdata[139]),
        .I1(s_axi_wdata[11]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[395]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[267]),
        .O(\m_axi_wdata[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[11]_INST_0_i_2 
       (.I0(s_axi_wdata[651]),
        .I1(s_axi_wdata[523]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[907]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[779]),
        .O(\m_axi_wdata[11]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[120]_INST_0 
       (.I0(\m_axi_wdata[120]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[120]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[120]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[120]_INST_0_i_1 
       (.I0(s_axi_wdata[248]),
        .I1(s_axi_wdata[120]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[504]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[376]),
        .O(\m_axi_wdata[120]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[120]_INST_0_i_2 
       (.I0(s_axi_wdata[760]),
        .I1(s_axi_wdata[632]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1016]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[888]),
        .O(\m_axi_wdata[120]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[121]_INST_0 
       (.I0(\m_axi_wdata[121]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[121]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[121]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[121]_INST_0_i_1 
       (.I0(s_axi_wdata[249]),
        .I1(s_axi_wdata[121]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[505]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[377]),
        .O(\m_axi_wdata[121]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[121]_INST_0_i_2 
       (.I0(s_axi_wdata[761]),
        .I1(s_axi_wdata[633]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1017]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[889]),
        .O(\m_axi_wdata[121]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[122]_INST_0 
       (.I0(\m_axi_wdata[122]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[122]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[122]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[122]_INST_0_i_1 
       (.I0(s_axi_wdata[250]),
        .I1(s_axi_wdata[122]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[506]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[378]),
        .O(\m_axi_wdata[122]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[122]_INST_0_i_2 
       (.I0(s_axi_wdata[762]),
        .I1(s_axi_wdata[634]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1018]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[890]),
        .O(\m_axi_wdata[122]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[123]_INST_0 
       (.I0(\m_axi_wdata[123]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[123]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[123]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[123]_INST_0_i_1 
       (.I0(s_axi_wdata[251]),
        .I1(s_axi_wdata[123]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[507]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[379]),
        .O(\m_axi_wdata[123]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[123]_INST_0_i_2 
       (.I0(s_axi_wdata[763]),
        .I1(s_axi_wdata[635]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1019]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[891]),
        .O(\m_axi_wdata[123]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[124]_INST_0 
       (.I0(\m_axi_wdata[124]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[124]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[124]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[124]_INST_0_i_1 
       (.I0(s_axi_wdata[252]),
        .I1(s_axi_wdata[124]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[508]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[380]),
        .O(\m_axi_wdata[124]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[124]_INST_0_i_2 
       (.I0(s_axi_wdata[764]),
        .I1(s_axi_wdata[636]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1020]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[892]),
        .O(\m_axi_wdata[124]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[125]_INST_0 
       (.I0(\m_axi_wdata[125]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[125]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[125]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[125]_INST_0_i_1 
       (.I0(s_axi_wdata[253]),
        .I1(s_axi_wdata[125]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[509]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[381]),
        .O(\m_axi_wdata[125]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[125]_INST_0_i_2 
       (.I0(s_axi_wdata[765]),
        .I1(s_axi_wdata[637]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1021]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[893]),
        .O(\m_axi_wdata[125]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[126]_INST_0 
       (.I0(\m_axi_wdata[126]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[126]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[126]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[126]_INST_0_i_1 
       (.I0(s_axi_wdata[254]),
        .I1(s_axi_wdata[126]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[510]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[382]),
        .O(\m_axi_wdata[126]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[126]_INST_0_i_2 
       (.I0(s_axi_wdata[766]),
        .I1(s_axi_wdata[638]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1022]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[894]),
        .O(\m_axi_wdata[126]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[127]_INST_0 
       (.I0(\m_axi_wdata[127]_INST_0_i_2_n_0 ),
        .I1(\m_axi_wdata[127]_INST_0_i_3_n_0 ),
        .O(m_axi_wdata[127]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \m_axi_wdata[127]_INST_0_i_1 
       (.I0(\m_axi_wdata[127]_INST_0_i_4_n_0 ),
        .I1(\USE_WRITE.wr_cmd_offset [5]),
        .I2(\m_axi_wdata[127]_INST_0_i_5_n_0 ),
        .I3(\m_axi_wdata[127]_INST_0_i_6_n_0 ),
        .I4(\USE_WRITE.wr_cmd_offset [6]),
        .O(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0DDF0DDF0DDFFFFF)) 
    \m_axi_wdata[127]_INST_0_i_10 
       (.I0(\USE_WRITE.wr_cmd_offset [0]),
        .I1(\current_word_1[1]_i_3_n_0 ),
        .I2(\USE_WRITE.wr_cmd_offset [1]),
        .I3(\current_word_1[1]_i_2_n_0 ),
        .I4(\USE_WRITE.wr_cmd_offset [2]),
        .I5(\current_word_1[2]_i_2_n_0 ),
        .O(\m_axi_wdata[127]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[127]_INST_0_i_2 
       (.I0(s_axi_wdata[255]),
        .I1(s_axi_wdata[127]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[511]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[383]),
        .O(\m_axi_wdata[127]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[127]_INST_0_i_3 
       (.I0(s_axi_wdata[767]),
        .I1(s_axi_wdata[639]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[1023]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[895]),
        .O(\m_axi_wdata[127]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \m_axi_wdata[127]_INST_0_i_4 
       (.I0(\USE_WRITE.wr_cmd_first_word [5]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[6] [5]),
        .O(\m_axi_wdata[127]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000155515557FFF7)) 
    \m_axi_wdata[127]_INST_0_i_5 
       (.I0(\USE_WRITE.wr_cmd_offset [4]),
        .I1(\current_word_1_reg[6] [4]),
        .I2(dout[8]),
        .I3(first_mi_word),
        .I4(\USE_WRITE.wr_cmd_first_word [4]),
        .I5(\m_axi_wdata[127]_INST_0_i_9_n_0 ),
        .O(\m_axi_wdata[127]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    \m_axi_wdata[127]_INST_0_i_6 
       (.I0(\USE_WRITE.wr_cmd_first_word [6]),
        .I1(first_mi_word),
        .I2(dout[8]),
        .I3(\current_word_1_reg[6] [6]),
        .O(\m_axi_wdata[127]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \m_axi_wdata[127]_INST_0_i_7 
       (.I0(\m_axi_wdata[127]_INST_0_i_5_n_0 ),
        .I1(\USE_WRITE.wr_cmd_first_word [5]),
        .I2(first_mi_word),
        .I3(dout[8]),
        .I4(\current_word_1_reg[6] [5]),
        .I5(\USE_WRITE.wr_cmd_offset [5]),
        .O(\m_axi_wdata[127]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \m_axi_wdata[127]_INST_0_i_8 
       (.I0(\m_axi_wdata[127]_INST_0_i_9_n_0 ),
        .I1(\USE_WRITE.wr_cmd_first_word [4]),
        .I2(first_mi_word),
        .I3(dout[8]),
        .I4(\current_word_1_reg[6] [4]),
        .I5(\USE_WRITE.wr_cmd_offset [4]),
        .O(\m_axi_wdata[127]_INST_0_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF880FFF0)) 
    \m_axi_wdata[127]_INST_0_i_9 
       (.I0(\current_word_1[2]_i_2_n_0 ),
        .I1(\USE_WRITE.wr_cmd_offset [2]),
        .I2(\current_word_1[4]_i_3_n_0 ),
        .I3(\USE_WRITE.wr_cmd_offset [3]),
        .I4(\m_axi_wdata[127]_INST_0_i_10_n_0 ),
        .O(\m_axi_wdata[127]_INST_0_i_9_n_0 ));
  MUXF7 \m_axi_wdata[12]_INST_0 
       (.I0(\m_axi_wdata[12]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[12]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[12]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[12]_INST_0_i_1 
       (.I0(s_axi_wdata[140]),
        .I1(s_axi_wdata[12]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[396]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[268]),
        .O(\m_axi_wdata[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[12]_INST_0_i_2 
       (.I0(s_axi_wdata[652]),
        .I1(s_axi_wdata[524]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[908]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[780]),
        .O(\m_axi_wdata[12]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[13]_INST_0 
       (.I0(\m_axi_wdata[13]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[13]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[13]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[13]_INST_0_i_1 
       (.I0(s_axi_wdata[141]),
        .I1(s_axi_wdata[13]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[397]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[269]),
        .O(\m_axi_wdata[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[13]_INST_0_i_2 
       (.I0(s_axi_wdata[653]),
        .I1(s_axi_wdata[525]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[909]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[781]),
        .O(\m_axi_wdata[13]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[14]_INST_0 
       (.I0(\m_axi_wdata[14]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[14]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[14]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[14]_INST_0_i_1 
       (.I0(s_axi_wdata[142]),
        .I1(s_axi_wdata[14]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[398]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[270]),
        .O(\m_axi_wdata[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[14]_INST_0_i_2 
       (.I0(s_axi_wdata[654]),
        .I1(s_axi_wdata[526]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[910]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[782]),
        .O(\m_axi_wdata[14]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[15]_INST_0 
       (.I0(\m_axi_wdata[15]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[15]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[15]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[15]_INST_0_i_1 
       (.I0(s_axi_wdata[143]),
        .I1(s_axi_wdata[15]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[399]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[271]),
        .O(\m_axi_wdata[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[15]_INST_0_i_2 
       (.I0(s_axi_wdata[655]),
        .I1(s_axi_wdata[527]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[911]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[783]),
        .O(\m_axi_wdata[15]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[16]_INST_0 
       (.I0(\m_axi_wdata[16]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[16]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[16]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[16]_INST_0_i_1 
       (.I0(s_axi_wdata[144]),
        .I1(s_axi_wdata[16]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[400]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[272]),
        .O(\m_axi_wdata[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[16]_INST_0_i_2 
       (.I0(s_axi_wdata[656]),
        .I1(s_axi_wdata[528]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[912]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[784]),
        .O(\m_axi_wdata[16]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[17]_INST_0 
       (.I0(\m_axi_wdata[17]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[17]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[17]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[17]_INST_0_i_1 
       (.I0(s_axi_wdata[145]),
        .I1(s_axi_wdata[17]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[401]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[273]),
        .O(\m_axi_wdata[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[17]_INST_0_i_2 
       (.I0(s_axi_wdata[657]),
        .I1(s_axi_wdata[529]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[913]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[785]),
        .O(\m_axi_wdata[17]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[18]_INST_0 
       (.I0(\m_axi_wdata[18]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[18]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[18]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[18]_INST_0_i_1 
       (.I0(s_axi_wdata[146]),
        .I1(s_axi_wdata[18]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[402]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[274]),
        .O(\m_axi_wdata[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[18]_INST_0_i_2 
       (.I0(s_axi_wdata[658]),
        .I1(s_axi_wdata[530]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[914]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[786]),
        .O(\m_axi_wdata[18]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[19]_INST_0 
       (.I0(\m_axi_wdata[19]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[19]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[19]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[19]_INST_0_i_1 
       (.I0(s_axi_wdata[147]),
        .I1(s_axi_wdata[19]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[403]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[275]),
        .O(\m_axi_wdata[19]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[19]_INST_0_i_2 
       (.I0(s_axi_wdata[659]),
        .I1(s_axi_wdata[531]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[915]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[787]),
        .O(\m_axi_wdata[19]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[1]_INST_0 
       (.I0(\m_axi_wdata[1]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[1]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[1]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[1]_INST_0_i_1 
       (.I0(s_axi_wdata[129]),
        .I1(s_axi_wdata[1]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[385]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[257]),
        .O(\m_axi_wdata[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[1]_INST_0_i_2 
       (.I0(s_axi_wdata[641]),
        .I1(s_axi_wdata[513]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[897]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[769]),
        .O(\m_axi_wdata[1]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[20]_INST_0 
       (.I0(\m_axi_wdata[20]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[20]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[20]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[20]_INST_0_i_1 
       (.I0(s_axi_wdata[148]),
        .I1(s_axi_wdata[20]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[404]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[276]),
        .O(\m_axi_wdata[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[20]_INST_0_i_2 
       (.I0(s_axi_wdata[660]),
        .I1(s_axi_wdata[532]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[916]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[788]),
        .O(\m_axi_wdata[20]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[21]_INST_0 
       (.I0(\m_axi_wdata[21]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[21]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[21]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[21]_INST_0_i_1 
       (.I0(s_axi_wdata[149]),
        .I1(s_axi_wdata[21]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[405]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[277]),
        .O(\m_axi_wdata[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[21]_INST_0_i_2 
       (.I0(s_axi_wdata[661]),
        .I1(s_axi_wdata[533]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[917]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[789]),
        .O(\m_axi_wdata[21]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[22]_INST_0 
       (.I0(\m_axi_wdata[22]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[22]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[22]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[22]_INST_0_i_1 
       (.I0(s_axi_wdata[150]),
        .I1(s_axi_wdata[22]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[406]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[278]),
        .O(\m_axi_wdata[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[22]_INST_0_i_2 
       (.I0(s_axi_wdata[662]),
        .I1(s_axi_wdata[534]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[918]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[790]),
        .O(\m_axi_wdata[22]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[23]_INST_0 
       (.I0(\m_axi_wdata[23]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[23]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[23]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[23]_INST_0_i_1 
       (.I0(s_axi_wdata[151]),
        .I1(s_axi_wdata[23]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[407]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[279]),
        .O(\m_axi_wdata[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[23]_INST_0_i_2 
       (.I0(s_axi_wdata[663]),
        .I1(s_axi_wdata[535]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[919]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[791]),
        .O(\m_axi_wdata[23]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[24]_INST_0 
       (.I0(\m_axi_wdata[24]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[24]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[24]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[24]_INST_0_i_1 
       (.I0(s_axi_wdata[152]),
        .I1(s_axi_wdata[24]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[408]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[280]),
        .O(\m_axi_wdata[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[24]_INST_0_i_2 
       (.I0(s_axi_wdata[664]),
        .I1(s_axi_wdata[536]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[920]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[792]),
        .O(\m_axi_wdata[24]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[25]_INST_0 
       (.I0(\m_axi_wdata[25]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[25]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[25]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[25]_INST_0_i_1 
       (.I0(s_axi_wdata[153]),
        .I1(s_axi_wdata[25]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[409]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[281]),
        .O(\m_axi_wdata[25]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[25]_INST_0_i_2 
       (.I0(s_axi_wdata[665]),
        .I1(s_axi_wdata[537]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[921]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[793]),
        .O(\m_axi_wdata[25]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[26]_INST_0 
       (.I0(\m_axi_wdata[26]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[26]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[26]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[26]_INST_0_i_1 
       (.I0(s_axi_wdata[154]),
        .I1(s_axi_wdata[26]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[410]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[282]),
        .O(\m_axi_wdata[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[26]_INST_0_i_2 
       (.I0(s_axi_wdata[666]),
        .I1(s_axi_wdata[538]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[922]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[794]),
        .O(\m_axi_wdata[26]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[27]_INST_0 
       (.I0(\m_axi_wdata[27]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[27]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[27]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[27]_INST_0_i_1 
       (.I0(s_axi_wdata[155]),
        .I1(s_axi_wdata[27]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[411]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[283]),
        .O(\m_axi_wdata[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[27]_INST_0_i_2 
       (.I0(s_axi_wdata[667]),
        .I1(s_axi_wdata[539]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[923]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[795]),
        .O(\m_axi_wdata[27]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[28]_INST_0 
       (.I0(\m_axi_wdata[28]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[28]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[28]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[28]_INST_0_i_1 
       (.I0(s_axi_wdata[156]),
        .I1(s_axi_wdata[28]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[412]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[284]),
        .O(\m_axi_wdata[28]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[28]_INST_0_i_2 
       (.I0(s_axi_wdata[668]),
        .I1(s_axi_wdata[540]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[924]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[796]),
        .O(\m_axi_wdata[28]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[29]_INST_0 
       (.I0(\m_axi_wdata[29]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[29]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[29]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[29]_INST_0_i_1 
       (.I0(s_axi_wdata[157]),
        .I1(s_axi_wdata[29]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[413]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[285]),
        .O(\m_axi_wdata[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[29]_INST_0_i_2 
       (.I0(s_axi_wdata[669]),
        .I1(s_axi_wdata[541]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[925]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[797]),
        .O(\m_axi_wdata[29]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[2]_INST_0 
       (.I0(\m_axi_wdata[2]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[2]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[2]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[2]_INST_0_i_1 
       (.I0(s_axi_wdata[130]),
        .I1(s_axi_wdata[2]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[386]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[258]),
        .O(\m_axi_wdata[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[2]_INST_0_i_2 
       (.I0(s_axi_wdata[642]),
        .I1(s_axi_wdata[514]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[898]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[770]),
        .O(\m_axi_wdata[2]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[30]_INST_0 
       (.I0(\m_axi_wdata[30]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[30]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[30]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[30]_INST_0_i_1 
       (.I0(s_axi_wdata[158]),
        .I1(s_axi_wdata[30]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[414]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[286]),
        .O(\m_axi_wdata[30]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[30]_INST_0_i_2 
       (.I0(s_axi_wdata[670]),
        .I1(s_axi_wdata[542]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[926]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[798]),
        .O(\m_axi_wdata[30]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[31]_INST_0 
       (.I0(\m_axi_wdata[31]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[31]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[31]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[31]_INST_0_i_1 
       (.I0(s_axi_wdata[159]),
        .I1(s_axi_wdata[31]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[415]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[287]),
        .O(\m_axi_wdata[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[31]_INST_0_i_2 
       (.I0(s_axi_wdata[671]),
        .I1(s_axi_wdata[543]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[927]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[799]),
        .O(\m_axi_wdata[31]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[32]_INST_0 
       (.I0(\m_axi_wdata[32]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[32]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[32]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[32]_INST_0_i_1 
       (.I0(s_axi_wdata[160]),
        .I1(s_axi_wdata[32]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[416]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[288]),
        .O(\m_axi_wdata[32]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[32]_INST_0_i_2 
       (.I0(s_axi_wdata[672]),
        .I1(s_axi_wdata[544]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[928]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[800]),
        .O(\m_axi_wdata[32]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[33]_INST_0 
       (.I0(\m_axi_wdata[33]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[33]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[33]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[33]_INST_0_i_1 
       (.I0(s_axi_wdata[161]),
        .I1(s_axi_wdata[33]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[417]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[289]),
        .O(\m_axi_wdata[33]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[33]_INST_0_i_2 
       (.I0(s_axi_wdata[673]),
        .I1(s_axi_wdata[545]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[929]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[801]),
        .O(\m_axi_wdata[33]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[34]_INST_0 
       (.I0(\m_axi_wdata[34]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[34]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[34]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[34]_INST_0_i_1 
       (.I0(s_axi_wdata[162]),
        .I1(s_axi_wdata[34]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[418]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[290]),
        .O(\m_axi_wdata[34]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[34]_INST_0_i_2 
       (.I0(s_axi_wdata[674]),
        .I1(s_axi_wdata[546]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[930]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[802]),
        .O(\m_axi_wdata[34]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[35]_INST_0 
       (.I0(\m_axi_wdata[35]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[35]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[35]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[35]_INST_0_i_1 
       (.I0(s_axi_wdata[163]),
        .I1(s_axi_wdata[35]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[419]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[291]),
        .O(\m_axi_wdata[35]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[35]_INST_0_i_2 
       (.I0(s_axi_wdata[675]),
        .I1(s_axi_wdata[547]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[931]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[803]),
        .O(\m_axi_wdata[35]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[36]_INST_0 
       (.I0(\m_axi_wdata[36]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[36]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[36]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[36]_INST_0_i_1 
       (.I0(s_axi_wdata[164]),
        .I1(s_axi_wdata[36]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[420]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[292]),
        .O(\m_axi_wdata[36]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[36]_INST_0_i_2 
       (.I0(s_axi_wdata[676]),
        .I1(s_axi_wdata[548]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[932]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[804]),
        .O(\m_axi_wdata[36]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[37]_INST_0 
       (.I0(\m_axi_wdata[37]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[37]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[37]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[37]_INST_0_i_1 
       (.I0(s_axi_wdata[165]),
        .I1(s_axi_wdata[37]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[421]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[293]),
        .O(\m_axi_wdata[37]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[37]_INST_0_i_2 
       (.I0(s_axi_wdata[677]),
        .I1(s_axi_wdata[549]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[933]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[805]),
        .O(\m_axi_wdata[37]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[38]_INST_0 
       (.I0(\m_axi_wdata[38]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[38]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[38]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[38]_INST_0_i_1 
       (.I0(s_axi_wdata[166]),
        .I1(s_axi_wdata[38]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[422]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[294]),
        .O(\m_axi_wdata[38]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[38]_INST_0_i_2 
       (.I0(s_axi_wdata[678]),
        .I1(s_axi_wdata[550]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[934]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[806]),
        .O(\m_axi_wdata[38]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[39]_INST_0 
       (.I0(\m_axi_wdata[39]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[39]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[39]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[39]_INST_0_i_1 
       (.I0(s_axi_wdata[167]),
        .I1(s_axi_wdata[39]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[423]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[295]),
        .O(\m_axi_wdata[39]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[39]_INST_0_i_2 
       (.I0(s_axi_wdata[679]),
        .I1(s_axi_wdata[551]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[935]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[807]),
        .O(\m_axi_wdata[39]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[3]_INST_0 
       (.I0(\m_axi_wdata[3]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[3]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[3]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[3]_INST_0_i_1 
       (.I0(s_axi_wdata[131]),
        .I1(s_axi_wdata[3]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[387]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[259]),
        .O(\m_axi_wdata[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[3]_INST_0_i_2 
       (.I0(s_axi_wdata[643]),
        .I1(s_axi_wdata[515]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[899]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[771]),
        .O(\m_axi_wdata[3]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[40]_INST_0 
       (.I0(\m_axi_wdata[40]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[40]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[40]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[40]_INST_0_i_1 
       (.I0(s_axi_wdata[168]),
        .I1(s_axi_wdata[40]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[424]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[296]),
        .O(\m_axi_wdata[40]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[40]_INST_0_i_2 
       (.I0(s_axi_wdata[680]),
        .I1(s_axi_wdata[552]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[936]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[808]),
        .O(\m_axi_wdata[40]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[41]_INST_0 
       (.I0(\m_axi_wdata[41]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[41]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[41]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[41]_INST_0_i_1 
       (.I0(s_axi_wdata[169]),
        .I1(s_axi_wdata[41]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[425]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[297]),
        .O(\m_axi_wdata[41]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[41]_INST_0_i_2 
       (.I0(s_axi_wdata[681]),
        .I1(s_axi_wdata[553]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[937]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[809]),
        .O(\m_axi_wdata[41]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[42]_INST_0 
       (.I0(\m_axi_wdata[42]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[42]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[42]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[42]_INST_0_i_1 
       (.I0(s_axi_wdata[170]),
        .I1(s_axi_wdata[42]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[426]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[298]),
        .O(\m_axi_wdata[42]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[42]_INST_0_i_2 
       (.I0(s_axi_wdata[682]),
        .I1(s_axi_wdata[554]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[938]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[810]),
        .O(\m_axi_wdata[42]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[43]_INST_0 
       (.I0(\m_axi_wdata[43]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[43]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[43]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[43]_INST_0_i_1 
       (.I0(s_axi_wdata[171]),
        .I1(s_axi_wdata[43]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[427]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[299]),
        .O(\m_axi_wdata[43]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[43]_INST_0_i_2 
       (.I0(s_axi_wdata[683]),
        .I1(s_axi_wdata[555]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[939]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[811]),
        .O(\m_axi_wdata[43]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[44]_INST_0 
       (.I0(\m_axi_wdata[44]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[44]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[44]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[44]_INST_0_i_1 
       (.I0(s_axi_wdata[172]),
        .I1(s_axi_wdata[44]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[428]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[300]),
        .O(\m_axi_wdata[44]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[44]_INST_0_i_2 
       (.I0(s_axi_wdata[684]),
        .I1(s_axi_wdata[556]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[940]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[812]),
        .O(\m_axi_wdata[44]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[45]_INST_0 
       (.I0(\m_axi_wdata[45]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[45]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[45]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[45]_INST_0_i_1 
       (.I0(s_axi_wdata[173]),
        .I1(s_axi_wdata[45]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[429]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[301]),
        .O(\m_axi_wdata[45]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[45]_INST_0_i_2 
       (.I0(s_axi_wdata[685]),
        .I1(s_axi_wdata[557]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[941]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[813]),
        .O(\m_axi_wdata[45]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[46]_INST_0 
       (.I0(\m_axi_wdata[46]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[46]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[46]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[46]_INST_0_i_1 
       (.I0(s_axi_wdata[174]),
        .I1(s_axi_wdata[46]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[430]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[302]),
        .O(\m_axi_wdata[46]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[46]_INST_0_i_2 
       (.I0(s_axi_wdata[686]),
        .I1(s_axi_wdata[558]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[942]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[814]),
        .O(\m_axi_wdata[46]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[47]_INST_0 
       (.I0(\m_axi_wdata[47]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[47]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[47]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[47]_INST_0_i_1 
       (.I0(s_axi_wdata[175]),
        .I1(s_axi_wdata[47]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[431]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[303]),
        .O(\m_axi_wdata[47]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[47]_INST_0_i_2 
       (.I0(s_axi_wdata[687]),
        .I1(s_axi_wdata[559]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[943]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[815]),
        .O(\m_axi_wdata[47]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[48]_INST_0 
       (.I0(\m_axi_wdata[48]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[48]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[48]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[48]_INST_0_i_1 
       (.I0(s_axi_wdata[176]),
        .I1(s_axi_wdata[48]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[432]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[304]),
        .O(\m_axi_wdata[48]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[48]_INST_0_i_2 
       (.I0(s_axi_wdata[688]),
        .I1(s_axi_wdata[560]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[944]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[816]),
        .O(\m_axi_wdata[48]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[49]_INST_0 
       (.I0(\m_axi_wdata[49]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[49]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[49]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[49]_INST_0_i_1 
       (.I0(s_axi_wdata[177]),
        .I1(s_axi_wdata[49]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[433]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[305]),
        .O(\m_axi_wdata[49]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[49]_INST_0_i_2 
       (.I0(s_axi_wdata[689]),
        .I1(s_axi_wdata[561]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[945]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[817]),
        .O(\m_axi_wdata[49]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[4]_INST_0 
       (.I0(\m_axi_wdata[4]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[4]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[4]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[4]_INST_0_i_1 
       (.I0(s_axi_wdata[132]),
        .I1(s_axi_wdata[4]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[388]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[260]),
        .O(\m_axi_wdata[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[4]_INST_0_i_2 
       (.I0(s_axi_wdata[644]),
        .I1(s_axi_wdata[516]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[900]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[772]),
        .O(\m_axi_wdata[4]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[50]_INST_0 
       (.I0(\m_axi_wdata[50]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[50]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[50]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[50]_INST_0_i_1 
       (.I0(s_axi_wdata[178]),
        .I1(s_axi_wdata[50]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[434]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[306]),
        .O(\m_axi_wdata[50]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[50]_INST_0_i_2 
       (.I0(s_axi_wdata[690]),
        .I1(s_axi_wdata[562]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[946]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[818]),
        .O(\m_axi_wdata[50]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[51]_INST_0 
       (.I0(\m_axi_wdata[51]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[51]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[51]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[51]_INST_0_i_1 
       (.I0(s_axi_wdata[179]),
        .I1(s_axi_wdata[51]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[435]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[307]),
        .O(\m_axi_wdata[51]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[51]_INST_0_i_2 
       (.I0(s_axi_wdata[691]),
        .I1(s_axi_wdata[563]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[947]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[819]),
        .O(\m_axi_wdata[51]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[52]_INST_0 
       (.I0(\m_axi_wdata[52]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[52]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[52]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[52]_INST_0_i_1 
       (.I0(s_axi_wdata[180]),
        .I1(s_axi_wdata[52]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[436]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[308]),
        .O(\m_axi_wdata[52]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[52]_INST_0_i_2 
       (.I0(s_axi_wdata[692]),
        .I1(s_axi_wdata[564]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[948]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[820]),
        .O(\m_axi_wdata[52]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[53]_INST_0 
       (.I0(\m_axi_wdata[53]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[53]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[53]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[53]_INST_0_i_1 
       (.I0(s_axi_wdata[181]),
        .I1(s_axi_wdata[53]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[437]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[309]),
        .O(\m_axi_wdata[53]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[53]_INST_0_i_2 
       (.I0(s_axi_wdata[693]),
        .I1(s_axi_wdata[565]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[949]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[821]),
        .O(\m_axi_wdata[53]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[54]_INST_0 
       (.I0(\m_axi_wdata[54]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[54]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[54]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[54]_INST_0_i_1 
       (.I0(s_axi_wdata[182]),
        .I1(s_axi_wdata[54]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[438]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[310]),
        .O(\m_axi_wdata[54]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[54]_INST_0_i_2 
       (.I0(s_axi_wdata[694]),
        .I1(s_axi_wdata[566]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[950]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[822]),
        .O(\m_axi_wdata[54]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[55]_INST_0 
       (.I0(\m_axi_wdata[55]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[55]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[55]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[55]_INST_0_i_1 
       (.I0(s_axi_wdata[183]),
        .I1(s_axi_wdata[55]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[439]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[311]),
        .O(\m_axi_wdata[55]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[55]_INST_0_i_2 
       (.I0(s_axi_wdata[695]),
        .I1(s_axi_wdata[567]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[951]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[823]),
        .O(\m_axi_wdata[55]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[56]_INST_0 
       (.I0(\m_axi_wdata[56]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[56]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[56]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[56]_INST_0_i_1 
       (.I0(s_axi_wdata[184]),
        .I1(s_axi_wdata[56]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[440]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[312]),
        .O(\m_axi_wdata[56]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[56]_INST_0_i_2 
       (.I0(s_axi_wdata[696]),
        .I1(s_axi_wdata[568]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[952]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[824]),
        .O(\m_axi_wdata[56]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[57]_INST_0 
       (.I0(\m_axi_wdata[57]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[57]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[57]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[57]_INST_0_i_1 
       (.I0(s_axi_wdata[185]),
        .I1(s_axi_wdata[57]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[441]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[313]),
        .O(\m_axi_wdata[57]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[57]_INST_0_i_2 
       (.I0(s_axi_wdata[697]),
        .I1(s_axi_wdata[569]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[953]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[825]),
        .O(\m_axi_wdata[57]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[58]_INST_0 
       (.I0(\m_axi_wdata[58]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[58]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[58]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[58]_INST_0_i_1 
       (.I0(s_axi_wdata[186]),
        .I1(s_axi_wdata[58]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[442]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[314]),
        .O(\m_axi_wdata[58]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[58]_INST_0_i_2 
       (.I0(s_axi_wdata[698]),
        .I1(s_axi_wdata[570]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[954]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[826]),
        .O(\m_axi_wdata[58]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[59]_INST_0 
       (.I0(\m_axi_wdata[59]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[59]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[59]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[59]_INST_0_i_1 
       (.I0(s_axi_wdata[187]),
        .I1(s_axi_wdata[59]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[443]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[315]),
        .O(\m_axi_wdata[59]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[59]_INST_0_i_2 
       (.I0(s_axi_wdata[699]),
        .I1(s_axi_wdata[571]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[955]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[827]),
        .O(\m_axi_wdata[59]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[5]_INST_0 
       (.I0(\m_axi_wdata[5]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[5]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[5]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[5]_INST_0_i_1 
       (.I0(s_axi_wdata[133]),
        .I1(s_axi_wdata[5]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[389]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[261]),
        .O(\m_axi_wdata[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[5]_INST_0_i_2 
       (.I0(s_axi_wdata[645]),
        .I1(s_axi_wdata[517]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[901]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[773]),
        .O(\m_axi_wdata[5]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[60]_INST_0 
       (.I0(\m_axi_wdata[60]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[60]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[60]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[60]_INST_0_i_1 
       (.I0(s_axi_wdata[188]),
        .I1(s_axi_wdata[60]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[444]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[316]),
        .O(\m_axi_wdata[60]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[60]_INST_0_i_2 
       (.I0(s_axi_wdata[700]),
        .I1(s_axi_wdata[572]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[956]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[828]),
        .O(\m_axi_wdata[60]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[61]_INST_0 
       (.I0(\m_axi_wdata[61]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[61]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[61]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[61]_INST_0_i_1 
       (.I0(s_axi_wdata[189]),
        .I1(s_axi_wdata[61]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[445]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[317]),
        .O(\m_axi_wdata[61]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[61]_INST_0_i_2 
       (.I0(s_axi_wdata[701]),
        .I1(s_axi_wdata[573]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[957]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[829]),
        .O(\m_axi_wdata[61]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[62]_INST_0 
       (.I0(\m_axi_wdata[62]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[62]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[62]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[62]_INST_0_i_1 
       (.I0(s_axi_wdata[190]),
        .I1(s_axi_wdata[62]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[446]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[318]),
        .O(\m_axi_wdata[62]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[62]_INST_0_i_2 
       (.I0(s_axi_wdata[702]),
        .I1(s_axi_wdata[574]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[958]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[830]),
        .O(\m_axi_wdata[62]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[63]_INST_0 
       (.I0(\m_axi_wdata[63]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[63]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[63]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[63]_INST_0_i_1 
       (.I0(s_axi_wdata[191]),
        .I1(s_axi_wdata[63]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[447]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[319]),
        .O(\m_axi_wdata[63]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[63]_INST_0_i_2 
       (.I0(s_axi_wdata[703]),
        .I1(s_axi_wdata[575]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[959]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[831]),
        .O(\m_axi_wdata[63]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[64]_INST_0 
       (.I0(\m_axi_wdata[64]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[64]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[64]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[64]_INST_0_i_1 
       (.I0(s_axi_wdata[192]),
        .I1(s_axi_wdata[64]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[448]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[320]),
        .O(\m_axi_wdata[64]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[64]_INST_0_i_2 
       (.I0(s_axi_wdata[704]),
        .I1(s_axi_wdata[576]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[960]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[832]),
        .O(\m_axi_wdata[64]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[65]_INST_0 
       (.I0(\m_axi_wdata[65]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[65]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[65]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[65]_INST_0_i_1 
       (.I0(s_axi_wdata[193]),
        .I1(s_axi_wdata[65]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[449]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[321]),
        .O(\m_axi_wdata[65]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[65]_INST_0_i_2 
       (.I0(s_axi_wdata[705]),
        .I1(s_axi_wdata[577]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[961]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[833]),
        .O(\m_axi_wdata[65]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[66]_INST_0 
       (.I0(\m_axi_wdata[66]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[66]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[66]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[66]_INST_0_i_1 
       (.I0(s_axi_wdata[194]),
        .I1(s_axi_wdata[66]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[450]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[322]),
        .O(\m_axi_wdata[66]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[66]_INST_0_i_2 
       (.I0(s_axi_wdata[706]),
        .I1(s_axi_wdata[578]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[962]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[834]),
        .O(\m_axi_wdata[66]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[67]_INST_0 
       (.I0(\m_axi_wdata[67]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[67]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[67]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[67]_INST_0_i_1 
       (.I0(s_axi_wdata[195]),
        .I1(s_axi_wdata[67]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[451]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[323]),
        .O(\m_axi_wdata[67]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[67]_INST_0_i_2 
       (.I0(s_axi_wdata[707]),
        .I1(s_axi_wdata[579]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[963]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[835]),
        .O(\m_axi_wdata[67]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[68]_INST_0 
       (.I0(\m_axi_wdata[68]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[68]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[68]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[68]_INST_0_i_1 
       (.I0(s_axi_wdata[196]),
        .I1(s_axi_wdata[68]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[452]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[324]),
        .O(\m_axi_wdata[68]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[68]_INST_0_i_2 
       (.I0(s_axi_wdata[708]),
        .I1(s_axi_wdata[580]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[964]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[836]),
        .O(\m_axi_wdata[68]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[69]_INST_0 
       (.I0(\m_axi_wdata[69]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[69]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[69]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[69]_INST_0_i_1 
       (.I0(s_axi_wdata[197]),
        .I1(s_axi_wdata[69]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[453]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[325]),
        .O(\m_axi_wdata[69]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[69]_INST_0_i_2 
       (.I0(s_axi_wdata[709]),
        .I1(s_axi_wdata[581]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[965]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[837]),
        .O(\m_axi_wdata[69]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[6]_INST_0 
       (.I0(\m_axi_wdata[6]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[6]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[6]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[6]_INST_0_i_1 
       (.I0(s_axi_wdata[134]),
        .I1(s_axi_wdata[6]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[390]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[262]),
        .O(\m_axi_wdata[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[6]_INST_0_i_2 
       (.I0(s_axi_wdata[646]),
        .I1(s_axi_wdata[518]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[902]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[774]),
        .O(\m_axi_wdata[6]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[70]_INST_0 
       (.I0(\m_axi_wdata[70]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[70]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[70]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[70]_INST_0_i_1 
       (.I0(s_axi_wdata[198]),
        .I1(s_axi_wdata[70]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[454]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[326]),
        .O(\m_axi_wdata[70]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[70]_INST_0_i_2 
       (.I0(s_axi_wdata[710]),
        .I1(s_axi_wdata[582]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[966]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[838]),
        .O(\m_axi_wdata[70]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[71]_INST_0 
       (.I0(\m_axi_wdata[71]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[71]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[71]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[71]_INST_0_i_1 
       (.I0(s_axi_wdata[199]),
        .I1(s_axi_wdata[71]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[455]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[327]),
        .O(\m_axi_wdata[71]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[71]_INST_0_i_2 
       (.I0(s_axi_wdata[711]),
        .I1(s_axi_wdata[583]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[967]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[839]),
        .O(\m_axi_wdata[71]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[72]_INST_0 
       (.I0(\m_axi_wdata[72]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[72]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[72]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[72]_INST_0_i_1 
       (.I0(s_axi_wdata[200]),
        .I1(s_axi_wdata[72]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[456]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[328]),
        .O(\m_axi_wdata[72]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[72]_INST_0_i_2 
       (.I0(s_axi_wdata[712]),
        .I1(s_axi_wdata[584]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[968]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[840]),
        .O(\m_axi_wdata[72]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[73]_INST_0 
       (.I0(\m_axi_wdata[73]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[73]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[73]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[73]_INST_0_i_1 
       (.I0(s_axi_wdata[201]),
        .I1(s_axi_wdata[73]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[457]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[329]),
        .O(\m_axi_wdata[73]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[73]_INST_0_i_2 
       (.I0(s_axi_wdata[713]),
        .I1(s_axi_wdata[585]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[969]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[841]),
        .O(\m_axi_wdata[73]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[74]_INST_0 
       (.I0(\m_axi_wdata[74]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[74]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[74]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[74]_INST_0_i_1 
       (.I0(s_axi_wdata[202]),
        .I1(s_axi_wdata[74]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[458]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[330]),
        .O(\m_axi_wdata[74]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[74]_INST_0_i_2 
       (.I0(s_axi_wdata[714]),
        .I1(s_axi_wdata[586]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[970]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[842]),
        .O(\m_axi_wdata[74]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[75]_INST_0 
       (.I0(\m_axi_wdata[75]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[75]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[75]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[75]_INST_0_i_1 
       (.I0(s_axi_wdata[203]),
        .I1(s_axi_wdata[75]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[459]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[331]),
        .O(\m_axi_wdata[75]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[75]_INST_0_i_2 
       (.I0(s_axi_wdata[715]),
        .I1(s_axi_wdata[587]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[971]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[843]),
        .O(\m_axi_wdata[75]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[76]_INST_0 
       (.I0(\m_axi_wdata[76]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[76]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[76]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[76]_INST_0_i_1 
       (.I0(s_axi_wdata[204]),
        .I1(s_axi_wdata[76]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[460]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[332]),
        .O(\m_axi_wdata[76]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[76]_INST_0_i_2 
       (.I0(s_axi_wdata[716]),
        .I1(s_axi_wdata[588]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[972]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[844]),
        .O(\m_axi_wdata[76]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[77]_INST_0 
       (.I0(\m_axi_wdata[77]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[77]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[77]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[77]_INST_0_i_1 
       (.I0(s_axi_wdata[205]),
        .I1(s_axi_wdata[77]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[461]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[333]),
        .O(\m_axi_wdata[77]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[77]_INST_0_i_2 
       (.I0(s_axi_wdata[717]),
        .I1(s_axi_wdata[589]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[973]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[845]),
        .O(\m_axi_wdata[77]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[78]_INST_0 
       (.I0(\m_axi_wdata[78]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[78]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[78]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[78]_INST_0_i_1 
       (.I0(s_axi_wdata[206]),
        .I1(s_axi_wdata[78]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[462]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[334]),
        .O(\m_axi_wdata[78]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[78]_INST_0_i_2 
       (.I0(s_axi_wdata[718]),
        .I1(s_axi_wdata[590]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[974]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[846]),
        .O(\m_axi_wdata[78]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[79]_INST_0 
       (.I0(\m_axi_wdata[79]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[79]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[79]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[79]_INST_0_i_1 
       (.I0(s_axi_wdata[207]),
        .I1(s_axi_wdata[79]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[463]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[335]),
        .O(\m_axi_wdata[79]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[79]_INST_0_i_2 
       (.I0(s_axi_wdata[719]),
        .I1(s_axi_wdata[591]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[975]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[847]),
        .O(\m_axi_wdata[79]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[7]_INST_0 
       (.I0(\m_axi_wdata[7]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[7]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[7]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[7]_INST_0_i_1 
       (.I0(s_axi_wdata[135]),
        .I1(s_axi_wdata[7]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[391]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[263]),
        .O(\m_axi_wdata[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[7]_INST_0_i_2 
       (.I0(s_axi_wdata[647]),
        .I1(s_axi_wdata[519]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[903]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[775]),
        .O(\m_axi_wdata[7]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[80]_INST_0 
       (.I0(\m_axi_wdata[80]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[80]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[80]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[80]_INST_0_i_1 
       (.I0(s_axi_wdata[208]),
        .I1(s_axi_wdata[80]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[464]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[336]),
        .O(\m_axi_wdata[80]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[80]_INST_0_i_2 
       (.I0(s_axi_wdata[720]),
        .I1(s_axi_wdata[592]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[976]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[848]),
        .O(\m_axi_wdata[80]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[81]_INST_0 
       (.I0(\m_axi_wdata[81]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[81]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[81]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[81]_INST_0_i_1 
       (.I0(s_axi_wdata[209]),
        .I1(s_axi_wdata[81]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[465]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[337]),
        .O(\m_axi_wdata[81]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[81]_INST_0_i_2 
       (.I0(s_axi_wdata[721]),
        .I1(s_axi_wdata[593]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[977]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[849]),
        .O(\m_axi_wdata[81]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[82]_INST_0 
       (.I0(\m_axi_wdata[82]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[82]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[82]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[82]_INST_0_i_1 
       (.I0(s_axi_wdata[210]),
        .I1(s_axi_wdata[82]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[466]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[338]),
        .O(\m_axi_wdata[82]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[82]_INST_0_i_2 
       (.I0(s_axi_wdata[722]),
        .I1(s_axi_wdata[594]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[978]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[850]),
        .O(\m_axi_wdata[82]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[83]_INST_0 
       (.I0(\m_axi_wdata[83]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[83]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[83]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[83]_INST_0_i_1 
       (.I0(s_axi_wdata[211]),
        .I1(s_axi_wdata[83]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[467]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[339]),
        .O(\m_axi_wdata[83]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[83]_INST_0_i_2 
       (.I0(s_axi_wdata[723]),
        .I1(s_axi_wdata[595]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[979]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[851]),
        .O(\m_axi_wdata[83]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[84]_INST_0 
       (.I0(\m_axi_wdata[84]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[84]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[84]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[84]_INST_0_i_1 
       (.I0(s_axi_wdata[212]),
        .I1(s_axi_wdata[84]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[468]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[340]),
        .O(\m_axi_wdata[84]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[84]_INST_0_i_2 
       (.I0(s_axi_wdata[724]),
        .I1(s_axi_wdata[596]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[980]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[852]),
        .O(\m_axi_wdata[84]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[85]_INST_0 
       (.I0(\m_axi_wdata[85]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[85]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[85]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[85]_INST_0_i_1 
       (.I0(s_axi_wdata[213]),
        .I1(s_axi_wdata[85]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[469]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[341]),
        .O(\m_axi_wdata[85]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[85]_INST_0_i_2 
       (.I0(s_axi_wdata[725]),
        .I1(s_axi_wdata[597]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[981]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[853]),
        .O(\m_axi_wdata[85]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[86]_INST_0 
       (.I0(\m_axi_wdata[86]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[86]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[86]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[86]_INST_0_i_1 
       (.I0(s_axi_wdata[214]),
        .I1(s_axi_wdata[86]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[470]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[342]),
        .O(\m_axi_wdata[86]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[86]_INST_0_i_2 
       (.I0(s_axi_wdata[726]),
        .I1(s_axi_wdata[598]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[982]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[854]),
        .O(\m_axi_wdata[86]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[87]_INST_0 
       (.I0(\m_axi_wdata[87]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[87]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[87]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[87]_INST_0_i_1 
       (.I0(s_axi_wdata[215]),
        .I1(s_axi_wdata[87]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[471]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[343]),
        .O(\m_axi_wdata[87]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[87]_INST_0_i_2 
       (.I0(s_axi_wdata[727]),
        .I1(s_axi_wdata[599]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[983]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[855]),
        .O(\m_axi_wdata[87]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[88]_INST_0 
       (.I0(\m_axi_wdata[88]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[88]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[88]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[88]_INST_0_i_1 
       (.I0(s_axi_wdata[216]),
        .I1(s_axi_wdata[88]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[472]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[344]),
        .O(\m_axi_wdata[88]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[88]_INST_0_i_2 
       (.I0(s_axi_wdata[728]),
        .I1(s_axi_wdata[600]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[984]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[856]),
        .O(\m_axi_wdata[88]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[89]_INST_0 
       (.I0(\m_axi_wdata[89]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[89]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[89]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[89]_INST_0_i_1 
       (.I0(s_axi_wdata[217]),
        .I1(s_axi_wdata[89]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[473]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[345]),
        .O(\m_axi_wdata[89]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[89]_INST_0_i_2 
       (.I0(s_axi_wdata[729]),
        .I1(s_axi_wdata[601]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[985]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[857]),
        .O(\m_axi_wdata[89]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[8]_INST_0 
       (.I0(\m_axi_wdata[8]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[8]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[8]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[8]_INST_0_i_1 
       (.I0(s_axi_wdata[136]),
        .I1(s_axi_wdata[8]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[392]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[264]),
        .O(\m_axi_wdata[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[8]_INST_0_i_2 
       (.I0(s_axi_wdata[648]),
        .I1(s_axi_wdata[520]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[904]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[776]),
        .O(\m_axi_wdata[8]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[90]_INST_0 
       (.I0(\m_axi_wdata[90]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[90]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[90]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[90]_INST_0_i_1 
       (.I0(s_axi_wdata[218]),
        .I1(s_axi_wdata[90]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[474]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[346]),
        .O(\m_axi_wdata[90]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[90]_INST_0_i_2 
       (.I0(s_axi_wdata[730]),
        .I1(s_axi_wdata[602]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[986]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[858]),
        .O(\m_axi_wdata[90]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[91]_INST_0 
       (.I0(\m_axi_wdata[91]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[91]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[91]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[91]_INST_0_i_1 
       (.I0(s_axi_wdata[219]),
        .I1(s_axi_wdata[91]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[475]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[347]),
        .O(\m_axi_wdata[91]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[91]_INST_0_i_2 
       (.I0(s_axi_wdata[731]),
        .I1(s_axi_wdata[603]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[987]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[859]),
        .O(\m_axi_wdata[91]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[92]_INST_0 
       (.I0(\m_axi_wdata[92]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[92]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[92]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[92]_INST_0_i_1 
       (.I0(s_axi_wdata[220]),
        .I1(s_axi_wdata[92]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[476]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[348]),
        .O(\m_axi_wdata[92]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[92]_INST_0_i_2 
       (.I0(s_axi_wdata[732]),
        .I1(s_axi_wdata[604]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[988]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[860]),
        .O(\m_axi_wdata[92]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[93]_INST_0 
       (.I0(\m_axi_wdata[93]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[93]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[93]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[93]_INST_0_i_1 
       (.I0(s_axi_wdata[221]),
        .I1(s_axi_wdata[93]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[477]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[349]),
        .O(\m_axi_wdata[93]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[93]_INST_0_i_2 
       (.I0(s_axi_wdata[733]),
        .I1(s_axi_wdata[605]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[989]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[861]),
        .O(\m_axi_wdata[93]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[94]_INST_0 
       (.I0(\m_axi_wdata[94]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[94]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[94]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[94]_INST_0_i_1 
       (.I0(s_axi_wdata[222]),
        .I1(s_axi_wdata[94]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[478]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[350]),
        .O(\m_axi_wdata[94]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[94]_INST_0_i_2 
       (.I0(s_axi_wdata[734]),
        .I1(s_axi_wdata[606]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[990]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[862]),
        .O(\m_axi_wdata[94]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[95]_INST_0 
       (.I0(\m_axi_wdata[95]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[95]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[95]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[95]_INST_0_i_1 
       (.I0(s_axi_wdata[223]),
        .I1(s_axi_wdata[95]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[479]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[351]),
        .O(\m_axi_wdata[95]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[95]_INST_0_i_2 
       (.I0(s_axi_wdata[735]),
        .I1(s_axi_wdata[607]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[991]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[863]),
        .O(\m_axi_wdata[95]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[96]_INST_0 
       (.I0(\m_axi_wdata[96]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[96]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[96]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[96]_INST_0_i_1 
       (.I0(s_axi_wdata[224]),
        .I1(s_axi_wdata[96]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[480]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[352]),
        .O(\m_axi_wdata[96]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[96]_INST_0_i_2 
       (.I0(s_axi_wdata[736]),
        .I1(s_axi_wdata[608]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[992]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[864]),
        .O(\m_axi_wdata[96]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[97]_INST_0 
       (.I0(\m_axi_wdata[97]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[97]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[97]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[97]_INST_0_i_1 
       (.I0(s_axi_wdata[225]),
        .I1(s_axi_wdata[97]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[481]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[353]),
        .O(\m_axi_wdata[97]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[97]_INST_0_i_2 
       (.I0(s_axi_wdata[737]),
        .I1(s_axi_wdata[609]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[993]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[865]),
        .O(\m_axi_wdata[97]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[98]_INST_0 
       (.I0(\m_axi_wdata[98]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[98]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[98]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[98]_INST_0_i_1 
       (.I0(s_axi_wdata[226]),
        .I1(s_axi_wdata[98]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[482]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[354]),
        .O(\m_axi_wdata[98]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[98]_INST_0_i_2 
       (.I0(s_axi_wdata[738]),
        .I1(s_axi_wdata[610]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[994]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[866]),
        .O(\m_axi_wdata[98]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[99]_INST_0 
       (.I0(\m_axi_wdata[99]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[99]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[99]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[99]_INST_0_i_1 
       (.I0(s_axi_wdata[227]),
        .I1(s_axi_wdata[99]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[483]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[355]),
        .O(\m_axi_wdata[99]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[99]_INST_0_i_2 
       (.I0(s_axi_wdata[739]),
        .I1(s_axi_wdata[611]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[995]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[867]),
        .O(\m_axi_wdata[99]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wdata[9]_INST_0 
       (.I0(\m_axi_wdata[9]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wdata[9]_INST_0_i_2_n_0 ),
        .O(m_axi_wdata[9]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[9]_INST_0_i_1 
       (.I0(s_axi_wdata[137]),
        .I1(s_axi_wdata[9]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[393]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[265]),
        .O(\m_axi_wdata[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wdata[9]_INST_0_i_2 
       (.I0(s_axi_wdata[649]),
        .I1(s_axi_wdata[521]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wdata[905]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wdata[777]),
        .O(\m_axi_wdata[9]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[0]_INST_0 
       (.I0(\m_axi_wstrb[0]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[0]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[0]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[0]_INST_0_i_1 
       (.I0(s_axi_wstrb[16]),
        .I1(s_axi_wstrb[0]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[48]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[32]),
        .O(\m_axi_wstrb[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[0]_INST_0_i_2 
       (.I0(s_axi_wstrb[80]),
        .I1(s_axi_wstrb[64]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[112]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[96]),
        .O(\m_axi_wstrb[0]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[10]_INST_0 
       (.I0(\m_axi_wstrb[10]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[10]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[10]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[10]_INST_0_i_1 
       (.I0(s_axi_wstrb[26]),
        .I1(s_axi_wstrb[10]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[58]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[42]),
        .O(\m_axi_wstrb[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[10]_INST_0_i_2 
       (.I0(s_axi_wstrb[90]),
        .I1(s_axi_wstrb[74]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[122]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[106]),
        .O(\m_axi_wstrb[10]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[11]_INST_0 
       (.I0(\m_axi_wstrb[11]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[11]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[11]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[11]_INST_0_i_1 
       (.I0(s_axi_wstrb[27]),
        .I1(s_axi_wstrb[11]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[59]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[43]),
        .O(\m_axi_wstrb[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[11]_INST_0_i_2 
       (.I0(s_axi_wstrb[91]),
        .I1(s_axi_wstrb[75]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[123]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[107]),
        .O(\m_axi_wstrb[11]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[12]_INST_0 
       (.I0(\m_axi_wstrb[12]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[12]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[12]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[12]_INST_0_i_1 
       (.I0(s_axi_wstrb[28]),
        .I1(s_axi_wstrb[12]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[60]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[44]),
        .O(\m_axi_wstrb[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[12]_INST_0_i_2 
       (.I0(s_axi_wstrb[92]),
        .I1(s_axi_wstrb[76]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[124]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[108]),
        .O(\m_axi_wstrb[12]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[13]_INST_0 
       (.I0(\m_axi_wstrb[13]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[13]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[13]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[13]_INST_0_i_1 
       (.I0(s_axi_wstrb[29]),
        .I1(s_axi_wstrb[13]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[61]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[45]),
        .O(\m_axi_wstrb[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[13]_INST_0_i_2 
       (.I0(s_axi_wstrb[93]),
        .I1(s_axi_wstrb[77]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[125]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[109]),
        .O(\m_axi_wstrb[13]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[14]_INST_0 
       (.I0(\m_axi_wstrb[14]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[14]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[14]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[14]_INST_0_i_1 
       (.I0(s_axi_wstrb[30]),
        .I1(s_axi_wstrb[14]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[62]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[46]),
        .O(\m_axi_wstrb[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[14]_INST_0_i_2 
       (.I0(s_axi_wstrb[94]),
        .I1(s_axi_wstrb[78]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[126]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[110]),
        .O(\m_axi_wstrb[14]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[15]_INST_0 
       (.I0(\m_axi_wstrb[15]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[15]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[15]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[15]_INST_0_i_1 
       (.I0(s_axi_wstrb[31]),
        .I1(s_axi_wstrb[15]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[63]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[47]),
        .O(\m_axi_wstrb[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[15]_INST_0_i_2 
       (.I0(s_axi_wstrb[95]),
        .I1(s_axi_wstrb[79]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[127]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[111]),
        .O(\m_axi_wstrb[15]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[1]_INST_0 
       (.I0(\m_axi_wstrb[1]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[1]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[1]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[1]_INST_0_i_1 
       (.I0(s_axi_wstrb[17]),
        .I1(s_axi_wstrb[1]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[49]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[33]),
        .O(\m_axi_wstrb[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[1]_INST_0_i_2 
       (.I0(s_axi_wstrb[81]),
        .I1(s_axi_wstrb[65]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[113]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[97]),
        .O(\m_axi_wstrb[1]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[2]_INST_0 
       (.I0(\m_axi_wstrb[2]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[2]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[2]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[2]_INST_0_i_1 
       (.I0(s_axi_wstrb[18]),
        .I1(s_axi_wstrb[2]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[50]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[34]),
        .O(\m_axi_wstrb[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[2]_INST_0_i_2 
       (.I0(s_axi_wstrb[82]),
        .I1(s_axi_wstrb[66]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[114]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[98]),
        .O(\m_axi_wstrb[2]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[3]_INST_0 
       (.I0(\m_axi_wstrb[3]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[3]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[3]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[3]_INST_0_i_1 
       (.I0(s_axi_wstrb[19]),
        .I1(s_axi_wstrb[3]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[51]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[35]),
        .O(\m_axi_wstrb[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[3]_INST_0_i_2 
       (.I0(s_axi_wstrb[83]),
        .I1(s_axi_wstrb[67]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[115]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[99]),
        .O(\m_axi_wstrb[3]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[4]_INST_0 
       (.I0(\m_axi_wstrb[4]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[4]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[4]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[4]_INST_0_i_1 
       (.I0(s_axi_wstrb[20]),
        .I1(s_axi_wstrb[4]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[52]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[36]),
        .O(\m_axi_wstrb[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[4]_INST_0_i_2 
       (.I0(s_axi_wstrb[84]),
        .I1(s_axi_wstrb[68]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[116]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[100]),
        .O(\m_axi_wstrb[4]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[5]_INST_0 
       (.I0(\m_axi_wstrb[5]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[5]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[5]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[5]_INST_0_i_1 
       (.I0(s_axi_wstrb[21]),
        .I1(s_axi_wstrb[5]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[53]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[37]),
        .O(\m_axi_wstrb[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[5]_INST_0_i_2 
       (.I0(s_axi_wstrb[85]),
        .I1(s_axi_wstrb[69]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[117]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[101]),
        .O(\m_axi_wstrb[5]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[6]_INST_0 
       (.I0(\m_axi_wstrb[6]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[6]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[6]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[6]_INST_0_i_1 
       (.I0(s_axi_wstrb[22]),
        .I1(s_axi_wstrb[6]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[54]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[38]),
        .O(\m_axi_wstrb[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[6]_INST_0_i_2 
       (.I0(s_axi_wstrb[86]),
        .I1(s_axi_wstrb[70]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[118]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[102]),
        .O(\m_axi_wstrb[6]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[7]_INST_0 
       (.I0(\m_axi_wstrb[7]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[7]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[7]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[7]_INST_0_i_1 
       (.I0(s_axi_wstrb[23]),
        .I1(s_axi_wstrb[7]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[55]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[39]),
        .O(\m_axi_wstrb[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[7]_INST_0_i_2 
       (.I0(s_axi_wstrb[87]),
        .I1(s_axi_wstrb[71]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[119]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[103]),
        .O(\m_axi_wstrb[7]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[8]_INST_0 
       (.I0(\m_axi_wstrb[8]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[8]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[8]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[8]_INST_0_i_1 
       (.I0(s_axi_wstrb[24]),
        .I1(s_axi_wstrb[8]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[56]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[40]),
        .O(\m_axi_wstrb[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[8]_INST_0_i_2 
       (.I0(s_axi_wstrb[88]),
        .I1(s_axi_wstrb[72]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[120]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[104]),
        .O(\m_axi_wstrb[8]_INST_0_i_2_n_0 ));
  MUXF7 \m_axi_wstrb[9]_INST_0 
       (.I0(\m_axi_wstrb[9]_INST_0_i_1_n_0 ),
        .I1(\m_axi_wstrb[9]_INST_0_i_2_n_0 ),
        .O(m_axi_wstrb[9]),
        .S(\m_axi_wdata[127]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[9]_INST_0_i_1 
       (.I0(s_axi_wstrb[25]),
        .I1(s_axi_wstrb[9]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[57]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[41]),
        .O(\m_axi_wstrb[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axi_wstrb[9]_INST_0_i_2 
       (.I0(s_axi_wstrb[89]),
        .I1(s_axi_wstrb[73]),
        .I2(\m_axi_wdata[127]_INST_0_i_7_n_0 ),
        .I3(s_axi_wstrb[121]),
        .I4(\m_axi_wdata[127]_INST_0_i_8_n_0 ),
        .I5(s_axi_wstrb[105]),
        .O(\m_axi_wstrb[9]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_wvalid_INST_0
       (.I0(s_axi_wvalid),
        .I1(empty),
        .O(m_axi_wvalid));
  LUT6 #(
    .INIT(64'h4044404040444044)) 
    s_axi_wready_INST_0
       (.I0(empty),
        .I1(m_axi_wready),
        .I2(s_axi_wready_INST_0_i_1_n_0),
        .I3(s_axi_wready_INST_0_i_2_n_0),
        .I4(s_axi_wready_INST_0_i_3_n_0),
        .I5(\USE_WRITE.wr_cmd_size [2]),
        .O(s_axi_wready));
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_wready_INST_0_i_1
       (.I0(\goreg_dm.dout_i_reg[9] ),
        .I1(\USE_WRITE.wr_cmd_mirror ),
        .I2(dout[8]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFEFCF0EEEEECE0)) 
    s_axi_wready_INST_0_i_2
       (.I0(D[1]),
        .I1(D[0]),
        .I2(\USE_WRITE.wr_cmd_size [2]),
        .I3(\USE_WRITE.wr_cmd_size [0]),
        .I4(\USE_WRITE.wr_cmd_size [1]),
        .I5(D[2]),
        .O(s_axi_wready_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000005F075F)) 
    s_axi_wready_INST_0_i_3
       (.I0(\USE_WRITE.wr_cmd_size [0]),
        .I1(D[6]),
        .I2(D[4]),
        .I3(\USE_WRITE.wr_cmd_size [1]),
        .I4(D[5]),
        .I5(D[3]),
        .O(s_axi_wready_INST_0_i_3_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_a_downsizer
   (dout,
    empty,
    SR,
    \current_word_1_reg[4] ,
    din,
    s_axi_awready,
    s_axi_bid,
    m_axi_awvalid,
    m_axi_awaddr,
    E,
    m_axi_wvalid,
    s_axi_wready,
    m_axi_awlock,
    m_axi_wstrb,
    m_axi_wdata,
    D,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    CLK,
    rd_en,
    s_axi_awid,
    s_axi_awlock,
    s_axi_awsize,
    s_axi_awlen,
    s_axi_awvalid,
    s_axi_awburst,
    s_axi_awaddr,
    out,
    m_axi_awready,
    s_axi_wvalid,
    m_axi_wready,
    \goreg_dm.dout_i_reg[9] ,
    s_axi_wstrb,
    s_axi_wdata,
    first_mi_word,
    Q,
    first_word_reg,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos);
  output [8:0]dout;
  output empty;
  output [0:0]SR;
  output [8:0]\current_word_1_reg[4] ;
  output [10:0]din;
  output s_axi_awready;
  output [0:0]s_axi_bid;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [0:0]E;
  output m_axi_wvalid;
  output s_axi_wready;
  output [0:0]m_axi_awlock;
  output [15:0]m_axi_wstrb;
  output [127:0]m_axi_wdata;
  output [6:0]D;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  input CLK;
  input rd_en;
  input [0:0]s_axi_awid;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awsize;
  input [7:0]s_axi_awlen;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;
  input [31:0]s_axi_awaddr;
  input out;
  input m_axi_awready;
  input s_axi_wvalid;
  input m_axi_wready;
  input \goreg_dm.dout_i_reg[9] ;
  input [127:0]s_axi_wstrb;
  input [1023:0]s_axi_wdata;
  input first_mi_word;
  input [6:0]Q;
  input first_word_reg;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;

  wire CLK;
  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \S_AXI_AADDR_Q_reg_n_0_[0] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[10] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[11] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[12] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[13] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[14] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[15] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[16] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[17] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[18] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[19] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[1] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[20] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[21] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[22] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[23] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[24] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[25] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[26] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[27] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[28] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[29] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[2] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[30] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[31] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[3] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[4] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[5] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[6] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[7] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[8] ;
  wire \S_AXI_AADDR_Q_reg_n_0_[9] ;
  wire [1:0]S_AXI_ABURST_Q;
  wire S_AXI_AID_Q;
  wire \S_AXI_ALEN_Q_reg_n_0_[4] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[5] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[6] ;
  wire \S_AXI_ALEN_Q_reg_n_0_[7] ;
  wire [0:0]S_AXI_ALOCK_Q;
  wire [2:0]S_AXI_ASIZE_Q;
  wire \USE_B_CHANNEL.cmd_b_queue_n_15 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_16 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_17 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_18 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_19 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_20 ;
  wire \USE_B_CHANNEL.cmd_b_queue_n_21 ;
  wire access_fit_mi_side_q;
  wire access_is_fix;
  wire access_is_fix_q;
  wire access_is_incr;
  wire access_is_incr_q;
  wire access_is_wrap;
  wire access_is_wrap_q;
  wire [1:0]areset_d;
  wire cmd_b_push_block;
  wire [5:4]cmd_mask_i;
  wire cmd_mask_q;
  wire \cmd_mask_q[0]_i_1_n_0 ;
  wire \cmd_mask_q[1]_i_1_n_0 ;
  wire \cmd_mask_q[2]_i_1_n_0 ;
  wire \cmd_mask_q[3]_i_1_n_0 ;
  wire \cmd_mask_q[4]_i_1_n_0 ;
  wire \cmd_mask_q[5]_i_1_n_0 ;
  wire \cmd_mask_q[6]_i_1_n_0 ;
  wire \cmd_mask_q_reg_n_0_[0] ;
  wire \cmd_mask_q_reg_n_0_[1] ;
  wire \cmd_mask_q_reg_n_0_[2] ;
  wire \cmd_mask_q_reg_n_0_[3] ;
  wire \cmd_mask_q_reg_n_0_[4] ;
  wire \cmd_mask_q_reg_n_0_[5] ;
  wire \cmd_mask_q_reg_n_0_[6] ;
  wire cmd_push;
  wire cmd_push_block;
  wire cmd_queue_n_181;
  wire cmd_queue_n_21;
  wire cmd_queue_n_22;
  wire cmd_queue_n_24;
  wire cmd_queue_n_25;
  wire cmd_queue_n_26;
  wire cmd_split_i;
  wire command_ongoing;
  wire [8:0]\current_word_1_reg[4] ;
  wire [10:0]din;
  wire [8:0]dout;
  wire [7:0]downsized_len_q;
  wire \downsized_len_q[0]_i_1_n_0 ;
  wire \downsized_len_q[1]_i_1_n_0 ;
  wire \downsized_len_q[2]_i_1_n_0 ;
  wire \downsized_len_q[3]_i_1_n_0 ;
  wire \downsized_len_q[4]_i_1_n_0 ;
  wire \downsized_len_q[5]_i_1_n_0 ;
  wire \downsized_len_q[6]_i_1_n_0 ;
  wire \downsized_len_q[7]_i_1_n_0 ;
  wire empty;
  wire first_mi_word;
  wire first_word_reg;
  wire [2:0]fix_len;
  wire [2:0]fix_len_q;
  wire fix_need_to_split;
  wire fix_need_to_split_q;
  wire \goreg_dm.dout_i_reg[9] ;
  wire incr_need_to_split;
  wire incr_need_to_split_q;
  wire \inst/full ;
  wire \inst/full_0 ;
  wire legal_wrap_len_q;
  wire legal_wrap_len_q_i_1_n_0;
  wire legal_wrap_len_q_i_2_n_0;
  wire legal_wrap_len_q_i_3_n_0;
  wire legal_wrap_len_q_i_4_n_0;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire m_axi_awvalid;
  wire [127:0]m_axi_wdata;
  wire m_axi_wready;
  wire [15:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [14:0]masked_addr;
  wire [31:0]masked_addr_q;
  wire \masked_addr_q[10]_i_2_n_0 ;
  wire \masked_addr_q[11]_i_2_n_0 ;
  wire \masked_addr_q[6]_i_2_n_0 ;
  wire \masked_addr_q[7]_i_2_n_0 ;
  wire \masked_addr_q[8]_i_2_n_0 ;
  wire \masked_addr_q[8]_i_3_n_0 ;
  wire \masked_addr_q[9]_i_2_n_0 ;
  wire \masked_addr_q[9]_i_3_n_0 ;
  wire [31:4]next_mi_addr;
  wire next_mi_addr0_carry__0_i_1_n_0;
  wire next_mi_addr0_carry__0_i_2_n_0;
  wire next_mi_addr0_carry__0_i_3_n_0;
  wire next_mi_addr0_carry__0_i_4_n_0;
  wire next_mi_addr0_carry__0_i_5_n_0;
  wire next_mi_addr0_carry__0_i_6_n_0;
  wire next_mi_addr0_carry__0_i_7_n_0;
  wire next_mi_addr0_carry__0_i_8_n_0;
  wire next_mi_addr0_carry__0_n_0;
  wire next_mi_addr0_carry__0_n_1;
  wire next_mi_addr0_carry__0_n_10;
  wire next_mi_addr0_carry__0_n_11;
  wire next_mi_addr0_carry__0_n_12;
  wire next_mi_addr0_carry__0_n_13;
  wire next_mi_addr0_carry__0_n_14;
  wire next_mi_addr0_carry__0_n_15;
  wire next_mi_addr0_carry__0_n_2;
  wire next_mi_addr0_carry__0_n_3;
  wire next_mi_addr0_carry__0_n_5;
  wire next_mi_addr0_carry__0_n_6;
  wire next_mi_addr0_carry__0_n_7;
  wire next_mi_addr0_carry__0_n_8;
  wire next_mi_addr0_carry__0_n_9;
  wire next_mi_addr0_carry__1_i_1_n_0;
  wire next_mi_addr0_carry__1_i_2_n_0;
  wire next_mi_addr0_carry__1_i_3_n_0;
  wire next_mi_addr0_carry__1_i_4_n_0;
  wire next_mi_addr0_carry__1_i_5_n_0;
  wire next_mi_addr0_carry__1_n_11;
  wire next_mi_addr0_carry__1_n_12;
  wire next_mi_addr0_carry__1_n_13;
  wire next_mi_addr0_carry__1_n_14;
  wire next_mi_addr0_carry__1_n_15;
  wire next_mi_addr0_carry__1_n_5;
  wire next_mi_addr0_carry__1_n_6;
  wire next_mi_addr0_carry__1_n_7;
  wire next_mi_addr0_carry_i_1_n_0;
  wire next_mi_addr0_carry_i_2_n_0;
  wire next_mi_addr0_carry_i_3_n_0;
  wire next_mi_addr0_carry_i_4_n_0;
  wire next_mi_addr0_carry_i_5_n_0;
  wire next_mi_addr0_carry_i_6_n_0;
  wire next_mi_addr0_carry_i_7_n_0;
  wire next_mi_addr0_carry_i_8_n_0;
  wire next_mi_addr0_carry_i_9_n_0;
  wire next_mi_addr0_carry_n_0;
  wire next_mi_addr0_carry_n_1;
  wire next_mi_addr0_carry_n_10;
  wire next_mi_addr0_carry_n_11;
  wire next_mi_addr0_carry_n_12;
  wire next_mi_addr0_carry_n_13;
  wire next_mi_addr0_carry_n_14;
  wire next_mi_addr0_carry_n_15;
  wire next_mi_addr0_carry_n_2;
  wire next_mi_addr0_carry_n_3;
  wire next_mi_addr0_carry_n_5;
  wire next_mi_addr0_carry_n_6;
  wire next_mi_addr0_carry_n_7;
  wire next_mi_addr0_carry_n_8;
  wire next_mi_addr0_carry_n_9;
  wire \next_mi_addr[10]_i_1_n_0 ;
  wire \next_mi_addr[7]_i_1_n_0 ;
  wire \next_mi_addr[8]_i_1_n_0 ;
  wire \next_mi_addr[9]_i_1_n_0 ;
  wire [2:1]num_transactions;
  wire \num_transactions_q[0]_i_1_n_0 ;
  wire \num_transactions_q_reg_n_0_[0] ;
  wire \num_transactions_q_reg_n_0_[1] ;
  wire \num_transactions_q_reg_n_0_[2] ;
  wire out;
  wire [7:0]p_0_in;
  wire [3:0]p_0_in_0;
  wire [6:4]pre_mi_addr;
  wire \pushed_commands[7]_i_1_n_0 ;
  wire \pushed_commands[7]_i_3_n_0 ;
  wire [7:0]pushed_commands_reg__0;
  wire pushed_new_cmd;
  wire rd_en;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire [1023:0]s_axi_wdata;
  wire s_axi_wready;
  wire [127:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire si_full_size_q;
  wire [6:0]split_addr_mask;
  wire \split_addr_mask_q[4]_i_1_n_0 ;
  wire \split_addr_mask_q_reg_n_0_[0] ;
  wire \split_addr_mask_q_reg_n_0_[1] ;
  wire \split_addr_mask_q_reg_n_0_[2] ;
  wire \split_addr_mask_q_reg_n_0_[31] ;
  wire \split_addr_mask_q_reg_n_0_[3] ;
  wire \split_addr_mask_q_reg_n_0_[4] ;
  wire \split_addr_mask_q_reg_n_0_[5] ;
  wire \split_addr_mask_q_reg_n_0_[6] ;
  wire split_ongoing;
  wire [2:0]unalignment_addr;
  wire [2:0]unalignment_addr_q;
  wire wrap_need_to_split;
  wire wrap_need_to_split_q;
  wire wrap_need_to_split_q_i_2_n_0;
  wire wrap_need_to_split_q_i_3_n_0;
  wire wrap_need_to_split_q_i_4_n_0;
  wire [7:0]wrap_rest_len;
  wire [7:0]wrap_rest_len0;
  wire \wrap_rest_len[1]_i_1_n_0 ;
  wire \wrap_rest_len[7]_i_2_n_0 ;
  wire [7:0]wrap_unaligned_len;
  wire [7:0]wrap_unaligned_len_q;
  wire [3:3]NLW_next_mi_addr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_next_mi_addr0_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_next_mi_addr0_carry__1_CO_UNCONNECTED;
  wire [7:5]NLW_next_mi_addr0_carry__1_DI_UNCONNECTED;
  wire [7:5]NLW_next_mi_addr0_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_next_mi_addr0_carry__1_S_UNCONNECTED;

  FDRE \S_AXI_AADDR_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[0]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[10] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[10]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[11] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[11]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[12] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[12]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[13] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[13]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[14] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[14]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[15] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[15]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[16] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[16]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[17] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[17]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[18] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[18]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[19] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[19]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[1]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[20] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[20]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[21] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[21]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[22] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[22]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[23] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[23]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[24] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[24]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[25] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[25]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[26] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[26]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[27] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[27]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[28] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[28]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[29] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[29]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[2]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[30] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[30]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[31] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[31]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[3]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[4]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[5]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[6]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[7] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[7]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[8] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[8]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \S_AXI_AADDR_Q_reg[9] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[9]),
        .Q(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \S_AXI_ABURST_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awburst[0]),
        .Q(S_AXI_ABURST_Q[0]),
        .R(1'b0));
  FDRE \S_AXI_ABURST_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awburst[1]),
        .Q(S_AXI_ABURST_Q[1]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awcache[0]),
        .Q(m_axi_awcache[0]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awcache[1]),
        .Q(m_axi_awcache[1]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awcache[2]),
        .Q(m_axi_awcache[2]),
        .R(1'b0));
  FDRE \S_AXI_ACACHE_Q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awcache[3]),
        .Q(m_axi_awcache[3]),
        .R(1'b0));
  FDRE \S_AXI_AID_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awid),
        .Q(S_AXI_AID_Q),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[0]),
        .Q(p_0_in_0[0]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[1]),
        .Q(p_0_in_0[1]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[2]),
        .Q(p_0_in_0[2]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[3]),
        .Q(p_0_in_0[3]),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[4]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[5]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[6]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \S_AXI_ALEN_Q_reg[7] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlen[7]),
        .Q(\S_AXI_ALEN_Q_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \S_AXI_ALOCK_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awlock),
        .Q(S_AXI_ALOCK_Q),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awprot[0]),
        .Q(m_axi_awprot[0]),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awprot[1]),
        .Q(m_axi_awprot[1]),
        .R(1'b0));
  FDRE \S_AXI_APROT_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awprot[2]),
        .Q(m_axi_awprot[2]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awqos[0]),
        .Q(m_axi_awqos[0]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awqos[1]),
        .Q(m_axi_awqos[1]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awqos[2]),
        .Q(m_axi_awqos[2]),
        .R(1'b0));
  FDRE \S_AXI_AQOS_Q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awqos[3]),
        .Q(m_axi_awqos[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    S_AXI_AREADY_I_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cmd_queue_n_181),
        .Q(s_axi_awready),
        .R(SR));
  FDRE \S_AXI_AREGION_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awregion[0]),
        .Q(m_axi_awregion[0]),
        .R(1'b0));
  FDRE \S_AXI_AREGION_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awregion[1]),
        .Q(m_axi_awregion[1]),
        .R(1'b0));
  FDRE \S_AXI_AREGION_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awregion[2]),
        .Q(m_axi_awregion[2]),
        .R(1'b0));
  FDRE \S_AXI_AREGION_Q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awregion[3]),
        .Q(m_axi_awregion[3]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awsize[0]),
        .Q(S_AXI_ASIZE_Q[0]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awsize[1]),
        .Q(S_AXI_ASIZE_Q[1]),
        .R(1'b0));
  FDRE \S_AXI_ASIZE_Q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awsize[2]),
        .Q(S_AXI_ASIZE_Q[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_axic_fifo \USE_B_CHANNEL.cmd_b_queue 
       (.CLK(CLK),
        .E(pushed_new_cmd),
        .Q(pushed_commands_reg__0),
        .SR(SR),
        .S_AXI_AID_Q(S_AXI_AID_Q),
        .\S_AXI_ALEN_Q_reg[3] (p_0_in_0),
        .S_AXI_AREADY_I_reg(\pushed_commands[7]_i_1_n_0 ),
        .access_is_fix_q(access_is_fix_q),
        .access_is_incr_q(access_is_incr_q),
        .access_is_wrap_q(access_is_wrap_q),
        .cmd_b_push_block(cmd_b_push_block),
        .cmd_b_push_block_reg(\USE_B_CHANNEL.cmd_b_queue_n_15 ),
        .cmd_push_block(cmd_push_block),
        .command_ongoing(command_ongoing),
        .din(cmd_split_i),
        .dout(dout),
        .empty(empty),
        .fix_need_to_split_q(fix_need_to_split_q),
        .full(\inst/full ),
        .incr_need_to_split_q(incr_need_to_split_q),
        .m_axi_awready(m_axi_awready),
        .\num_transactions_q_reg[2] ({\num_transactions_q_reg_n_0_[2] ,\num_transactions_q_reg_n_0_[1] ,\num_transactions_q_reg_n_0_[0] }),
        .out(out),
        .\queue_id_reg[0] (\USE_B_CHANNEL.cmd_b_queue_n_21 ),
        .ram_full_i_reg(\inst/full_0 ),
        .rd_en(rd_en),
        .s_axi_bid(s_axi_bid),
        .split_ongoing_reg(\USE_B_CHANNEL.cmd_b_queue_n_16 ),
        .split_ongoing_reg_0(\USE_B_CHANNEL.cmd_b_queue_n_17 ),
        .split_ongoing_reg_1(\USE_B_CHANNEL.cmd_b_queue_n_18 ),
        .split_ongoing_reg_2(\USE_B_CHANNEL.cmd_b_queue_n_19 ),
        .split_ongoing_reg_3(\USE_B_CHANNEL.cmd_b_queue_n_20 ),
        .wr_en(cmd_push),
        .wrap_need_to_split_q(wrap_need_to_split_q),
        .wrap_need_to_split_q_reg(cmd_queue_n_26));
  FDRE #(
    .INIT(1'b0)) 
    access_fit_mi_side_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\split_addr_mask_q[4]_i_1_n_0 ),
        .Q(access_fit_mi_side_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    access_is_fix_q_i_1
       (.I0(s_axi_awburst[0]),
        .I1(s_axi_awburst[1]),
        .O(access_is_fix));
  FDRE #(
    .INIT(1'b0)) 
    access_is_fix_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(access_is_fix),
        .Q(access_is_fix_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    access_is_incr_q_i_1
       (.I0(s_axi_awburst[0]),
        .I1(s_axi_awburst[1]),
        .O(access_is_incr));
  FDRE #(
    .INIT(1'b0)) 
    access_is_incr_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(access_is_incr),
        .Q(access_is_incr_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    access_is_wrap_q_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .O(access_is_wrap));
  FDRE #(
    .INIT(1'b0)) 
    access_is_wrap_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(access_is_wrap),
        .Q(access_is_wrap_q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \areset_d_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(SR),
        .Q(areset_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \areset_d_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cmd_b_push_block_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_B_CHANNEL.cmd_b_queue_n_15 ),
        .Q(cmd_b_push_block),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmd_mask_q[0]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[0]),
        .I4(cmd_mask_q),
        .O(\cmd_mask_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \cmd_mask_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[0]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[1]),
        .I5(cmd_mask_q),
        .O(\cmd_mask_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \cmd_mask_q[1]_i_2 
       (.I0(s_axi_awready),
        .I1(s_axi_awburst[0]),
        .I2(s_axi_awburst[1]),
        .O(cmd_mask_q));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmd_mask_q[2]_i_1 
       (.I0(\masked_addr_q[6]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awburst[1]),
        .I3(s_axi_awburst[0]),
        .O(\cmd_mask_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmd_mask_q[3]_i_1 
       (.I0(\masked_addr_q[7]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awburst[1]),
        .I3(s_axi_awburst[0]),
        .O(\cmd_mask_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_mask_q[4]_i_1 
       (.I0(cmd_mask_i[4]),
        .I1(s_axi_awburst[1]),
        .I2(s_axi_awburst[0]),
        .O(\cmd_mask_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \cmd_mask_q[4]_i_2 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[8]_i_3_n_0 ),
        .O(cmd_mask_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cmd_mask_q[5]_i_1 
       (.I0(cmd_mask_i[5]),
        .I1(s_axi_awburst[1]),
        .I2(s_axi_awburst[0]),
        .O(\cmd_mask_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFFFFB8FF)) 
    \cmd_mask_q[6]_i_1 
       (.I0(\masked_addr_q[6]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(\masked_addr_q[10]_i_2_n_0 ),
        .I3(s_axi_awburst[1]),
        .I4(s_axi_awburst[0]),
        .O(\cmd_mask_q[6]_i_1_n_0 ));
  FDRE \cmd_mask_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[0]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[1]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[2]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[2] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[3]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[3] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[4]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[4] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[5]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[5] ),
        .R(SR));
  FDRE \cmd_mask_q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\cmd_mask_q[6]_i_1_n_0 ),
        .Q(\cmd_mask_q_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    cmd_push_block_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cmd_queue_n_22),
        .Q(cmd_push_block),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_axic_fifo__parameterized0 cmd_queue
       (.CLK(CLK),
        .D(D),
        .E(s_axi_awready),
        .Q(wrap_rest_len),
        .SR(SR),
        .\S_AXI_AADDR_Q_reg[6] ({\S_AXI_AADDR_Q_reg_n_0_[6] ,\S_AXI_AADDR_Q_reg_n_0_[5] ,\S_AXI_AADDR_Q_reg_n_0_[4] ,\S_AXI_AADDR_Q_reg_n_0_[3] ,\S_AXI_AADDR_Q_reg_n_0_[2] ,\S_AXI_AADDR_Q_reg_n_0_[1] ,\S_AXI_AADDR_Q_reg_n_0_[0] }),
        .\S_AXI_ALEN_Q_reg[7] ({\S_AXI_ALEN_Q_reg_n_0_[7] ,\S_AXI_ALEN_Q_reg_n_0_[6] ,\S_AXI_ALEN_Q_reg_n_0_[5] ,\S_AXI_ALEN_Q_reg_n_0_[4] ,p_0_in_0}),
        .S_AXI_AREADY_I_reg(cmd_queue_n_181),
        .access_is_fix_q(access_is_fix_q),
        .access_is_fix_q_reg(\USE_B_CHANNEL.cmd_b_queue_n_16 ),
        .access_is_incr_q(access_is_incr_q),
        .access_is_incr_q_reg(\USE_B_CHANNEL.cmd_b_queue_n_20 ),
        .access_is_wrap_q(access_is_wrap_q),
        .\areset_d_reg[1] (areset_d),
        .cmd_push_block(cmd_push_block),
        .cmd_push_block_reg(cmd_queue_n_22),
        .command_ongoing(command_ongoing),
        .command_ongoing_reg(cmd_queue_n_21),
        .\current_word_1_reg[6] (Q),
        .din({cmd_split_i,access_fit_mi_side_q,\cmd_mask_q_reg_n_0_[6] ,\cmd_mask_q_reg_n_0_[5] ,\cmd_mask_q_reg_n_0_[4] ,\cmd_mask_q_reg_n_0_[3] ,\cmd_mask_q_reg_n_0_[2] ,\cmd_mask_q_reg_n_0_[1] ,\cmd_mask_q_reg_n_0_[0] ,S_AXI_ASIZE_Q}),
        .dout(\current_word_1_reg[4] ),
        .\downsized_len_q_reg[7] (downsized_len_q),
        .first_mi_word(first_mi_word),
        .first_word_reg(E),
        .first_word_reg_0(first_word_reg),
        .\fix_len_q_reg[2] (fix_len_q),
        .fix_need_to_split_q(fix_need_to_split_q),
        .full(\inst/full_0 ),
        .\goreg_dm.dout_i_reg[9] (\goreg_dm.dout_i_reg[9] ),
        .\gpr1.dout_i_reg[1] (cmd_queue_n_26),
        .incr_need_to_split_q(incr_need_to_split_q),
        .legal_wrap_len_q(legal_wrap_len_q),
        .m_axi_awready(m_axi_awready),
        .\m_axi_awsize[2] (din),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\next_mi_addr_reg[10] (cmd_queue_n_24),
        .\next_mi_addr_reg[10]_0 (cmd_queue_n_25),
        .\num_transactions_q_reg[2] (\num_transactions_q_reg_n_0_[2] ),
        .out(out),
        .\pushed_commands_reg[0] (\USE_B_CHANNEL.cmd_b_queue_n_17 ),
        .\pushed_commands_reg[0]_0 (\USE_B_CHANNEL.cmd_b_queue_n_18 ),
        .\pushed_commands_reg[2] (pushed_commands_reg__0[2]),
        .\pushed_commands_reg[7] (\USE_B_CHANNEL.cmd_b_queue_n_19 ),
        .ram_full_i_reg(\inst/full ),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .si_full_size_q(si_full_size_q),
        .\split_addr_mask_q_reg[0] (\split_addr_mask_q_reg_n_0_[0] ),
        .\split_addr_mask_q_reg[1] (\split_addr_mask_q_reg_n_0_[1] ),
        .\split_addr_mask_q_reg[2] (\split_addr_mask_q_reg_n_0_[2] ),
        .\split_addr_mask_q_reg[31] (\split_addr_mask_q_reg_n_0_[31] ),
        .\split_addr_mask_q_reg[3] (\split_addr_mask_q_reg_n_0_[3] ),
        .\split_addr_mask_q_reg[6] ({\split_addr_mask_q_reg_n_0_[6] ,\split_addr_mask_q_reg_n_0_[5] ,\split_addr_mask_q_reg_n_0_[4] }),
        .split_ongoing(split_ongoing),
        .\unalignment_addr_q_reg[2] (unalignment_addr_q),
        .wr_en(cmd_push),
        .wrap_need_to_split_q(wrap_need_to_split_q),
        .\wrap_unaligned_len_q_reg[7] (wrap_unaligned_len_q));
  FDRE #(
    .INIT(1'b0)) 
    command_ongoing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cmd_queue_n_21),
        .Q(command_ongoing),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \downsized_len_q[0]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[1]),
        .O(\downsized_len_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFE0BFA0)) 
    \downsized_len_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[1]),
        .I4(s_axi_awlen[0]),
        .O(\downsized_len_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFBF9FE0C0A080)) 
    \downsized_len_q[2]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awlen[1]),
        .I5(s_axi_awlen[2]),
        .O(\downsized_len_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \downsized_len_q[3]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[7]_i_2_n_0 ),
        .O(\downsized_len_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \downsized_len_q[4]_i_1 
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[8]_i_3_n_0 ),
        .O(\downsized_len_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \downsized_len_q[5]_i_1 
       (.I0(s_axi_awlen[5]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[9]_i_2_n_0 ),
        .O(\downsized_len_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \downsized_len_q[6]_i_1 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[10]_i_2_n_0 ),
        .O(\downsized_len_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \downsized_len_q[7]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[2]),
        .I4(\masked_addr_q[11]_i_2_n_0 ),
        .O(\downsized_len_q[7]_i_1_n_0 ));
  FDRE \downsized_len_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[0]_i_1_n_0 ),
        .Q(downsized_len_q[0]),
        .R(SR));
  FDRE \downsized_len_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[1]_i_1_n_0 ),
        .Q(downsized_len_q[1]),
        .R(SR));
  FDRE \downsized_len_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[2]_i_1_n_0 ),
        .Q(downsized_len_q[2]),
        .R(SR));
  FDRE \downsized_len_q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[3]_i_1_n_0 ),
        .Q(downsized_len_q[3]),
        .R(SR));
  FDRE \downsized_len_q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[4]_i_1_n_0 ),
        .Q(downsized_len_q[4]),
        .R(SR));
  FDRE \downsized_len_q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[5]_i_1_n_0 ),
        .Q(downsized_len_q[5]),
        .R(SR));
  FDRE \downsized_len_q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[6]_i_1_n_0 ),
        .Q(downsized_len_q[6]),
        .R(SR));
  FDRE \downsized_len_q_reg[7] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\downsized_len_q[7]_i_1_n_0 ),
        .Q(downsized_len_q[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \fix_len_q[0]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[1]),
        .O(fix_len[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fix_len_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .O(fix_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fix_len_q[2]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[0]),
        .O(fix_len[2]));
  FDRE \fix_len_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(fix_len[0]),
        .Q(fix_len_q[0]),
        .R(SR));
  FDRE \fix_len_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(fix_len[1]),
        .Q(fix_len_q[1]),
        .R(SR));
  FDRE \fix_len_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(fix_len[2]),
        .Q(fix_len_q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    fix_need_to_split_q_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awsize[1]),
        .O(fix_need_to_split));
  FDRE #(
    .INIT(1'b0)) 
    fix_need_to_split_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(fix_need_to_split),
        .Q(fix_need_to_split_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    incr_need_to_split_q_i_1
       (.I0(s_axi_awburst[1]),
        .I1(s_axi_awburst[0]),
        .I2(num_transactions[2]),
        .I3(num_transactions[1]),
        .I4(\num_transactions_q[0]_i_1_n_0 ),
        .O(incr_need_to_split));
  FDRE #(
    .INIT(1'b0)) 
    incr_need_to_split_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(incr_need_to_split),
        .Q(incr_need_to_split_q),
        .R(SR));
  LUT6 #(
    .INIT(64'h575757FF57575757)) 
    legal_wrap_len_q_i_1
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[1]),
        .I3(legal_wrap_len_q_i_2_n_0),
        .I4(legal_wrap_len_q_i_3_n_0),
        .I5(legal_wrap_len_q_i_4_n_0),
        .O(legal_wrap_len_q_i_1_n_0));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8F8F800)) 
    legal_wrap_len_q_i_2
       (.I0(s_axi_awsize[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[5]),
        .I4(s_axi_awlen[6]),
        .I5(s_axi_awlen[7]),
        .O(legal_wrap_len_q_i_2_n_0));
  LUT4 #(
    .INIT(16'hAAEA)) 
    legal_wrap_len_q_i_3
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[1]),
        .O(legal_wrap_len_q_i_3_n_0));
  LUT5 #(
    .INIT(32'h0111FFFF)) 
    legal_wrap_len_q_i_4
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[1]),
        .I4(s_axi_awsize[1]),
        .O(legal_wrap_len_q_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    legal_wrap_len_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(legal_wrap_len_q_i_1_n_0),
        .Q(legal_wrap_len_q),
        .R(SR));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \m_axi_awaddr[0]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[0] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[0]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(m_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[10]_INST_0 
       (.I0(next_mi_addr[10]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[10]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .O(m_axi_awaddr[10]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[11]_INST_0 
       (.I0(next_mi_addr[11]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[11]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .O(m_axi_awaddr[11]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[12]_INST_0 
       (.I0(next_mi_addr[12]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[12]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .O(m_axi_awaddr[12]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[13]_INST_0 
       (.I0(next_mi_addr[13]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[13]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .O(m_axi_awaddr[13]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[14]_INST_0 
       (.I0(next_mi_addr[14]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[14]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .O(m_axi_awaddr[14]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[15]_INST_0 
       (.I0(next_mi_addr[15]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[15]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .O(m_axi_awaddr[15]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[16]_INST_0 
       (.I0(next_mi_addr[16]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[16]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .O(m_axi_awaddr[16]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[17]_INST_0 
       (.I0(next_mi_addr[17]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[17]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .O(m_axi_awaddr[17]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[18]_INST_0 
       (.I0(next_mi_addr[18]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[18]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .O(m_axi_awaddr[18]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[19]_INST_0 
       (.I0(next_mi_addr[19]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[19]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .O(m_axi_awaddr[19]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \m_axi_awaddr[1]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[1] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[1]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(m_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[20]_INST_0 
       (.I0(next_mi_addr[20]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[20]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .O(m_axi_awaddr[20]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[21]_INST_0 
       (.I0(next_mi_addr[21]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[21]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .O(m_axi_awaddr[21]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[22]_INST_0 
       (.I0(next_mi_addr[22]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[22]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .O(m_axi_awaddr[22]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[23]_INST_0 
       (.I0(next_mi_addr[23]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[23]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .O(m_axi_awaddr[23]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[24]_INST_0 
       (.I0(next_mi_addr[24]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[24]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .O(m_axi_awaddr[24]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[25]_INST_0 
       (.I0(next_mi_addr[25]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[25]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .O(m_axi_awaddr[25]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[26]_INST_0 
       (.I0(next_mi_addr[26]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[26]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .O(m_axi_awaddr[26]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[27]_INST_0 
       (.I0(next_mi_addr[27]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[27]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .O(m_axi_awaddr[27]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[28]_INST_0 
       (.I0(next_mi_addr[28]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[28]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .O(m_axi_awaddr[28]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[29]_INST_0 
       (.I0(next_mi_addr[29]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[29]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .O(m_axi_awaddr[29]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \m_axi_awaddr[2]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[2] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[2]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(m_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[30]_INST_0 
       (.I0(next_mi_addr[30]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[30]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .O(m_axi_awaddr[30]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[31]_INST_0 
       (.I0(next_mi_addr[31]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[31]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .O(m_axi_awaddr[31]));
  LUT5 #(
    .INIT(32'h00AAE2AA)) 
    \m_axi_awaddr[3]_INST_0 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[3] ),
        .I1(access_is_wrap_q),
        .I2(masked_addr_q[3]),
        .I3(split_ongoing),
        .I4(access_is_incr_q),
        .O(m_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hFF00B8B8F0F0F0F0)) 
    \m_axi_awaddr[4]_INST_0 
       (.I0(masked_addr_q[4]),
        .I1(access_is_wrap_q),
        .I2(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .I3(next_mi_addr[4]),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(m_axi_awaddr[4]));
  LUT6 #(
    .INIT(64'hFF00B8B8F0F0F0F0)) 
    \m_axi_awaddr[5]_INST_0 
       (.I0(masked_addr_q[5]),
        .I1(access_is_wrap_q),
        .I2(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .I3(next_mi_addr[5]),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(m_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hFF00B8B8F0F0F0F0)) 
    \m_axi_awaddr[6]_INST_0 
       (.I0(masked_addr_q[6]),
        .I1(access_is_wrap_q),
        .I2(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .I3(next_mi_addr[6]),
        .I4(access_is_incr_q),
        .I5(split_ongoing),
        .O(m_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[7]_INST_0 
       (.I0(next_mi_addr[7]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[7]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .O(m_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[8]_INST_0 
       (.I0(next_mi_addr[8]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[8]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .O(m_axi_awaddr[8]));
  LUT6 #(
    .INIT(64'hBF8FBFBFB0808080)) 
    \m_axi_awaddr[9]_INST_0 
       (.I0(next_mi_addr[9]),
        .I1(access_is_incr_q),
        .I2(split_ongoing),
        .I3(masked_addr_q[9]),
        .I4(access_is_wrap_q),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .O(m_axi_awaddr[9]));
  LUT5 #(
    .INIT(32'hAAAAEFEE)) 
    \m_axi_awburst[0]_INST_0 
       (.I0(S_AXI_ABURST_Q[0]),
        .I1(access_is_fix_q),
        .I2(legal_wrap_len_q),
        .I3(access_is_wrap_q),
        .I4(access_fit_mi_side_q),
        .O(m_axi_awburst[0]));
  LUT5 #(
    .INIT(32'hAAAA2022)) 
    \m_axi_awburst[1]_INST_0 
       (.I0(S_AXI_ABURST_Q[1]),
        .I1(access_is_fix_q),
        .I2(legal_wrap_len_q),
        .I3(access_is_wrap_q),
        .I4(access_fit_mi_side_q),
        .O(m_axi_awburst[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    \m_axi_awlock[0]_INST_0 
       (.I0(S_AXI_ALOCK_Q),
        .I1(wrap_need_to_split_q),
        .I2(incr_need_to_split_q),
        .I3(fix_need_to_split_q),
        .O(m_axi_awlock));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \masked_addr_q[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[0]),
        .O(masked_addr[0]));
  LUT6 #(
    .INIT(64'h00002AAAAAAA2AAA)) 
    \masked_addr_q[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[7]),
        .I4(s_axi_awsize[2]),
        .I5(\masked_addr_q[10]_i_2_n_0 ),
        .O(masked_addr[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[10]_i_2 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awlen[4]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[5]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[6]),
        .O(\masked_addr_q[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \masked_addr_q[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_axi_awsize[2]),
        .I2(\masked_addr_q[11]_i_2_n_0 ),
        .O(masked_addr[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[11]_i_2 
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[6]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[7]),
        .O(\masked_addr_q[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(\num_transactions_q[0]_i_1_n_0 ),
        .O(masked_addr[12]));
  LUT6 #(
    .INIT(64'h202AAAAAAAAAAAAA)) 
    \masked_addr_q[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[7]),
        .I4(s_axi_awsize[1]),
        .I5(s_axi_awsize[2]),
        .O(masked_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \masked_addr_q[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[1]),
        .I4(s_axi_awsize[2]),
        .O(masked_addr[14]));
  LUT6 #(
    .INIT(64'h0002000000020202)) 
    \masked_addr_q[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[1]),
        .O(masked_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \masked_addr_q[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(\masked_addr_q[6]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .O(masked_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \masked_addr_q[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(\masked_addr_q[7]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .O(masked_addr[3]));
  LUT6 #(
    .INIT(64'h02020202020202A2)) 
    \masked_addr_q[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\masked_addr_q[8]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[1]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[0]),
        .O(masked_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(cmd_mask_i[5]),
        .O(masked_addr[5]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \masked_addr_q[5]_i_2 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[0]),
        .I4(s_axi_awsize[2]),
        .I5(\masked_addr_q[9]_i_3_n_0 ),
        .O(cmd_mask_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4700)) 
    \masked_addr_q[6]_i_1 
       (.I0(\masked_addr_q[6]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(\masked_addr_q[10]_i_2_n_0 ),
        .I3(s_axi_awaddr[6]),
        .O(masked_addr[6]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \masked_addr_q[6]_i_2 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[2]),
        .O(\masked_addr_q[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\masked_addr_q[11]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[7]_i_2_n_0 ),
        .O(masked_addr[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[7]_i_2 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awlen[1]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[2]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[3]),
        .O(\masked_addr_q[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \masked_addr_q[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\masked_addr_q[8]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[8]_i_3_n_0 ),
        .O(masked_addr[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \masked_addr_q[8]_i_2 
       (.I0(s_axi_awlen[5]),
        .I1(s_axi_awlen[6]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[7]),
        .O(\masked_addr_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[8]_i_3 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awlen[2]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[3]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[4]),
        .O(\masked_addr_q[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \masked_addr_q[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\masked_addr_q[9]_i_2_n_0 ),
        .O(masked_addr[9]));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \masked_addr_q[9]_i_2 
       (.I0(\masked_addr_q[9]_i_3_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[6]),
        .I5(s_axi_awsize[1]),
        .O(\masked_addr_q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \masked_addr_q[9]_i_3 
       (.I0(s_axi_awlen[2]),
        .I1(s_axi_awlen[3]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[5]),
        .O(\masked_addr_q[9]_i_3_n_0 ));
  FDRE \masked_addr_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[0]),
        .Q(masked_addr_q[0]),
        .R(SR));
  FDRE \masked_addr_q_reg[10] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[10]),
        .Q(masked_addr_q[10]),
        .R(SR));
  FDRE \masked_addr_q_reg[11] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[11]),
        .Q(masked_addr_q[11]),
        .R(SR));
  FDRE \masked_addr_q_reg[12] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[12]),
        .Q(masked_addr_q[12]),
        .R(SR));
  FDRE \masked_addr_q_reg[13] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[13]),
        .Q(masked_addr_q[13]),
        .R(SR));
  FDRE \masked_addr_q_reg[14] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[14]),
        .Q(masked_addr_q[14]),
        .R(SR));
  FDRE \masked_addr_q_reg[15] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[15]),
        .Q(masked_addr_q[15]),
        .R(SR));
  FDRE \masked_addr_q_reg[16] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[16]),
        .Q(masked_addr_q[16]),
        .R(SR));
  FDRE \masked_addr_q_reg[17] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[17]),
        .Q(masked_addr_q[17]),
        .R(SR));
  FDRE \masked_addr_q_reg[18] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[18]),
        .Q(masked_addr_q[18]),
        .R(SR));
  FDRE \masked_addr_q_reg[19] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[19]),
        .Q(masked_addr_q[19]),
        .R(SR));
  FDRE \masked_addr_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[1]),
        .Q(masked_addr_q[1]),
        .R(SR));
  FDRE \masked_addr_q_reg[20] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[20]),
        .Q(masked_addr_q[20]),
        .R(SR));
  FDRE \masked_addr_q_reg[21] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[21]),
        .Q(masked_addr_q[21]),
        .R(SR));
  FDRE \masked_addr_q_reg[22] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[22]),
        .Q(masked_addr_q[22]),
        .R(SR));
  FDRE \masked_addr_q_reg[23] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[23]),
        .Q(masked_addr_q[23]),
        .R(SR));
  FDRE \masked_addr_q_reg[24] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[24]),
        .Q(masked_addr_q[24]),
        .R(SR));
  FDRE \masked_addr_q_reg[25] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[25]),
        .Q(masked_addr_q[25]),
        .R(SR));
  FDRE \masked_addr_q_reg[26] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[26]),
        .Q(masked_addr_q[26]),
        .R(SR));
  FDRE \masked_addr_q_reg[27] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[27]),
        .Q(masked_addr_q[27]),
        .R(SR));
  FDRE \masked_addr_q_reg[28] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[28]),
        .Q(masked_addr_q[28]),
        .R(SR));
  FDRE \masked_addr_q_reg[29] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[29]),
        .Q(masked_addr_q[29]),
        .R(SR));
  FDRE \masked_addr_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[2]),
        .Q(masked_addr_q[2]),
        .R(SR));
  FDRE \masked_addr_q_reg[30] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[30]),
        .Q(masked_addr_q[30]),
        .R(SR));
  FDRE \masked_addr_q_reg[31] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(s_axi_awaddr[31]),
        .Q(masked_addr_q[31]),
        .R(SR));
  FDRE \masked_addr_q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[3]),
        .Q(masked_addr_q[3]),
        .R(SR));
  FDRE \masked_addr_q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[4]),
        .Q(masked_addr_q[4]),
        .R(SR));
  FDRE \masked_addr_q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[5]),
        .Q(masked_addr_q[5]),
        .R(SR));
  FDRE \masked_addr_q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[6]),
        .Q(masked_addr_q[6]),
        .R(SR));
  FDRE \masked_addr_q_reg[7] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[7]),
        .Q(masked_addr_q[7]),
        .R(SR));
  FDRE \masked_addr_q_reg[8] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[8]),
        .Q(masked_addr_q[8]),
        .R(SR));
  FDRE \masked_addr_q_reg[9] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(masked_addr[9]),
        .Q(masked_addr_q[9]),
        .R(SR));
  CARRY8 next_mi_addr0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({next_mi_addr0_carry_n_0,next_mi_addr0_carry_n_1,next_mi_addr0_carry_n_2,next_mi_addr0_carry_n_3,NLW_next_mi_addr0_carry_CO_UNCONNECTED[3],next_mi_addr0_carry_n_5,next_mi_addr0_carry_n_6,next_mi_addr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,next_mi_addr0_carry_i_1_n_0,1'b0}),
        .O({next_mi_addr0_carry_n_8,next_mi_addr0_carry_n_9,next_mi_addr0_carry_n_10,next_mi_addr0_carry_n_11,next_mi_addr0_carry_n_12,next_mi_addr0_carry_n_13,next_mi_addr0_carry_n_14,next_mi_addr0_carry_n_15}),
        .S({next_mi_addr0_carry_i_2_n_0,next_mi_addr0_carry_i_3_n_0,next_mi_addr0_carry_i_4_n_0,next_mi_addr0_carry_i_5_n_0,next_mi_addr0_carry_i_6_n_0,next_mi_addr0_carry_i_7_n_0,next_mi_addr0_carry_i_8_n_0,next_mi_addr0_carry_i_9_n_0}));
  CARRY8 next_mi_addr0_carry__0
       (.CI(next_mi_addr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({next_mi_addr0_carry__0_n_0,next_mi_addr0_carry__0_n_1,next_mi_addr0_carry__0_n_2,next_mi_addr0_carry__0_n_3,NLW_next_mi_addr0_carry__0_CO_UNCONNECTED[3],next_mi_addr0_carry__0_n_5,next_mi_addr0_carry__0_n_6,next_mi_addr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({next_mi_addr0_carry__0_n_8,next_mi_addr0_carry__0_n_9,next_mi_addr0_carry__0_n_10,next_mi_addr0_carry__0_n_11,next_mi_addr0_carry__0_n_12,next_mi_addr0_carry__0_n_13,next_mi_addr0_carry__0_n_14,next_mi_addr0_carry__0_n_15}),
        .S({next_mi_addr0_carry__0_i_1_n_0,next_mi_addr0_carry__0_i_2_n_0,next_mi_addr0_carry__0_i_3_n_0,next_mi_addr0_carry__0_i_4_n_0,next_mi_addr0_carry__0_i_5_n_0,next_mi_addr0_carry__0_i_6_n_0,next_mi_addr0_carry__0_i_7_n_0,next_mi_addr0_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[26] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[26]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[26]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[25] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[25]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[25]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[24] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[24]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[24]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[23] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[23]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[23]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_5
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[22] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[22]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[22]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_6
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[21] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[21]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[21]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_7
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[20] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[20]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[20]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__0_i_8
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[19] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[19]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[19]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__0_i_8_n_0));
  CARRY8 next_mi_addr0_carry__1
       (.CI(next_mi_addr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_next_mi_addr0_carry__1_CO_UNCONNECTED[7:3],next_mi_addr0_carry__1_n_5,next_mi_addr0_carry__1_n_6,next_mi_addr0_carry__1_n_7}),
        .DI({NLW_next_mi_addr0_carry__1_DI_UNCONNECTED[7:5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_next_mi_addr0_carry__1_O_UNCONNECTED[7:5],next_mi_addr0_carry__1_n_11,next_mi_addr0_carry__1_n_12,next_mi_addr0_carry__1_n_13,next_mi_addr0_carry__1_n_14,next_mi_addr0_carry__1_n_15}),
        .S({NLW_next_mi_addr0_carry__1_S_UNCONNECTED[7:5],next_mi_addr0_carry__1_i_1_n_0,next_mi_addr0_carry__1_i_2_n_0,next_mi_addr0_carry__1_i_3_n_0,next_mi_addr0_carry__1_i_4_n_0,next_mi_addr0_carry__1_i_5_n_0}));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[31] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[31]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[31]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[30] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[30]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[30]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[29] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[29]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[29]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[28] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[28]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[28]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry__1_i_5
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[27] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[27]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[27]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_1
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[12]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[12]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_2
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[18] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[18]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[18]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_3
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[17] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[17]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[17]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_4
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[16] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[16]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[16]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_5
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[15] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[15]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[15]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_6
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[14] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[14]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[14]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_7
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[13] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[13]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[13]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h757F7575757F7F7F)) 
    next_mi_addr0_carry_i_8
       (.I0(\split_addr_mask_q_reg_n_0_[31] ),
        .I1(next_mi_addr[12]),
        .I2(cmd_queue_n_25),
        .I3(masked_addr_q[12]),
        .I4(cmd_queue_n_24),
        .I5(\S_AXI_AADDR_Q_reg_n_0_[12] ),
        .O(next_mi_addr0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    next_mi_addr0_carry_i_9
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[11] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[11]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[11]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(next_mi_addr0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[10]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[10] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[10]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[10]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \next_mi_addr[4]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[4] ),
        .I1(cmd_queue_n_25),
        .I2(next_mi_addr[4]),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[4] ),
        .I4(cmd_queue_n_24),
        .I5(masked_addr_q[4]),
        .O(pre_mi_addr[4]));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \next_mi_addr[5]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[5] ),
        .I1(cmd_queue_n_25),
        .I2(next_mi_addr[5]),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[5] ),
        .I4(cmd_queue_n_24),
        .I5(masked_addr_q[5]),
        .O(pre_mi_addr[5]));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \next_mi_addr[6]_i_1 
       (.I0(\split_addr_mask_q_reg_n_0_[6] ),
        .I1(cmd_queue_n_25),
        .I2(next_mi_addr[6]),
        .I3(\S_AXI_AADDR_Q_reg_n_0_[6] ),
        .I4(cmd_queue_n_24),
        .I5(masked_addr_q[6]),
        .O(pre_mi_addr[6]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[7]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[7] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[7]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[7]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[8]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[8] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[8]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[8]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \next_mi_addr[9]_i_1 
       (.I0(\S_AXI_AADDR_Q_reg_n_0_[9] ),
        .I1(cmd_queue_n_24),
        .I2(masked_addr_q[9]),
        .I3(cmd_queue_n_25),
        .I4(next_mi_addr[9]),
        .I5(\split_addr_mask_q_reg_n_0_[31] ),
        .O(\next_mi_addr[9]_i_1_n_0 ));
  FDRE \next_mi_addr_reg[10] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr[10]_i_1_n_0 ),
        .Q(next_mi_addr[10]),
        .R(SR));
  FDRE \next_mi_addr_reg[11] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_15),
        .Q(next_mi_addr[11]),
        .R(SR));
  FDRE \next_mi_addr_reg[12] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_14),
        .Q(next_mi_addr[12]),
        .R(SR));
  FDRE \next_mi_addr_reg[13] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_13),
        .Q(next_mi_addr[13]),
        .R(SR));
  FDRE \next_mi_addr_reg[14] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_12),
        .Q(next_mi_addr[14]),
        .R(SR));
  FDRE \next_mi_addr_reg[15] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_11),
        .Q(next_mi_addr[15]),
        .R(SR));
  FDRE \next_mi_addr_reg[16] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_10),
        .Q(next_mi_addr[16]),
        .R(SR));
  FDRE \next_mi_addr_reg[17] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_9),
        .Q(next_mi_addr[17]),
        .R(SR));
  FDRE \next_mi_addr_reg[18] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry_n_8),
        .Q(next_mi_addr[18]),
        .R(SR));
  FDRE \next_mi_addr_reg[19] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_15),
        .Q(next_mi_addr[19]),
        .R(SR));
  FDRE \next_mi_addr_reg[20] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_14),
        .Q(next_mi_addr[20]),
        .R(SR));
  FDRE \next_mi_addr_reg[21] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_13),
        .Q(next_mi_addr[21]),
        .R(SR));
  FDRE \next_mi_addr_reg[22] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_12),
        .Q(next_mi_addr[22]),
        .R(SR));
  FDRE \next_mi_addr_reg[23] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_11),
        .Q(next_mi_addr[23]),
        .R(SR));
  FDRE \next_mi_addr_reg[24] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_10),
        .Q(next_mi_addr[24]),
        .R(SR));
  FDRE \next_mi_addr_reg[25] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_9),
        .Q(next_mi_addr[25]),
        .R(SR));
  FDRE \next_mi_addr_reg[26] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__0_n_8),
        .Q(next_mi_addr[26]),
        .R(SR));
  FDRE \next_mi_addr_reg[27] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__1_n_15),
        .Q(next_mi_addr[27]),
        .R(SR));
  FDRE \next_mi_addr_reg[28] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__1_n_14),
        .Q(next_mi_addr[28]),
        .R(SR));
  FDRE \next_mi_addr_reg[29] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__1_n_13),
        .Q(next_mi_addr[29]),
        .R(SR));
  FDRE \next_mi_addr_reg[30] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__1_n_12),
        .Q(next_mi_addr[30]),
        .R(SR));
  FDRE \next_mi_addr_reg[31] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(next_mi_addr0_carry__1_n_11),
        .Q(next_mi_addr[31]),
        .R(SR));
  FDRE \next_mi_addr_reg[4] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(pre_mi_addr[4]),
        .Q(next_mi_addr[4]),
        .R(SR));
  FDRE \next_mi_addr_reg[5] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(pre_mi_addr[5]),
        .Q(next_mi_addr[5]),
        .R(SR));
  FDRE \next_mi_addr_reg[6] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(pre_mi_addr[6]),
        .Q(next_mi_addr[6]),
        .R(SR));
  FDRE \next_mi_addr_reg[7] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr[7]_i_1_n_0 ),
        .Q(next_mi_addr[7]),
        .R(SR));
  FDRE \next_mi_addr_reg[8] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr[8]_i_1_n_0 ),
        .Q(next_mi_addr[8]),
        .R(SR));
  FDRE \next_mi_addr_reg[9] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(\next_mi_addr[9]_i_1_n_0 ),
        .Q(next_mi_addr[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \num_transactions_q[0]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[1]),
        .I3(s_axi_awlen[6]),
        .I4(s_axi_awlen[5]),
        .I5(s_axi_awsize[2]),
        .O(\num_transactions_q[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88800080)) 
    \num_transactions_q[1]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awlen[6]),
        .O(num_transactions[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \num_transactions_q[2]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .O(num_transactions[2]));
  FDRE \num_transactions_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\num_transactions_q[0]_i_1_n_0 ),
        .Q(\num_transactions_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \num_transactions_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(num_transactions[1]),
        .Q(\num_transactions_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \num_transactions_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(num_transactions[2]),
        .Q(\num_transactions_q_reg_n_0_[2] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \pushed_commands[0]_i_1 
       (.I0(pushed_commands_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[1]_i_1 
       (.I0(pushed_commands_reg__0[1]),
        .I1(pushed_commands_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[2]_i_1 
       (.I0(pushed_commands_reg__0[2]),
        .I1(pushed_commands_reg__0[0]),
        .I2(pushed_commands_reg__0[1]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pushed_commands[3]_i_1 
       (.I0(pushed_commands_reg__0[3]),
        .I1(pushed_commands_reg__0[1]),
        .I2(pushed_commands_reg__0[0]),
        .I3(pushed_commands_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pushed_commands[4]_i_1 
       (.I0(pushed_commands_reg__0[4]),
        .I1(pushed_commands_reg__0[2]),
        .I2(pushed_commands_reg__0[0]),
        .I3(pushed_commands_reg__0[1]),
        .I4(pushed_commands_reg__0[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pushed_commands[5]_i_1 
       (.I0(pushed_commands_reg__0[5]),
        .I1(pushed_commands_reg__0[3]),
        .I2(pushed_commands_reg__0[1]),
        .I3(pushed_commands_reg__0[0]),
        .I4(pushed_commands_reg__0[2]),
        .I5(pushed_commands_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pushed_commands[6]_i_1 
       (.I0(pushed_commands_reg__0[6]),
        .I1(\pushed_commands[7]_i_3_n_0 ),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \pushed_commands[7]_i_1 
       (.I0(s_axi_awready),
        .I1(out),
        .O(\pushed_commands[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pushed_commands[7]_i_2 
       (.I0(pushed_commands_reg__0[7]),
        .I1(\pushed_commands[7]_i_3_n_0 ),
        .I2(pushed_commands_reg__0[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pushed_commands[7]_i_3 
       (.I0(pushed_commands_reg__0[5]),
        .I1(pushed_commands_reg__0[3]),
        .I2(pushed_commands_reg__0[1]),
        .I3(pushed_commands_reg__0[0]),
        .I4(pushed_commands_reg__0[2]),
        .I5(pushed_commands_reg__0[4]),
        .O(\pushed_commands[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[0] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[0]),
        .Q(pushed_commands_reg__0[0]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[1] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[1]),
        .Q(pushed_commands_reg__0[1]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[2] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[2]),
        .Q(pushed_commands_reg__0[2]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[3] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[3]),
        .Q(pushed_commands_reg__0[3]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[4] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[4]),
        .Q(pushed_commands_reg__0[4]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[5] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[5]),
        .Q(pushed_commands_reg__0[5]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[6] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[6]),
        .Q(pushed_commands_reg__0[6]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pushed_commands_reg[7] 
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(p_0_in[7]),
        .Q(pushed_commands_reg__0[7]),
        .R(\pushed_commands[7]_i_1_n_0 ));
  FDRE \queue_id_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\USE_B_CHANNEL.cmd_b_queue_n_21 ),
        .Q(s_axi_bid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    si_full_size_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(fix_len[2]),
        .Q(si_full_size_q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \split_addr_mask_q[0]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[2]),
        .O(split_addr_mask[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \split_addr_mask_q[1]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[2]),
        .O(split_addr_mask[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \split_addr_mask_q[2]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[2]),
        .O(split_addr_mask[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \split_addr_mask_q[3]_i_1 
       (.I0(s_axi_awsize[2]),
        .O(split_addr_mask[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \split_addr_mask_q[4]_i_1 
       (.I0(s_axi_awsize[1]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[2]),
        .O(\split_addr_mask_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \split_addr_mask_q[5]_i_1 
       (.I0(s_axi_awsize[2]),
        .I1(s_axi_awsize[1]),
        .O(split_addr_mask[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \split_addr_mask_q[6]_i_1 
       (.I0(s_axi_awsize[0]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[1]),
        .O(split_addr_mask[6]));
  FDRE \split_addr_mask_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(split_addr_mask[0]),
        .Q(\split_addr_mask_q_reg_n_0_[0] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(split_addr_mask[1]),
        .Q(\split_addr_mask_q_reg_n_0_[1] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(split_addr_mask[2]),
        .Q(\split_addr_mask_q_reg_n_0_[2] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[31] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(1'b1),
        .Q(\split_addr_mask_q_reg_n_0_[31] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(split_addr_mask[3]),
        .Q(\split_addr_mask_q_reg_n_0_[3] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(\split_addr_mask_q[4]_i_1_n_0 ),
        .Q(\split_addr_mask_q_reg_n_0_[4] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(split_addr_mask[5]),
        .Q(\split_addr_mask_q_reg_n_0_[5] ),
        .R(SR));
  FDRE \split_addr_mask_q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(split_addr_mask[6]),
        .Q(\split_addr_mask_q_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    split_ongoing_reg
       (.C(CLK),
        .CE(pushed_new_cmd),
        .D(cmd_split_i),
        .Q(split_ongoing),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \unalignment_addr_q[0]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awsize[1]),
        .O(unalignment_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \unalignment_addr_q[1]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awsize[1]),
        .O(unalignment_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \unalignment_addr_q[2]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awsize[0]),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[1]),
        .O(unalignment_addr[2]));
  FDRE \unalignment_addr_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(unalignment_addr[0]),
        .Q(unalignment_addr_q[0]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(unalignment_addr[1]),
        .Q(unalignment_addr_q[1]),
        .R(SR));
  FDRE \unalignment_addr_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(unalignment_addr[2]),
        .Q(unalignment_addr_q[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h000000E0)) 
    wrap_need_to_split_q_i_1
       (.I0(wrap_need_to_split_q_i_2_n_0),
        .I1(wrap_need_to_split_q_i_3_n_0),
        .I2(s_axi_awburst[1]),
        .I3(s_axi_awburst[0]),
        .I4(legal_wrap_len_q_i_1_n_0),
        .O(wrap_need_to_split));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    wrap_need_to_split_q_i_2
       (.I0(s_axi_awaddr[4]),
        .I1(cmd_mask_i[4]),
        .I2(s_axi_awaddr[5]),
        .I3(cmd_mask_i[5]),
        .I4(wrap_unaligned_len[2]),
        .I5(wrap_unaligned_len[3]),
        .O(wrap_need_to_split_q_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    wrap_need_to_split_q_i_3
       (.I0(wrap_unaligned_len[4]),
        .I1(s_axi_awaddr[9]),
        .I2(\masked_addr_q[9]_i_2_n_0 ),
        .I3(s_axi_awaddr[10]),
        .I4(wrap_need_to_split_q_i_4_n_0),
        .I5(wrap_unaligned_len[7]),
        .O(wrap_need_to_split_q_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hB8888888)) 
    wrap_need_to_split_q_i_4
       (.I0(\masked_addr_q[10]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(s_axi_awlen[7]),
        .I3(s_axi_awsize[0]),
        .I4(s_axi_awsize[1]),
        .O(wrap_need_to_split_q_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wrap_need_to_split_q_reg
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_need_to_split),
        .Q(wrap_need_to_split_q),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wrap_rest_len[0]_i_1 
       (.I0(wrap_unaligned_len_q[0]),
        .O(wrap_rest_len0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrap_rest_len[1]_i_1 
       (.I0(wrap_unaligned_len_q[1]),
        .I1(wrap_unaligned_len_q[0]),
        .O(\wrap_rest_len[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wrap_rest_len[2]_i_1 
       (.I0(wrap_unaligned_len_q[2]),
        .I1(wrap_unaligned_len_q[0]),
        .I2(wrap_unaligned_len_q[1]),
        .O(wrap_rest_len0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wrap_rest_len[3]_i_1 
       (.I0(wrap_unaligned_len_q[3]),
        .I1(wrap_unaligned_len_q[2]),
        .I2(wrap_unaligned_len_q[1]),
        .I3(wrap_unaligned_len_q[0]),
        .O(wrap_rest_len0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \wrap_rest_len[4]_i_1 
       (.I0(wrap_unaligned_len_q[4]),
        .I1(wrap_unaligned_len_q[3]),
        .I2(wrap_unaligned_len_q[0]),
        .I3(wrap_unaligned_len_q[1]),
        .I4(wrap_unaligned_len_q[2]),
        .O(wrap_rest_len0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \wrap_rest_len[5]_i_1 
       (.I0(wrap_unaligned_len_q[5]),
        .I1(wrap_unaligned_len_q[4]),
        .I2(wrap_unaligned_len_q[2]),
        .I3(wrap_unaligned_len_q[1]),
        .I4(wrap_unaligned_len_q[0]),
        .I5(wrap_unaligned_len_q[3]),
        .O(wrap_rest_len0[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wrap_rest_len[6]_i_1 
       (.I0(wrap_unaligned_len_q[6]),
        .I1(\wrap_rest_len[7]_i_2_n_0 ),
        .O(wrap_rest_len0[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wrap_rest_len[7]_i_1 
       (.I0(wrap_unaligned_len_q[7]),
        .I1(wrap_unaligned_len_q[6]),
        .I2(\wrap_rest_len[7]_i_2_n_0 ),
        .O(wrap_rest_len0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wrap_rest_len[7]_i_2 
       (.I0(wrap_unaligned_len_q[4]),
        .I1(wrap_unaligned_len_q[2]),
        .I2(wrap_unaligned_len_q[1]),
        .I3(wrap_unaligned_len_q[0]),
        .I4(wrap_unaligned_len_q[3]),
        .I5(wrap_unaligned_len_q[5]),
        .O(\wrap_rest_len[7]_i_2_n_0 ));
  FDRE \wrap_rest_len_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[0]),
        .Q(wrap_rest_len[0]),
        .R(SR));
  FDRE \wrap_rest_len_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\wrap_rest_len[1]_i_1_n_0 ),
        .Q(wrap_rest_len[1]),
        .R(SR));
  FDRE \wrap_rest_len_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[2]),
        .Q(wrap_rest_len[2]),
        .R(SR));
  FDRE \wrap_rest_len_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[3]),
        .Q(wrap_rest_len[3]),
        .R(SR));
  FDRE \wrap_rest_len_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[4]),
        .Q(wrap_rest_len[4]),
        .R(SR));
  FDRE \wrap_rest_len_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[5]),
        .Q(wrap_rest_len[5]),
        .R(SR));
  FDRE \wrap_rest_len_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[6]),
        .Q(wrap_rest_len[6]),
        .R(SR));
  FDRE \wrap_rest_len_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrap_rest_len0[7]),
        .Q(wrap_rest_len[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A808)) 
    \wrap_unaligned_len_q[0]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(\masked_addr_q[8]_i_3_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(s_axi_awsize[1]),
        .I4(s_axi_awsize[0]),
        .I5(s_axi_awlen[0]),
        .O(wrap_unaligned_len[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrap_unaligned_len_q[1]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(cmd_mask_i[5]),
        .O(wrap_unaligned_len[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \wrap_unaligned_len_q[2]_i_1 
       (.I0(\masked_addr_q[6]_i_2_n_0 ),
        .I1(s_axi_awsize[2]),
        .I2(\masked_addr_q[10]_i_2_n_0 ),
        .I3(s_axi_awaddr[6]),
        .O(wrap_unaligned_len[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[3]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(\masked_addr_q[11]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[7]_i_2_n_0 ),
        .O(wrap_unaligned_len[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \wrap_unaligned_len_q[4]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(\masked_addr_q[8]_i_2_n_0 ),
        .I2(s_axi_awsize[2]),
        .I3(\masked_addr_q[8]_i_3_n_0 ),
        .O(wrap_unaligned_len[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrap_unaligned_len_q[5]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(\masked_addr_q[9]_i_2_n_0 ),
        .O(wrap_unaligned_len[5]));
  LUT6 #(
    .INIT(64'hAAAA800000008000)) 
    \wrap_unaligned_len_q[6]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awsize[1]),
        .I2(s_axi_awsize[0]),
        .I3(s_axi_awlen[7]),
        .I4(s_axi_awsize[2]),
        .I5(\masked_addr_q[10]_i_2_n_0 ),
        .O(wrap_unaligned_len[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \wrap_unaligned_len_q[7]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_axi_awsize[2]),
        .I2(\masked_addr_q[11]_i_2_n_0 ),
        .O(wrap_unaligned_len[7]));
  FDRE \wrap_unaligned_len_q_reg[0] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[0]),
        .Q(wrap_unaligned_len_q[0]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[1] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[1]),
        .Q(wrap_unaligned_len_q[1]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[2] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[2]),
        .Q(wrap_unaligned_len_q[2]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[3] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[3]),
        .Q(wrap_unaligned_len_q[3]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[4] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[4]),
        .Q(wrap_unaligned_len_q[4]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[5] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[5]),
        .Q(wrap_unaligned_len_q[5]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[6] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[6]),
        .Q(wrap_unaligned_len_q[6]),
        .R(SR));
  FDRE \wrap_unaligned_len_q_reg[7] 
       (.C(CLK),
        .CE(s_axi_awready),
        .D(wrap_unaligned_len[7]),
        .Q(wrap_unaligned_len_q[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_axi_downsizer
   (E,
    s_axi_bresp,
    din,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_wlast,
    s_axi_bvalid,
    m_axi_bready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_wvalid,
    s_axi_wready,
    m_axi_awlock,
    m_axi_wstrb,
    m_axi_wdata,
    m_axi_awburst,
    s_axi_bid,
    s_axi_awsize,
    s_axi_awlen,
    s_axi_awvalid,
    s_axi_awburst,
    s_axi_awaddr,
    CLK,
    s_axi_awid,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    m_axi_bvalid,
    s_axi_bready,
    out,
    m_axi_awready,
    s_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    s_axi_wstrb,
    s_axi_wdata);
  output [0:0]E;
  output [1:0]s_axi_bresp;
  output [10:0]din;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output m_axi_wlast;
  output s_axi_bvalid;
  output m_axi_bready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output m_axi_wvalid;
  output s_axi_wready;
  output [0:0]m_axi_awlock;
  output [15:0]m_axi_wstrb;
  output [127:0]m_axi_wdata;
  output [1:0]m_axi_awburst;
  output [0:0]s_axi_bid;
  input [2:0]s_axi_awsize;
  input [7:0]s_axi_awlen;
  input s_axi_awvalid;
  input [1:0]s_axi_awburst;
  input [31:0]s_axi_awaddr;
  input CLK;
  input [0:0]s_axi_awid;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input m_axi_bvalid;
  input s_axi_bready;
  input out;
  input m_axi_awready;
  input s_axi_wvalid;
  input m_axi_wready;
  input [1:0]m_axi_bresp;
  input [127:0]s_axi_wstrb;
  input [1023:0]s_axi_wdata;

  wire CLK;
  wire [0:0]E;
  wire \USE_B_CHANNEL.cmd_b_queue/inst/empty ;
  wire \USE_WRITE.wr_cmd_b_ready ;
  wire [7:0]\USE_WRITE.wr_cmd_b_repeat ;
  wire \USE_WRITE.wr_cmd_b_split ;
  wire \USE_WRITE.wr_cmd_fix ;
  wire [7:0]\USE_WRITE.wr_cmd_length ;
  wire \USE_WRITE.write_addr_inst_n_10 ;
  wire \USE_WRITE.write_data_inst_n_2 ;
  wire [6:0]current_word_1;
  wire [10:0]din;
  wire first_mi_word;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [127:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [15:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire out;
  wire [6:0]p_0_in;
  wire p_2_in;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [1023:0]s_axi_wdata;
  wire s_axi_wready;
  wire [127:0]s_axi_wstrb;
  wire s_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_b_downsizer \USE_WRITE.USE_SPLIT.write_resp_inst 
       (.CLK(CLK),
        .SR(\USE_WRITE.write_addr_inst_n_10 ),
        .dout({\USE_WRITE.wr_cmd_b_split ,\USE_WRITE.wr_cmd_b_repeat }),
        .empty(\USE_B_CHANNEL.cmd_b_queue/inst/empty ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .rd_en(\USE_WRITE.wr_cmd_b_ready ),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_a_downsizer \USE_WRITE.write_addr_inst 
       (.CLK(CLK),
        .D(p_0_in),
        .E(p_2_in),
        .Q(current_word_1),
        .SR(\USE_WRITE.write_addr_inst_n_10 ),
        .\current_word_1_reg[4] ({\USE_WRITE.wr_cmd_fix ,\USE_WRITE.wr_cmd_length }),
        .din(din),
        .dout({\USE_WRITE.wr_cmd_b_split ,\USE_WRITE.wr_cmd_b_repeat }),
        .empty(\USE_B_CHANNEL.cmd_b_queue/inst/empty ),
        .first_mi_word(first_mi_word),
        .first_word_reg(\USE_WRITE.write_data_inst_n_2 ),
        .\goreg_dm.dout_i_reg[9] (m_axi_wlast),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(out),
        .rd_en(\USE_WRITE.wr_cmd_b_ready ),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(E),
        .s_axi_awregion(s_axi_awregion),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_w_downsizer \USE_WRITE.write_data_inst 
       (.CLK(CLK),
        .D(p_0_in),
        .E(p_2_in),
        .Q(current_word_1),
        .SR(\USE_WRITE.write_addr_inst_n_10 ),
        .\current_word_1_reg[6]_0 (\USE_WRITE.write_data_inst_n_2 ),
        .first_mi_word(first_mi_word),
        .\goreg_dm.dout_i_reg[37] ({\USE_WRITE.wr_cmd_fix ,\USE_WRITE.wr_cmd_length }),
        .m_axi_wlast(m_axi_wlast));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_b_downsizer
   (rd_en,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_bresp,
    SR,
    CLK,
    dout,
    m_axi_bvalid,
    s_axi_bready,
    empty,
    m_axi_bresp);
  output rd_en;
  output s_axi_bvalid;
  output m_axi_bready;
  output [1:0]s_axi_bresp;
  input [0:0]SR;
  input CLK;
  input [8:0]dout;
  input m_axi_bvalid;
  input s_axi_bready;
  input empty;
  input [1:0]m_axi_bresp;

  wire CLK;
  wire [0:0]SR;
  wire [1:0]S_AXI_BRESP_ACC;
  wire [8:0]dout;
  wire empty;
  wire first_mi_word;
  wire last_word;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [7:0]next_repeat_cnt;
  wire p_1_in;
  wire rd_en;
  wire \repeat_cnt[1]_i_1_n_0 ;
  wire \repeat_cnt[2]_i_2_n_0 ;
  wire \repeat_cnt[3]_i_2_n_0 ;
  wire \repeat_cnt[4]_i_2_n_0 ;
  wire \repeat_cnt[5]_i_2_n_0 ;
  wire \repeat_cnt[6]_i_2_n_0 ;
  wire \repeat_cnt[7]_i_2_n_0 ;
  wire [7:0]repeat_cnt_reg__0;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire s_axi_bvalid_INST_0_i_1_n_0;
  wire s_axi_bvalid_INST_0_i_2_n_0;

  FDRE \S_AXI_BRESP_ACC_reg[0] 
       (.C(CLK),
        .CE(p_1_in),
        .D(s_axi_bresp[0]),
        .Q(S_AXI_BRESP_ACC[0]),
        .R(SR));
  FDRE \S_AXI_BRESP_ACC_reg[1] 
       (.C(CLK),
        .CE(p_1_in),
        .D(s_axi_bresp[1]),
        .Q(S_AXI_BRESP_ACC[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    fifo_gen_inst_i_7
       (.I0(s_axi_bvalid_INST_0_i_1_n_0),
        .I1(m_axi_bvalid),
        .I2(s_axi_bready),
        .I3(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hA8)) 
    first_mi_word_i_1
       (.I0(m_axi_bvalid),
        .I1(s_axi_bvalid_INST_0_i_1_n_0),
        .I2(s_axi_bready),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    first_mi_word_i_2
       (.I0(s_axi_bvalid_INST_0_i_1_n_0),
        .O(last_word));
  FDSE first_mi_word_reg
       (.C(CLK),
        .CE(p_1_in),
        .D(last_word),
        .Q(first_mi_word),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_bready_INST_0
       (.I0(s_axi_bvalid_INST_0_i_1_n_0),
        .I1(s_axi_bready),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \repeat_cnt[0]_i_1 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(first_mi_word),
        .I2(dout[0]),
        .O(next_repeat_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \repeat_cnt[1]_i_1 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(dout[0]),
        .I2(repeat_cnt_reg__0[1]),
        .I3(first_mi_word),
        .I4(dout[1]),
        .O(\repeat_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \repeat_cnt[2]_i_1 
       (.I0(dout[1]),
        .I1(repeat_cnt_reg__0[1]),
        .I2(\repeat_cnt[2]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(next_repeat_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \repeat_cnt[2]_i_2 
       (.I0(dout[0]),
        .I1(first_mi_word),
        .I2(repeat_cnt_reg__0[0]),
        .O(\repeat_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[3]_i_1 
       (.I0(dout[2]),
        .I1(repeat_cnt_reg__0[2]),
        .I2(\repeat_cnt[3]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(next_repeat_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \repeat_cnt[3]_i_2 
       (.I0(repeat_cnt_reg__0[0]),
        .I1(dout[0]),
        .I2(repeat_cnt_reg__0[1]),
        .I3(first_mi_word),
        .I4(dout[1]),
        .O(\repeat_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[4]_i_1 
       (.I0(dout[3]),
        .I1(repeat_cnt_reg__0[3]),
        .I2(\repeat_cnt[4]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[4]),
        .I4(first_mi_word),
        .I5(dout[4]),
        .O(next_repeat_cnt[4]));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \repeat_cnt[4]_i_2 
       (.I0(dout[1]),
        .I1(repeat_cnt_reg__0[1]),
        .I2(\repeat_cnt[2]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[2]),
        .I4(first_mi_word),
        .I5(dout[2]),
        .O(\repeat_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[5]_i_1 
       (.I0(dout[4]),
        .I1(repeat_cnt_reg__0[4]),
        .I2(\repeat_cnt[5]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[5]),
        .I4(first_mi_word),
        .I5(dout[5]),
        .O(next_repeat_cnt[5]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \repeat_cnt[5]_i_2 
       (.I0(dout[2]),
        .I1(repeat_cnt_reg__0[2]),
        .I2(\repeat_cnt[3]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[3]),
        .I4(first_mi_word),
        .I5(dout[3]),
        .O(\repeat_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[6]_i_1 
       (.I0(dout[5]),
        .I1(repeat_cnt_reg__0[5]),
        .I2(\repeat_cnt[6]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[6]),
        .I4(first_mi_word),
        .I5(dout[6]),
        .O(next_repeat_cnt[6]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \repeat_cnt[6]_i_2 
       (.I0(dout[3]),
        .I1(repeat_cnt_reg__0[3]),
        .I2(\repeat_cnt[4]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[4]),
        .I4(first_mi_word),
        .I5(dout[4]),
        .O(\repeat_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \repeat_cnt[7]_i_1 
       (.I0(dout[6]),
        .I1(repeat_cnt_reg__0[6]),
        .I2(\repeat_cnt[7]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[7]),
        .I4(first_mi_word),
        .I5(dout[7]),
        .O(next_repeat_cnt[7]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \repeat_cnt[7]_i_2 
       (.I0(dout[4]),
        .I1(repeat_cnt_reg__0[4]),
        .I2(\repeat_cnt[5]_i_2_n_0 ),
        .I3(repeat_cnt_reg__0[5]),
        .I4(first_mi_word),
        .I5(dout[5]),
        .O(\repeat_cnt[7]_i_2_n_0 ));
  FDRE \repeat_cnt_reg[0] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[0]),
        .Q(repeat_cnt_reg__0[0]),
        .R(SR));
  FDRE \repeat_cnt_reg[1] 
       (.C(CLK),
        .CE(p_1_in),
        .D(\repeat_cnt[1]_i_1_n_0 ),
        .Q(repeat_cnt_reg__0[1]),
        .R(SR));
  FDRE \repeat_cnt_reg[2] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[2]),
        .Q(repeat_cnt_reg__0[2]),
        .R(SR));
  FDRE \repeat_cnt_reg[3] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[3]),
        .Q(repeat_cnt_reg__0[3]),
        .R(SR));
  FDRE \repeat_cnt_reg[4] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[4]),
        .Q(repeat_cnt_reg__0[4]),
        .R(SR));
  FDRE \repeat_cnt_reg[5] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[5]),
        .Q(repeat_cnt_reg__0[5]),
        .R(SR));
  FDRE \repeat_cnt_reg[6] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[6]),
        .Q(repeat_cnt_reg__0[6]),
        .R(SR));
  FDRE \repeat_cnt_reg[7] 
       (.C(CLK),
        .CE(p_1_in),
        .D(next_repeat_cnt[7]),
        .Q(repeat_cnt_reg__0[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAECAEAAAA)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(m_axi_bresp[0]),
        .I1(S_AXI_BRESP_ACC[0]),
        .I2(m_axi_bresp[1]),
        .I3(S_AXI_BRESP_ACC[1]),
        .I4(dout[8]),
        .I5(first_mi_word),
        .O(s_axi_bresp[0]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(m_axi_bresp[1]),
        .I1(dout[8]),
        .I2(first_mi_word),
        .I3(S_AXI_BRESP_ACC[1]),
        .O(s_axi_bresp[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_bvalid_INST_0
       (.I0(m_axi_bvalid),
        .I1(s_axi_bvalid_INST_0_i_1_n_0),
        .O(s_axi_bvalid));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    s_axi_bvalid_INST_0_i_1
       (.I0(dout[8]),
        .I1(s_axi_bvalid_INST_0_i_2_n_0),
        .I2(repeat_cnt_reg__0[1]),
        .I3(repeat_cnt_reg__0[7]),
        .I4(repeat_cnt_reg__0[5]),
        .O(s_axi_bvalid_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axi_bvalid_INST_0_i_2
       (.I0(repeat_cnt_reg__0[2]),
        .I1(first_mi_word),
        .I2(repeat_cnt_reg__0[6]),
        .I3(repeat_cnt_reg__0[4]),
        .I4(repeat_cnt_reg__0[0]),
        .I5(repeat_cnt_reg__0[3]),
        .O(s_axi_bvalid_INST_0_i_2_n_0));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_IS_ACLK_ASYNC = "0" *) (* C_AXI_PROTOCOL = "0" *) 
(* C_AXI_SUPPORTS_READ = "0" *) (* C_AXI_SUPPORTS_WRITE = "1" *) (* C_FAMILY = "zynquplus" *) 
(* C_FIFO_MODE = "0" *) (* C_MAX_SPLIT_BEATS = "256" *) (* C_M_AXI_ACLK_RATIO = "2" *) 
(* C_M_AXI_BYTES_LOG = "4" *) (* C_M_AXI_DATA_WIDTH = "128" *) (* C_PACKING_LEVEL = "1" *) 
(* C_RATIO = "8" *) (* C_RATIO_LOG = "3" *) (* C_SUPPORTS_ID = "0" *) 
(* C_SYNCHRONIZER_STAGE = "3" *) (* C_S_AXI_ACLK_RATIO = "1" *) (* C_S_AXI_BYTES_LOG = "7" *) 
(* C_S_AXI_DATA_WIDTH = "1024" *) (* C_S_AXI_ID_WIDTH = "1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* P_AXI3 = "1" *) (* P_AXI4 = "0" *) (* P_AXILITE = "2" *) 
(* P_CONVERSION = "2" *) (* P_MAX_SPLIT_BEATS = "256" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_top
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arregion,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_aclk,
    m_axi_aresetn,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* keep = "true" *) input s_axi_aclk;
  (* keep = "true" *) input s_axi_aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awregion;
  input [3:0]s_axi_awqos;
  input s_axi_awvalid;
  output s_axi_awready;
  input [1023:0]s_axi_wdata;
  input [127:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arregion;
  input [3:0]s_axi_arqos;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [1023:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  (* keep = "true" *) input m_axi_aclk;
  (* keep = "true" *) input m_axi_aresetn;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awregion;
  output [3:0]m_axi_awqos;
  output m_axi_awvalid;
  input m_axi_awready;
  output [127:0]m_axi_wdata;
  output [15:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  output m_axi_bready;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arregion;
  output [3:0]m_axi_arqos;
  output m_axi_arvalid;
  input m_axi_arready;
  input [127:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;

  wire \<const0> ;
  (* RTL_KEEP = "true" *) wire m_axi_aclk;
  (* RTL_KEEP = "true" *) wire m_axi_aresetn;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [127:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [15:0]m_axi_wstrb;
  wire m_axi_wvalid;
  (* RTL_KEEP = "true" *) wire s_axi_aclk;
  (* RTL_KEEP = "true" *) wire s_axi_aresetn;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [1023:0]s_axi_wdata;
  wire s_axi_wready;
  wire [127:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_rdata[1023] = \<const0> ;
  assign s_axi_rdata[1022] = \<const0> ;
  assign s_axi_rdata[1021] = \<const0> ;
  assign s_axi_rdata[1020] = \<const0> ;
  assign s_axi_rdata[1019] = \<const0> ;
  assign s_axi_rdata[1018] = \<const0> ;
  assign s_axi_rdata[1017] = \<const0> ;
  assign s_axi_rdata[1016] = \<const0> ;
  assign s_axi_rdata[1015] = \<const0> ;
  assign s_axi_rdata[1014] = \<const0> ;
  assign s_axi_rdata[1013] = \<const0> ;
  assign s_axi_rdata[1012] = \<const0> ;
  assign s_axi_rdata[1011] = \<const0> ;
  assign s_axi_rdata[1010] = \<const0> ;
  assign s_axi_rdata[1009] = \<const0> ;
  assign s_axi_rdata[1008] = \<const0> ;
  assign s_axi_rdata[1007] = \<const0> ;
  assign s_axi_rdata[1006] = \<const0> ;
  assign s_axi_rdata[1005] = \<const0> ;
  assign s_axi_rdata[1004] = \<const0> ;
  assign s_axi_rdata[1003] = \<const0> ;
  assign s_axi_rdata[1002] = \<const0> ;
  assign s_axi_rdata[1001] = \<const0> ;
  assign s_axi_rdata[1000] = \<const0> ;
  assign s_axi_rdata[999] = \<const0> ;
  assign s_axi_rdata[998] = \<const0> ;
  assign s_axi_rdata[997] = \<const0> ;
  assign s_axi_rdata[996] = \<const0> ;
  assign s_axi_rdata[995] = \<const0> ;
  assign s_axi_rdata[994] = \<const0> ;
  assign s_axi_rdata[993] = \<const0> ;
  assign s_axi_rdata[992] = \<const0> ;
  assign s_axi_rdata[991] = \<const0> ;
  assign s_axi_rdata[990] = \<const0> ;
  assign s_axi_rdata[989] = \<const0> ;
  assign s_axi_rdata[988] = \<const0> ;
  assign s_axi_rdata[987] = \<const0> ;
  assign s_axi_rdata[986] = \<const0> ;
  assign s_axi_rdata[985] = \<const0> ;
  assign s_axi_rdata[984] = \<const0> ;
  assign s_axi_rdata[983] = \<const0> ;
  assign s_axi_rdata[982] = \<const0> ;
  assign s_axi_rdata[981] = \<const0> ;
  assign s_axi_rdata[980] = \<const0> ;
  assign s_axi_rdata[979] = \<const0> ;
  assign s_axi_rdata[978] = \<const0> ;
  assign s_axi_rdata[977] = \<const0> ;
  assign s_axi_rdata[976] = \<const0> ;
  assign s_axi_rdata[975] = \<const0> ;
  assign s_axi_rdata[974] = \<const0> ;
  assign s_axi_rdata[973] = \<const0> ;
  assign s_axi_rdata[972] = \<const0> ;
  assign s_axi_rdata[971] = \<const0> ;
  assign s_axi_rdata[970] = \<const0> ;
  assign s_axi_rdata[969] = \<const0> ;
  assign s_axi_rdata[968] = \<const0> ;
  assign s_axi_rdata[967] = \<const0> ;
  assign s_axi_rdata[966] = \<const0> ;
  assign s_axi_rdata[965] = \<const0> ;
  assign s_axi_rdata[964] = \<const0> ;
  assign s_axi_rdata[963] = \<const0> ;
  assign s_axi_rdata[962] = \<const0> ;
  assign s_axi_rdata[961] = \<const0> ;
  assign s_axi_rdata[960] = \<const0> ;
  assign s_axi_rdata[959] = \<const0> ;
  assign s_axi_rdata[958] = \<const0> ;
  assign s_axi_rdata[957] = \<const0> ;
  assign s_axi_rdata[956] = \<const0> ;
  assign s_axi_rdata[955] = \<const0> ;
  assign s_axi_rdata[954] = \<const0> ;
  assign s_axi_rdata[953] = \<const0> ;
  assign s_axi_rdata[952] = \<const0> ;
  assign s_axi_rdata[951] = \<const0> ;
  assign s_axi_rdata[950] = \<const0> ;
  assign s_axi_rdata[949] = \<const0> ;
  assign s_axi_rdata[948] = \<const0> ;
  assign s_axi_rdata[947] = \<const0> ;
  assign s_axi_rdata[946] = \<const0> ;
  assign s_axi_rdata[945] = \<const0> ;
  assign s_axi_rdata[944] = \<const0> ;
  assign s_axi_rdata[943] = \<const0> ;
  assign s_axi_rdata[942] = \<const0> ;
  assign s_axi_rdata[941] = \<const0> ;
  assign s_axi_rdata[940] = \<const0> ;
  assign s_axi_rdata[939] = \<const0> ;
  assign s_axi_rdata[938] = \<const0> ;
  assign s_axi_rdata[937] = \<const0> ;
  assign s_axi_rdata[936] = \<const0> ;
  assign s_axi_rdata[935] = \<const0> ;
  assign s_axi_rdata[934] = \<const0> ;
  assign s_axi_rdata[933] = \<const0> ;
  assign s_axi_rdata[932] = \<const0> ;
  assign s_axi_rdata[931] = \<const0> ;
  assign s_axi_rdata[930] = \<const0> ;
  assign s_axi_rdata[929] = \<const0> ;
  assign s_axi_rdata[928] = \<const0> ;
  assign s_axi_rdata[927] = \<const0> ;
  assign s_axi_rdata[926] = \<const0> ;
  assign s_axi_rdata[925] = \<const0> ;
  assign s_axi_rdata[924] = \<const0> ;
  assign s_axi_rdata[923] = \<const0> ;
  assign s_axi_rdata[922] = \<const0> ;
  assign s_axi_rdata[921] = \<const0> ;
  assign s_axi_rdata[920] = \<const0> ;
  assign s_axi_rdata[919] = \<const0> ;
  assign s_axi_rdata[918] = \<const0> ;
  assign s_axi_rdata[917] = \<const0> ;
  assign s_axi_rdata[916] = \<const0> ;
  assign s_axi_rdata[915] = \<const0> ;
  assign s_axi_rdata[914] = \<const0> ;
  assign s_axi_rdata[913] = \<const0> ;
  assign s_axi_rdata[912] = \<const0> ;
  assign s_axi_rdata[911] = \<const0> ;
  assign s_axi_rdata[910] = \<const0> ;
  assign s_axi_rdata[909] = \<const0> ;
  assign s_axi_rdata[908] = \<const0> ;
  assign s_axi_rdata[907] = \<const0> ;
  assign s_axi_rdata[906] = \<const0> ;
  assign s_axi_rdata[905] = \<const0> ;
  assign s_axi_rdata[904] = \<const0> ;
  assign s_axi_rdata[903] = \<const0> ;
  assign s_axi_rdata[902] = \<const0> ;
  assign s_axi_rdata[901] = \<const0> ;
  assign s_axi_rdata[900] = \<const0> ;
  assign s_axi_rdata[899] = \<const0> ;
  assign s_axi_rdata[898] = \<const0> ;
  assign s_axi_rdata[897] = \<const0> ;
  assign s_axi_rdata[896] = \<const0> ;
  assign s_axi_rdata[895] = \<const0> ;
  assign s_axi_rdata[894] = \<const0> ;
  assign s_axi_rdata[893] = \<const0> ;
  assign s_axi_rdata[892] = \<const0> ;
  assign s_axi_rdata[891] = \<const0> ;
  assign s_axi_rdata[890] = \<const0> ;
  assign s_axi_rdata[889] = \<const0> ;
  assign s_axi_rdata[888] = \<const0> ;
  assign s_axi_rdata[887] = \<const0> ;
  assign s_axi_rdata[886] = \<const0> ;
  assign s_axi_rdata[885] = \<const0> ;
  assign s_axi_rdata[884] = \<const0> ;
  assign s_axi_rdata[883] = \<const0> ;
  assign s_axi_rdata[882] = \<const0> ;
  assign s_axi_rdata[881] = \<const0> ;
  assign s_axi_rdata[880] = \<const0> ;
  assign s_axi_rdata[879] = \<const0> ;
  assign s_axi_rdata[878] = \<const0> ;
  assign s_axi_rdata[877] = \<const0> ;
  assign s_axi_rdata[876] = \<const0> ;
  assign s_axi_rdata[875] = \<const0> ;
  assign s_axi_rdata[874] = \<const0> ;
  assign s_axi_rdata[873] = \<const0> ;
  assign s_axi_rdata[872] = \<const0> ;
  assign s_axi_rdata[871] = \<const0> ;
  assign s_axi_rdata[870] = \<const0> ;
  assign s_axi_rdata[869] = \<const0> ;
  assign s_axi_rdata[868] = \<const0> ;
  assign s_axi_rdata[867] = \<const0> ;
  assign s_axi_rdata[866] = \<const0> ;
  assign s_axi_rdata[865] = \<const0> ;
  assign s_axi_rdata[864] = \<const0> ;
  assign s_axi_rdata[863] = \<const0> ;
  assign s_axi_rdata[862] = \<const0> ;
  assign s_axi_rdata[861] = \<const0> ;
  assign s_axi_rdata[860] = \<const0> ;
  assign s_axi_rdata[859] = \<const0> ;
  assign s_axi_rdata[858] = \<const0> ;
  assign s_axi_rdata[857] = \<const0> ;
  assign s_axi_rdata[856] = \<const0> ;
  assign s_axi_rdata[855] = \<const0> ;
  assign s_axi_rdata[854] = \<const0> ;
  assign s_axi_rdata[853] = \<const0> ;
  assign s_axi_rdata[852] = \<const0> ;
  assign s_axi_rdata[851] = \<const0> ;
  assign s_axi_rdata[850] = \<const0> ;
  assign s_axi_rdata[849] = \<const0> ;
  assign s_axi_rdata[848] = \<const0> ;
  assign s_axi_rdata[847] = \<const0> ;
  assign s_axi_rdata[846] = \<const0> ;
  assign s_axi_rdata[845] = \<const0> ;
  assign s_axi_rdata[844] = \<const0> ;
  assign s_axi_rdata[843] = \<const0> ;
  assign s_axi_rdata[842] = \<const0> ;
  assign s_axi_rdata[841] = \<const0> ;
  assign s_axi_rdata[840] = \<const0> ;
  assign s_axi_rdata[839] = \<const0> ;
  assign s_axi_rdata[838] = \<const0> ;
  assign s_axi_rdata[837] = \<const0> ;
  assign s_axi_rdata[836] = \<const0> ;
  assign s_axi_rdata[835] = \<const0> ;
  assign s_axi_rdata[834] = \<const0> ;
  assign s_axi_rdata[833] = \<const0> ;
  assign s_axi_rdata[832] = \<const0> ;
  assign s_axi_rdata[831] = \<const0> ;
  assign s_axi_rdata[830] = \<const0> ;
  assign s_axi_rdata[829] = \<const0> ;
  assign s_axi_rdata[828] = \<const0> ;
  assign s_axi_rdata[827] = \<const0> ;
  assign s_axi_rdata[826] = \<const0> ;
  assign s_axi_rdata[825] = \<const0> ;
  assign s_axi_rdata[824] = \<const0> ;
  assign s_axi_rdata[823] = \<const0> ;
  assign s_axi_rdata[822] = \<const0> ;
  assign s_axi_rdata[821] = \<const0> ;
  assign s_axi_rdata[820] = \<const0> ;
  assign s_axi_rdata[819] = \<const0> ;
  assign s_axi_rdata[818] = \<const0> ;
  assign s_axi_rdata[817] = \<const0> ;
  assign s_axi_rdata[816] = \<const0> ;
  assign s_axi_rdata[815] = \<const0> ;
  assign s_axi_rdata[814] = \<const0> ;
  assign s_axi_rdata[813] = \<const0> ;
  assign s_axi_rdata[812] = \<const0> ;
  assign s_axi_rdata[811] = \<const0> ;
  assign s_axi_rdata[810] = \<const0> ;
  assign s_axi_rdata[809] = \<const0> ;
  assign s_axi_rdata[808] = \<const0> ;
  assign s_axi_rdata[807] = \<const0> ;
  assign s_axi_rdata[806] = \<const0> ;
  assign s_axi_rdata[805] = \<const0> ;
  assign s_axi_rdata[804] = \<const0> ;
  assign s_axi_rdata[803] = \<const0> ;
  assign s_axi_rdata[802] = \<const0> ;
  assign s_axi_rdata[801] = \<const0> ;
  assign s_axi_rdata[800] = \<const0> ;
  assign s_axi_rdata[799] = \<const0> ;
  assign s_axi_rdata[798] = \<const0> ;
  assign s_axi_rdata[797] = \<const0> ;
  assign s_axi_rdata[796] = \<const0> ;
  assign s_axi_rdata[795] = \<const0> ;
  assign s_axi_rdata[794] = \<const0> ;
  assign s_axi_rdata[793] = \<const0> ;
  assign s_axi_rdata[792] = \<const0> ;
  assign s_axi_rdata[791] = \<const0> ;
  assign s_axi_rdata[790] = \<const0> ;
  assign s_axi_rdata[789] = \<const0> ;
  assign s_axi_rdata[788] = \<const0> ;
  assign s_axi_rdata[787] = \<const0> ;
  assign s_axi_rdata[786] = \<const0> ;
  assign s_axi_rdata[785] = \<const0> ;
  assign s_axi_rdata[784] = \<const0> ;
  assign s_axi_rdata[783] = \<const0> ;
  assign s_axi_rdata[782] = \<const0> ;
  assign s_axi_rdata[781] = \<const0> ;
  assign s_axi_rdata[780] = \<const0> ;
  assign s_axi_rdata[779] = \<const0> ;
  assign s_axi_rdata[778] = \<const0> ;
  assign s_axi_rdata[777] = \<const0> ;
  assign s_axi_rdata[776] = \<const0> ;
  assign s_axi_rdata[775] = \<const0> ;
  assign s_axi_rdata[774] = \<const0> ;
  assign s_axi_rdata[773] = \<const0> ;
  assign s_axi_rdata[772] = \<const0> ;
  assign s_axi_rdata[771] = \<const0> ;
  assign s_axi_rdata[770] = \<const0> ;
  assign s_axi_rdata[769] = \<const0> ;
  assign s_axi_rdata[768] = \<const0> ;
  assign s_axi_rdata[767] = \<const0> ;
  assign s_axi_rdata[766] = \<const0> ;
  assign s_axi_rdata[765] = \<const0> ;
  assign s_axi_rdata[764] = \<const0> ;
  assign s_axi_rdata[763] = \<const0> ;
  assign s_axi_rdata[762] = \<const0> ;
  assign s_axi_rdata[761] = \<const0> ;
  assign s_axi_rdata[760] = \<const0> ;
  assign s_axi_rdata[759] = \<const0> ;
  assign s_axi_rdata[758] = \<const0> ;
  assign s_axi_rdata[757] = \<const0> ;
  assign s_axi_rdata[756] = \<const0> ;
  assign s_axi_rdata[755] = \<const0> ;
  assign s_axi_rdata[754] = \<const0> ;
  assign s_axi_rdata[753] = \<const0> ;
  assign s_axi_rdata[752] = \<const0> ;
  assign s_axi_rdata[751] = \<const0> ;
  assign s_axi_rdata[750] = \<const0> ;
  assign s_axi_rdata[749] = \<const0> ;
  assign s_axi_rdata[748] = \<const0> ;
  assign s_axi_rdata[747] = \<const0> ;
  assign s_axi_rdata[746] = \<const0> ;
  assign s_axi_rdata[745] = \<const0> ;
  assign s_axi_rdata[744] = \<const0> ;
  assign s_axi_rdata[743] = \<const0> ;
  assign s_axi_rdata[742] = \<const0> ;
  assign s_axi_rdata[741] = \<const0> ;
  assign s_axi_rdata[740] = \<const0> ;
  assign s_axi_rdata[739] = \<const0> ;
  assign s_axi_rdata[738] = \<const0> ;
  assign s_axi_rdata[737] = \<const0> ;
  assign s_axi_rdata[736] = \<const0> ;
  assign s_axi_rdata[735] = \<const0> ;
  assign s_axi_rdata[734] = \<const0> ;
  assign s_axi_rdata[733] = \<const0> ;
  assign s_axi_rdata[732] = \<const0> ;
  assign s_axi_rdata[731] = \<const0> ;
  assign s_axi_rdata[730] = \<const0> ;
  assign s_axi_rdata[729] = \<const0> ;
  assign s_axi_rdata[728] = \<const0> ;
  assign s_axi_rdata[727] = \<const0> ;
  assign s_axi_rdata[726] = \<const0> ;
  assign s_axi_rdata[725] = \<const0> ;
  assign s_axi_rdata[724] = \<const0> ;
  assign s_axi_rdata[723] = \<const0> ;
  assign s_axi_rdata[722] = \<const0> ;
  assign s_axi_rdata[721] = \<const0> ;
  assign s_axi_rdata[720] = \<const0> ;
  assign s_axi_rdata[719] = \<const0> ;
  assign s_axi_rdata[718] = \<const0> ;
  assign s_axi_rdata[717] = \<const0> ;
  assign s_axi_rdata[716] = \<const0> ;
  assign s_axi_rdata[715] = \<const0> ;
  assign s_axi_rdata[714] = \<const0> ;
  assign s_axi_rdata[713] = \<const0> ;
  assign s_axi_rdata[712] = \<const0> ;
  assign s_axi_rdata[711] = \<const0> ;
  assign s_axi_rdata[710] = \<const0> ;
  assign s_axi_rdata[709] = \<const0> ;
  assign s_axi_rdata[708] = \<const0> ;
  assign s_axi_rdata[707] = \<const0> ;
  assign s_axi_rdata[706] = \<const0> ;
  assign s_axi_rdata[705] = \<const0> ;
  assign s_axi_rdata[704] = \<const0> ;
  assign s_axi_rdata[703] = \<const0> ;
  assign s_axi_rdata[702] = \<const0> ;
  assign s_axi_rdata[701] = \<const0> ;
  assign s_axi_rdata[700] = \<const0> ;
  assign s_axi_rdata[699] = \<const0> ;
  assign s_axi_rdata[698] = \<const0> ;
  assign s_axi_rdata[697] = \<const0> ;
  assign s_axi_rdata[696] = \<const0> ;
  assign s_axi_rdata[695] = \<const0> ;
  assign s_axi_rdata[694] = \<const0> ;
  assign s_axi_rdata[693] = \<const0> ;
  assign s_axi_rdata[692] = \<const0> ;
  assign s_axi_rdata[691] = \<const0> ;
  assign s_axi_rdata[690] = \<const0> ;
  assign s_axi_rdata[689] = \<const0> ;
  assign s_axi_rdata[688] = \<const0> ;
  assign s_axi_rdata[687] = \<const0> ;
  assign s_axi_rdata[686] = \<const0> ;
  assign s_axi_rdata[685] = \<const0> ;
  assign s_axi_rdata[684] = \<const0> ;
  assign s_axi_rdata[683] = \<const0> ;
  assign s_axi_rdata[682] = \<const0> ;
  assign s_axi_rdata[681] = \<const0> ;
  assign s_axi_rdata[680] = \<const0> ;
  assign s_axi_rdata[679] = \<const0> ;
  assign s_axi_rdata[678] = \<const0> ;
  assign s_axi_rdata[677] = \<const0> ;
  assign s_axi_rdata[676] = \<const0> ;
  assign s_axi_rdata[675] = \<const0> ;
  assign s_axi_rdata[674] = \<const0> ;
  assign s_axi_rdata[673] = \<const0> ;
  assign s_axi_rdata[672] = \<const0> ;
  assign s_axi_rdata[671] = \<const0> ;
  assign s_axi_rdata[670] = \<const0> ;
  assign s_axi_rdata[669] = \<const0> ;
  assign s_axi_rdata[668] = \<const0> ;
  assign s_axi_rdata[667] = \<const0> ;
  assign s_axi_rdata[666] = \<const0> ;
  assign s_axi_rdata[665] = \<const0> ;
  assign s_axi_rdata[664] = \<const0> ;
  assign s_axi_rdata[663] = \<const0> ;
  assign s_axi_rdata[662] = \<const0> ;
  assign s_axi_rdata[661] = \<const0> ;
  assign s_axi_rdata[660] = \<const0> ;
  assign s_axi_rdata[659] = \<const0> ;
  assign s_axi_rdata[658] = \<const0> ;
  assign s_axi_rdata[657] = \<const0> ;
  assign s_axi_rdata[656] = \<const0> ;
  assign s_axi_rdata[655] = \<const0> ;
  assign s_axi_rdata[654] = \<const0> ;
  assign s_axi_rdata[653] = \<const0> ;
  assign s_axi_rdata[652] = \<const0> ;
  assign s_axi_rdata[651] = \<const0> ;
  assign s_axi_rdata[650] = \<const0> ;
  assign s_axi_rdata[649] = \<const0> ;
  assign s_axi_rdata[648] = \<const0> ;
  assign s_axi_rdata[647] = \<const0> ;
  assign s_axi_rdata[646] = \<const0> ;
  assign s_axi_rdata[645] = \<const0> ;
  assign s_axi_rdata[644] = \<const0> ;
  assign s_axi_rdata[643] = \<const0> ;
  assign s_axi_rdata[642] = \<const0> ;
  assign s_axi_rdata[641] = \<const0> ;
  assign s_axi_rdata[640] = \<const0> ;
  assign s_axi_rdata[639] = \<const0> ;
  assign s_axi_rdata[638] = \<const0> ;
  assign s_axi_rdata[637] = \<const0> ;
  assign s_axi_rdata[636] = \<const0> ;
  assign s_axi_rdata[635] = \<const0> ;
  assign s_axi_rdata[634] = \<const0> ;
  assign s_axi_rdata[633] = \<const0> ;
  assign s_axi_rdata[632] = \<const0> ;
  assign s_axi_rdata[631] = \<const0> ;
  assign s_axi_rdata[630] = \<const0> ;
  assign s_axi_rdata[629] = \<const0> ;
  assign s_axi_rdata[628] = \<const0> ;
  assign s_axi_rdata[627] = \<const0> ;
  assign s_axi_rdata[626] = \<const0> ;
  assign s_axi_rdata[625] = \<const0> ;
  assign s_axi_rdata[624] = \<const0> ;
  assign s_axi_rdata[623] = \<const0> ;
  assign s_axi_rdata[622] = \<const0> ;
  assign s_axi_rdata[621] = \<const0> ;
  assign s_axi_rdata[620] = \<const0> ;
  assign s_axi_rdata[619] = \<const0> ;
  assign s_axi_rdata[618] = \<const0> ;
  assign s_axi_rdata[617] = \<const0> ;
  assign s_axi_rdata[616] = \<const0> ;
  assign s_axi_rdata[615] = \<const0> ;
  assign s_axi_rdata[614] = \<const0> ;
  assign s_axi_rdata[613] = \<const0> ;
  assign s_axi_rdata[612] = \<const0> ;
  assign s_axi_rdata[611] = \<const0> ;
  assign s_axi_rdata[610] = \<const0> ;
  assign s_axi_rdata[609] = \<const0> ;
  assign s_axi_rdata[608] = \<const0> ;
  assign s_axi_rdata[607] = \<const0> ;
  assign s_axi_rdata[606] = \<const0> ;
  assign s_axi_rdata[605] = \<const0> ;
  assign s_axi_rdata[604] = \<const0> ;
  assign s_axi_rdata[603] = \<const0> ;
  assign s_axi_rdata[602] = \<const0> ;
  assign s_axi_rdata[601] = \<const0> ;
  assign s_axi_rdata[600] = \<const0> ;
  assign s_axi_rdata[599] = \<const0> ;
  assign s_axi_rdata[598] = \<const0> ;
  assign s_axi_rdata[597] = \<const0> ;
  assign s_axi_rdata[596] = \<const0> ;
  assign s_axi_rdata[595] = \<const0> ;
  assign s_axi_rdata[594] = \<const0> ;
  assign s_axi_rdata[593] = \<const0> ;
  assign s_axi_rdata[592] = \<const0> ;
  assign s_axi_rdata[591] = \<const0> ;
  assign s_axi_rdata[590] = \<const0> ;
  assign s_axi_rdata[589] = \<const0> ;
  assign s_axi_rdata[588] = \<const0> ;
  assign s_axi_rdata[587] = \<const0> ;
  assign s_axi_rdata[586] = \<const0> ;
  assign s_axi_rdata[585] = \<const0> ;
  assign s_axi_rdata[584] = \<const0> ;
  assign s_axi_rdata[583] = \<const0> ;
  assign s_axi_rdata[582] = \<const0> ;
  assign s_axi_rdata[581] = \<const0> ;
  assign s_axi_rdata[580] = \<const0> ;
  assign s_axi_rdata[579] = \<const0> ;
  assign s_axi_rdata[578] = \<const0> ;
  assign s_axi_rdata[577] = \<const0> ;
  assign s_axi_rdata[576] = \<const0> ;
  assign s_axi_rdata[575] = \<const0> ;
  assign s_axi_rdata[574] = \<const0> ;
  assign s_axi_rdata[573] = \<const0> ;
  assign s_axi_rdata[572] = \<const0> ;
  assign s_axi_rdata[571] = \<const0> ;
  assign s_axi_rdata[570] = \<const0> ;
  assign s_axi_rdata[569] = \<const0> ;
  assign s_axi_rdata[568] = \<const0> ;
  assign s_axi_rdata[567] = \<const0> ;
  assign s_axi_rdata[566] = \<const0> ;
  assign s_axi_rdata[565] = \<const0> ;
  assign s_axi_rdata[564] = \<const0> ;
  assign s_axi_rdata[563] = \<const0> ;
  assign s_axi_rdata[562] = \<const0> ;
  assign s_axi_rdata[561] = \<const0> ;
  assign s_axi_rdata[560] = \<const0> ;
  assign s_axi_rdata[559] = \<const0> ;
  assign s_axi_rdata[558] = \<const0> ;
  assign s_axi_rdata[557] = \<const0> ;
  assign s_axi_rdata[556] = \<const0> ;
  assign s_axi_rdata[555] = \<const0> ;
  assign s_axi_rdata[554] = \<const0> ;
  assign s_axi_rdata[553] = \<const0> ;
  assign s_axi_rdata[552] = \<const0> ;
  assign s_axi_rdata[551] = \<const0> ;
  assign s_axi_rdata[550] = \<const0> ;
  assign s_axi_rdata[549] = \<const0> ;
  assign s_axi_rdata[548] = \<const0> ;
  assign s_axi_rdata[547] = \<const0> ;
  assign s_axi_rdata[546] = \<const0> ;
  assign s_axi_rdata[545] = \<const0> ;
  assign s_axi_rdata[544] = \<const0> ;
  assign s_axi_rdata[543] = \<const0> ;
  assign s_axi_rdata[542] = \<const0> ;
  assign s_axi_rdata[541] = \<const0> ;
  assign s_axi_rdata[540] = \<const0> ;
  assign s_axi_rdata[539] = \<const0> ;
  assign s_axi_rdata[538] = \<const0> ;
  assign s_axi_rdata[537] = \<const0> ;
  assign s_axi_rdata[536] = \<const0> ;
  assign s_axi_rdata[535] = \<const0> ;
  assign s_axi_rdata[534] = \<const0> ;
  assign s_axi_rdata[533] = \<const0> ;
  assign s_axi_rdata[532] = \<const0> ;
  assign s_axi_rdata[531] = \<const0> ;
  assign s_axi_rdata[530] = \<const0> ;
  assign s_axi_rdata[529] = \<const0> ;
  assign s_axi_rdata[528] = \<const0> ;
  assign s_axi_rdata[527] = \<const0> ;
  assign s_axi_rdata[526] = \<const0> ;
  assign s_axi_rdata[525] = \<const0> ;
  assign s_axi_rdata[524] = \<const0> ;
  assign s_axi_rdata[523] = \<const0> ;
  assign s_axi_rdata[522] = \<const0> ;
  assign s_axi_rdata[521] = \<const0> ;
  assign s_axi_rdata[520] = \<const0> ;
  assign s_axi_rdata[519] = \<const0> ;
  assign s_axi_rdata[518] = \<const0> ;
  assign s_axi_rdata[517] = \<const0> ;
  assign s_axi_rdata[516] = \<const0> ;
  assign s_axi_rdata[515] = \<const0> ;
  assign s_axi_rdata[514] = \<const0> ;
  assign s_axi_rdata[513] = \<const0> ;
  assign s_axi_rdata[512] = \<const0> ;
  assign s_axi_rdata[511] = \<const0> ;
  assign s_axi_rdata[510] = \<const0> ;
  assign s_axi_rdata[509] = \<const0> ;
  assign s_axi_rdata[508] = \<const0> ;
  assign s_axi_rdata[507] = \<const0> ;
  assign s_axi_rdata[506] = \<const0> ;
  assign s_axi_rdata[505] = \<const0> ;
  assign s_axi_rdata[504] = \<const0> ;
  assign s_axi_rdata[503] = \<const0> ;
  assign s_axi_rdata[502] = \<const0> ;
  assign s_axi_rdata[501] = \<const0> ;
  assign s_axi_rdata[500] = \<const0> ;
  assign s_axi_rdata[499] = \<const0> ;
  assign s_axi_rdata[498] = \<const0> ;
  assign s_axi_rdata[497] = \<const0> ;
  assign s_axi_rdata[496] = \<const0> ;
  assign s_axi_rdata[495] = \<const0> ;
  assign s_axi_rdata[494] = \<const0> ;
  assign s_axi_rdata[493] = \<const0> ;
  assign s_axi_rdata[492] = \<const0> ;
  assign s_axi_rdata[491] = \<const0> ;
  assign s_axi_rdata[490] = \<const0> ;
  assign s_axi_rdata[489] = \<const0> ;
  assign s_axi_rdata[488] = \<const0> ;
  assign s_axi_rdata[487] = \<const0> ;
  assign s_axi_rdata[486] = \<const0> ;
  assign s_axi_rdata[485] = \<const0> ;
  assign s_axi_rdata[484] = \<const0> ;
  assign s_axi_rdata[483] = \<const0> ;
  assign s_axi_rdata[482] = \<const0> ;
  assign s_axi_rdata[481] = \<const0> ;
  assign s_axi_rdata[480] = \<const0> ;
  assign s_axi_rdata[479] = \<const0> ;
  assign s_axi_rdata[478] = \<const0> ;
  assign s_axi_rdata[477] = \<const0> ;
  assign s_axi_rdata[476] = \<const0> ;
  assign s_axi_rdata[475] = \<const0> ;
  assign s_axi_rdata[474] = \<const0> ;
  assign s_axi_rdata[473] = \<const0> ;
  assign s_axi_rdata[472] = \<const0> ;
  assign s_axi_rdata[471] = \<const0> ;
  assign s_axi_rdata[470] = \<const0> ;
  assign s_axi_rdata[469] = \<const0> ;
  assign s_axi_rdata[468] = \<const0> ;
  assign s_axi_rdata[467] = \<const0> ;
  assign s_axi_rdata[466] = \<const0> ;
  assign s_axi_rdata[465] = \<const0> ;
  assign s_axi_rdata[464] = \<const0> ;
  assign s_axi_rdata[463] = \<const0> ;
  assign s_axi_rdata[462] = \<const0> ;
  assign s_axi_rdata[461] = \<const0> ;
  assign s_axi_rdata[460] = \<const0> ;
  assign s_axi_rdata[459] = \<const0> ;
  assign s_axi_rdata[458] = \<const0> ;
  assign s_axi_rdata[457] = \<const0> ;
  assign s_axi_rdata[456] = \<const0> ;
  assign s_axi_rdata[455] = \<const0> ;
  assign s_axi_rdata[454] = \<const0> ;
  assign s_axi_rdata[453] = \<const0> ;
  assign s_axi_rdata[452] = \<const0> ;
  assign s_axi_rdata[451] = \<const0> ;
  assign s_axi_rdata[450] = \<const0> ;
  assign s_axi_rdata[449] = \<const0> ;
  assign s_axi_rdata[448] = \<const0> ;
  assign s_axi_rdata[447] = \<const0> ;
  assign s_axi_rdata[446] = \<const0> ;
  assign s_axi_rdata[445] = \<const0> ;
  assign s_axi_rdata[444] = \<const0> ;
  assign s_axi_rdata[443] = \<const0> ;
  assign s_axi_rdata[442] = \<const0> ;
  assign s_axi_rdata[441] = \<const0> ;
  assign s_axi_rdata[440] = \<const0> ;
  assign s_axi_rdata[439] = \<const0> ;
  assign s_axi_rdata[438] = \<const0> ;
  assign s_axi_rdata[437] = \<const0> ;
  assign s_axi_rdata[436] = \<const0> ;
  assign s_axi_rdata[435] = \<const0> ;
  assign s_axi_rdata[434] = \<const0> ;
  assign s_axi_rdata[433] = \<const0> ;
  assign s_axi_rdata[432] = \<const0> ;
  assign s_axi_rdata[431] = \<const0> ;
  assign s_axi_rdata[430] = \<const0> ;
  assign s_axi_rdata[429] = \<const0> ;
  assign s_axi_rdata[428] = \<const0> ;
  assign s_axi_rdata[427] = \<const0> ;
  assign s_axi_rdata[426] = \<const0> ;
  assign s_axi_rdata[425] = \<const0> ;
  assign s_axi_rdata[424] = \<const0> ;
  assign s_axi_rdata[423] = \<const0> ;
  assign s_axi_rdata[422] = \<const0> ;
  assign s_axi_rdata[421] = \<const0> ;
  assign s_axi_rdata[420] = \<const0> ;
  assign s_axi_rdata[419] = \<const0> ;
  assign s_axi_rdata[418] = \<const0> ;
  assign s_axi_rdata[417] = \<const0> ;
  assign s_axi_rdata[416] = \<const0> ;
  assign s_axi_rdata[415] = \<const0> ;
  assign s_axi_rdata[414] = \<const0> ;
  assign s_axi_rdata[413] = \<const0> ;
  assign s_axi_rdata[412] = \<const0> ;
  assign s_axi_rdata[411] = \<const0> ;
  assign s_axi_rdata[410] = \<const0> ;
  assign s_axi_rdata[409] = \<const0> ;
  assign s_axi_rdata[408] = \<const0> ;
  assign s_axi_rdata[407] = \<const0> ;
  assign s_axi_rdata[406] = \<const0> ;
  assign s_axi_rdata[405] = \<const0> ;
  assign s_axi_rdata[404] = \<const0> ;
  assign s_axi_rdata[403] = \<const0> ;
  assign s_axi_rdata[402] = \<const0> ;
  assign s_axi_rdata[401] = \<const0> ;
  assign s_axi_rdata[400] = \<const0> ;
  assign s_axi_rdata[399] = \<const0> ;
  assign s_axi_rdata[398] = \<const0> ;
  assign s_axi_rdata[397] = \<const0> ;
  assign s_axi_rdata[396] = \<const0> ;
  assign s_axi_rdata[395] = \<const0> ;
  assign s_axi_rdata[394] = \<const0> ;
  assign s_axi_rdata[393] = \<const0> ;
  assign s_axi_rdata[392] = \<const0> ;
  assign s_axi_rdata[391] = \<const0> ;
  assign s_axi_rdata[390] = \<const0> ;
  assign s_axi_rdata[389] = \<const0> ;
  assign s_axi_rdata[388] = \<const0> ;
  assign s_axi_rdata[387] = \<const0> ;
  assign s_axi_rdata[386] = \<const0> ;
  assign s_axi_rdata[385] = \<const0> ;
  assign s_axi_rdata[384] = \<const0> ;
  assign s_axi_rdata[383] = \<const0> ;
  assign s_axi_rdata[382] = \<const0> ;
  assign s_axi_rdata[381] = \<const0> ;
  assign s_axi_rdata[380] = \<const0> ;
  assign s_axi_rdata[379] = \<const0> ;
  assign s_axi_rdata[378] = \<const0> ;
  assign s_axi_rdata[377] = \<const0> ;
  assign s_axi_rdata[376] = \<const0> ;
  assign s_axi_rdata[375] = \<const0> ;
  assign s_axi_rdata[374] = \<const0> ;
  assign s_axi_rdata[373] = \<const0> ;
  assign s_axi_rdata[372] = \<const0> ;
  assign s_axi_rdata[371] = \<const0> ;
  assign s_axi_rdata[370] = \<const0> ;
  assign s_axi_rdata[369] = \<const0> ;
  assign s_axi_rdata[368] = \<const0> ;
  assign s_axi_rdata[367] = \<const0> ;
  assign s_axi_rdata[366] = \<const0> ;
  assign s_axi_rdata[365] = \<const0> ;
  assign s_axi_rdata[364] = \<const0> ;
  assign s_axi_rdata[363] = \<const0> ;
  assign s_axi_rdata[362] = \<const0> ;
  assign s_axi_rdata[361] = \<const0> ;
  assign s_axi_rdata[360] = \<const0> ;
  assign s_axi_rdata[359] = \<const0> ;
  assign s_axi_rdata[358] = \<const0> ;
  assign s_axi_rdata[357] = \<const0> ;
  assign s_axi_rdata[356] = \<const0> ;
  assign s_axi_rdata[355] = \<const0> ;
  assign s_axi_rdata[354] = \<const0> ;
  assign s_axi_rdata[353] = \<const0> ;
  assign s_axi_rdata[352] = \<const0> ;
  assign s_axi_rdata[351] = \<const0> ;
  assign s_axi_rdata[350] = \<const0> ;
  assign s_axi_rdata[349] = \<const0> ;
  assign s_axi_rdata[348] = \<const0> ;
  assign s_axi_rdata[347] = \<const0> ;
  assign s_axi_rdata[346] = \<const0> ;
  assign s_axi_rdata[345] = \<const0> ;
  assign s_axi_rdata[344] = \<const0> ;
  assign s_axi_rdata[343] = \<const0> ;
  assign s_axi_rdata[342] = \<const0> ;
  assign s_axi_rdata[341] = \<const0> ;
  assign s_axi_rdata[340] = \<const0> ;
  assign s_axi_rdata[339] = \<const0> ;
  assign s_axi_rdata[338] = \<const0> ;
  assign s_axi_rdata[337] = \<const0> ;
  assign s_axi_rdata[336] = \<const0> ;
  assign s_axi_rdata[335] = \<const0> ;
  assign s_axi_rdata[334] = \<const0> ;
  assign s_axi_rdata[333] = \<const0> ;
  assign s_axi_rdata[332] = \<const0> ;
  assign s_axi_rdata[331] = \<const0> ;
  assign s_axi_rdata[330] = \<const0> ;
  assign s_axi_rdata[329] = \<const0> ;
  assign s_axi_rdata[328] = \<const0> ;
  assign s_axi_rdata[327] = \<const0> ;
  assign s_axi_rdata[326] = \<const0> ;
  assign s_axi_rdata[325] = \<const0> ;
  assign s_axi_rdata[324] = \<const0> ;
  assign s_axi_rdata[323] = \<const0> ;
  assign s_axi_rdata[322] = \<const0> ;
  assign s_axi_rdata[321] = \<const0> ;
  assign s_axi_rdata[320] = \<const0> ;
  assign s_axi_rdata[319] = \<const0> ;
  assign s_axi_rdata[318] = \<const0> ;
  assign s_axi_rdata[317] = \<const0> ;
  assign s_axi_rdata[316] = \<const0> ;
  assign s_axi_rdata[315] = \<const0> ;
  assign s_axi_rdata[314] = \<const0> ;
  assign s_axi_rdata[313] = \<const0> ;
  assign s_axi_rdata[312] = \<const0> ;
  assign s_axi_rdata[311] = \<const0> ;
  assign s_axi_rdata[310] = \<const0> ;
  assign s_axi_rdata[309] = \<const0> ;
  assign s_axi_rdata[308] = \<const0> ;
  assign s_axi_rdata[307] = \<const0> ;
  assign s_axi_rdata[306] = \<const0> ;
  assign s_axi_rdata[305] = \<const0> ;
  assign s_axi_rdata[304] = \<const0> ;
  assign s_axi_rdata[303] = \<const0> ;
  assign s_axi_rdata[302] = \<const0> ;
  assign s_axi_rdata[301] = \<const0> ;
  assign s_axi_rdata[300] = \<const0> ;
  assign s_axi_rdata[299] = \<const0> ;
  assign s_axi_rdata[298] = \<const0> ;
  assign s_axi_rdata[297] = \<const0> ;
  assign s_axi_rdata[296] = \<const0> ;
  assign s_axi_rdata[295] = \<const0> ;
  assign s_axi_rdata[294] = \<const0> ;
  assign s_axi_rdata[293] = \<const0> ;
  assign s_axi_rdata[292] = \<const0> ;
  assign s_axi_rdata[291] = \<const0> ;
  assign s_axi_rdata[290] = \<const0> ;
  assign s_axi_rdata[289] = \<const0> ;
  assign s_axi_rdata[288] = \<const0> ;
  assign s_axi_rdata[287] = \<const0> ;
  assign s_axi_rdata[286] = \<const0> ;
  assign s_axi_rdata[285] = \<const0> ;
  assign s_axi_rdata[284] = \<const0> ;
  assign s_axi_rdata[283] = \<const0> ;
  assign s_axi_rdata[282] = \<const0> ;
  assign s_axi_rdata[281] = \<const0> ;
  assign s_axi_rdata[280] = \<const0> ;
  assign s_axi_rdata[279] = \<const0> ;
  assign s_axi_rdata[278] = \<const0> ;
  assign s_axi_rdata[277] = \<const0> ;
  assign s_axi_rdata[276] = \<const0> ;
  assign s_axi_rdata[275] = \<const0> ;
  assign s_axi_rdata[274] = \<const0> ;
  assign s_axi_rdata[273] = \<const0> ;
  assign s_axi_rdata[272] = \<const0> ;
  assign s_axi_rdata[271] = \<const0> ;
  assign s_axi_rdata[270] = \<const0> ;
  assign s_axi_rdata[269] = \<const0> ;
  assign s_axi_rdata[268] = \<const0> ;
  assign s_axi_rdata[267] = \<const0> ;
  assign s_axi_rdata[266] = \<const0> ;
  assign s_axi_rdata[265] = \<const0> ;
  assign s_axi_rdata[264] = \<const0> ;
  assign s_axi_rdata[263] = \<const0> ;
  assign s_axi_rdata[262] = \<const0> ;
  assign s_axi_rdata[261] = \<const0> ;
  assign s_axi_rdata[260] = \<const0> ;
  assign s_axi_rdata[259] = \<const0> ;
  assign s_axi_rdata[258] = \<const0> ;
  assign s_axi_rdata[257] = \<const0> ;
  assign s_axi_rdata[256] = \<const0> ;
  assign s_axi_rdata[255] = \<const0> ;
  assign s_axi_rdata[254] = \<const0> ;
  assign s_axi_rdata[253] = \<const0> ;
  assign s_axi_rdata[252] = \<const0> ;
  assign s_axi_rdata[251] = \<const0> ;
  assign s_axi_rdata[250] = \<const0> ;
  assign s_axi_rdata[249] = \<const0> ;
  assign s_axi_rdata[248] = \<const0> ;
  assign s_axi_rdata[247] = \<const0> ;
  assign s_axi_rdata[246] = \<const0> ;
  assign s_axi_rdata[245] = \<const0> ;
  assign s_axi_rdata[244] = \<const0> ;
  assign s_axi_rdata[243] = \<const0> ;
  assign s_axi_rdata[242] = \<const0> ;
  assign s_axi_rdata[241] = \<const0> ;
  assign s_axi_rdata[240] = \<const0> ;
  assign s_axi_rdata[239] = \<const0> ;
  assign s_axi_rdata[238] = \<const0> ;
  assign s_axi_rdata[237] = \<const0> ;
  assign s_axi_rdata[236] = \<const0> ;
  assign s_axi_rdata[235] = \<const0> ;
  assign s_axi_rdata[234] = \<const0> ;
  assign s_axi_rdata[233] = \<const0> ;
  assign s_axi_rdata[232] = \<const0> ;
  assign s_axi_rdata[231] = \<const0> ;
  assign s_axi_rdata[230] = \<const0> ;
  assign s_axi_rdata[229] = \<const0> ;
  assign s_axi_rdata[228] = \<const0> ;
  assign s_axi_rdata[227] = \<const0> ;
  assign s_axi_rdata[226] = \<const0> ;
  assign s_axi_rdata[225] = \<const0> ;
  assign s_axi_rdata[224] = \<const0> ;
  assign s_axi_rdata[223] = \<const0> ;
  assign s_axi_rdata[222] = \<const0> ;
  assign s_axi_rdata[221] = \<const0> ;
  assign s_axi_rdata[220] = \<const0> ;
  assign s_axi_rdata[219] = \<const0> ;
  assign s_axi_rdata[218] = \<const0> ;
  assign s_axi_rdata[217] = \<const0> ;
  assign s_axi_rdata[216] = \<const0> ;
  assign s_axi_rdata[215] = \<const0> ;
  assign s_axi_rdata[214] = \<const0> ;
  assign s_axi_rdata[213] = \<const0> ;
  assign s_axi_rdata[212] = \<const0> ;
  assign s_axi_rdata[211] = \<const0> ;
  assign s_axi_rdata[210] = \<const0> ;
  assign s_axi_rdata[209] = \<const0> ;
  assign s_axi_rdata[208] = \<const0> ;
  assign s_axi_rdata[207] = \<const0> ;
  assign s_axi_rdata[206] = \<const0> ;
  assign s_axi_rdata[205] = \<const0> ;
  assign s_axi_rdata[204] = \<const0> ;
  assign s_axi_rdata[203] = \<const0> ;
  assign s_axi_rdata[202] = \<const0> ;
  assign s_axi_rdata[201] = \<const0> ;
  assign s_axi_rdata[200] = \<const0> ;
  assign s_axi_rdata[199] = \<const0> ;
  assign s_axi_rdata[198] = \<const0> ;
  assign s_axi_rdata[197] = \<const0> ;
  assign s_axi_rdata[196] = \<const0> ;
  assign s_axi_rdata[195] = \<const0> ;
  assign s_axi_rdata[194] = \<const0> ;
  assign s_axi_rdata[193] = \<const0> ;
  assign s_axi_rdata[192] = \<const0> ;
  assign s_axi_rdata[191] = \<const0> ;
  assign s_axi_rdata[190] = \<const0> ;
  assign s_axi_rdata[189] = \<const0> ;
  assign s_axi_rdata[188] = \<const0> ;
  assign s_axi_rdata[187] = \<const0> ;
  assign s_axi_rdata[186] = \<const0> ;
  assign s_axi_rdata[185] = \<const0> ;
  assign s_axi_rdata[184] = \<const0> ;
  assign s_axi_rdata[183] = \<const0> ;
  assign s_axi_rdata[182] = \<const0> ;
  assign s_axi_rdata[181] = \<const0> ;
  assign s_axi_rdata[180] = \<const0> ;
  assign s_axi_rdata[179] = \<const0> ;
  assign s_axi_rdata[178] = \<const0> ;
  assign s_axi_rdata[177] = \<const0> ;
  assign s_axi_rdata[176] = \<const0> ;
  assign s_axi_rdata[175] = \<const0> ;
  assign s_axi_rdata[174] = \<const0> ;
  assign s_axi_rdata[173] = \<const0> ;
  assign s_axi_rdata[172] = \<const0> ;
  assign s_axi_rdata[171] = \<const0> ;
  assign s_axi_rdata[170] = \<const0> ;
  assign s_axi_rdata[169] = \<const0> ;
  assign s_axi_rdata[168] = \<const0> ;
  assign s_axi_rdata[167] = \<const0> ;
  assign s_axi_rdata[166] = \<const0> ;
  assign s_axi_rdata[165] = \<const0> ;
  assign s_axi_rdata[164] = \<const0> ;
  assign s_axi_rdata[163] = \<const0> ;
  assign s_axi_rdata[162] = \<const0> ;
  assign s_axi_rdata[161] = \<const0> ;
  assign s_axi_rdata[160] = \<const0> ;
  assign s_axi_rdata[159] = \<const0> ;
  assign s_axi_rdata[158] = \<const0> ;
  assign s_axi_rdata[157] = \<const0> ;
  assign s_axi_rdata[156] = \<const0> ;
  assign s_axi_rdata[155] = \<const0> ;
  assign s_axi_rdata[154] = \<const0> ;
  assign s_axi_rdata[153] = \<const0> ;
  assign s_axi_rdata[152] = \<const0> ;
  assign s_axi_rdata[151] = \<const0> ;
  assign s_axi_rdata[150] = \<const0> ;
  assign s_axi_rdata[149] = \<const0> ;
  assign s_axi_rdata[148] = \<const0> ;
  assign s_axi_rdata[147] = \<const0> ;
  assign s_axi_rdata[146] = \<const0> ;
  assign s_axi_rdata[145] = \<const0> ;
  assign s_axi_rdata[144] = \<const0> ;
  assign s_axi_rdata[143] = \<const0> ;
  assign s_axi_rdata[142] = \<const0> ;
  assign s_axi_rdata[141] = \<const0> ;
  assign s_axi_rdata[140] = \<const0> ;
  assign s_axi_rdata[139] = \<const0> ;
  assign s_axi_rdata[138] = \<const0> ;
  assign s_axi_rdata[137] = \<const0> ;
  assign s_axi_rdata[136] = \<const0> ;
  assign s_axi_rdata[135] = \<const0> ;
  assign s_axi_rdata[134] = \<const0> ;
  assign s_axi_rdata[133] = \<const0> ;
  assign s_axi_rdata[132] = \<const0> ;
  assign s_axi_rdata[131] = \<const0> ;
  assign s_axi_rdata[130] = \<const0> ;
  assign s_axi_rdata[129] = \<const0> ;
  assign s_axi_rdata[128] = \<const0> ;
  assign s_axi_rdata[127] = \<const0> ;
  assign s_axi_rdata[126] = \<const0> ;
  assign s_axi_rdata[125] = \<const0> ;
  assign s_axi_rdata[124] = \<const0> ;
  assign s_axi_rdata[123] = \<const0> ;
  assign s_axi_rdata[122] = \<const0> ;
  assign s_axi_rdata[121] = \<const0> ;
  assign s_axi_rdata[120] = \<const0> ;
  assign s_axi_rdata[119] = \<const0> ;
  assign s_axi_rdata[118] = \<const0> ;
  assign s_axi_rdata[117] = \<const0> ;
  assign s_axi_rdata[116] = \<const0> ;
  assign s_axi_rdata[115] = \<const0> ;
  assign s_axi_rdata[114] = \<const0> ;
  assign s_axi_rdata[113] = \<const0> ;
  assign s_axi_rdata[112] = \<const0> ;
  assign s_axi_rdata[111] = \<const0> ;
  assign s_axi_rdata[110] = \<const0> ;
  assign s_axi_rdata[109] = \<const0> ;
  assign s_axi_rdata[108] = \<const0> ;
  assign s_axi_rdata[107] = \<const0> ;
  assign s_axi_rdata[106] = \<const0> ;
  assign s_axi_rdata[105] = \<const0> ;
  assign s_axi_rdata[104] = \<const0> ;
  assign s_axi_rdata[103] = \<const0> ;
  assign s_axi_rdata[102] = \<const0> ;
  assign s_axi_rdata[101] = \<const0> ;
  assign s_axi_rdata[100] = \<const0> ;
  assign s_axi_rdata[99] = \<const0> ;
  assign s_axi_rdata[98] = \<const0> ;
  assign s_axi_rdata[97] = \<const0> ;
  assign s_axi_rdata[96] = \<const0> ;
  assign s_axi_rdata[95] = \<const0> ;
  assign s_axi_rdata[94] = \<const0> ;
  assign s_axi_rdata[93] = \<const0> ;
  assign s_axi_rdata[92] = \<const0> ;
  assign s_axi_rdata[91] = \<const0> ;
  assign s_axi_rdata[90] = \<const0> ;
  assign s_axi_rdata[89] = \<const0> ;
  assign s_axi_rdata[88] = \<const0> ;
  assign s_axi_rdata[87] = \<const0> ;
  assign s_axi_rdata[86] = \<const0> ;
  assign s_axi_rdata[85] = \<const0> ;
  assign s_axi_rdata[84] = \<const0> ;
  assign s_axi_rdata[83] = \<const0> ;
  assign s_axi_rdata[82] = \<const0> ;
  assign s_axi_rdata[81] = \<const0> ;
  assign s_axi_rdata[80] = \<const0> ;
  assign s_axi_rdata[79] = \<const0> ;
  assign s_axi_rdata[78] = \<const0> ;
  assign s_axi_rdata[77] = \<const0> ;
  assign s_axi_rdata[76] = \<const0> ;
  assign s_axi_rdata[75] = \<const0> ;
  assign s_axi_rdata[74] = \<const0> ;
  assign s_axi_rdata[73] = \<const0> ;
  assign s_axi_rdata[72] = \<const0> ;
  assign s_axi_rdata[71] = \<const0> ;
  assign s_axi_rdata[70] = \<const0> ;
  assign s_axi_rdata[69] = \<const0> ;
  assign s_axi_rdata[68] = \<const0> ;
  assign s_axi_rdata[67] = \<const0> ;
  assign s_axi_rdata[66] = \<const0> ;
  assign s_axi_rdata[65] = \<const0> ;
  assign s_axi_rdata[64] = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_axi_downsizer \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst 
       (.CLK(s_axi_aclk),
        .E(s_axi_awready),
        .din({m_axi_awsize,m_axi_awlen}),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awregion(s_axi_awregion),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_w_downsizer
   (first_mi_word,
    m_axi_wlast,
    \current_word_1_reg[6]_0 ,
    Q,
    SR,
    E,
    CLK,
    \goreg_dm.dout_i_reg[37] ,
    D);
  output first_mi_word;
  output m_axi_wlast;
  output \current_word_1_reg[6]_0 ;
  output [6:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input CLK;
  input [8:0]\goreg_dm.dout_i_reg[37] ;
  input [6:0]D;

  wire CLK;
  wire [6:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \current_word_1_reg[6]_0 ;
  wire first_mi_word;
  wire [8:0]\goreg_dm.dout_i_reg[37] ;
  wire \length_counter_1[1]_i_1_n_0 ;
  wire \length_counter_1[2]_i_2_n_0 ;
  wire \length_counter_1[3]_i_2_n_0 ;
  wire \length_counter_1[4]_i_2_n_0 ;
  wire \length_counter_1[6]_i_2_n_0 ;
  wire [7:0]length_counter_1_reg;
  wire m_axi_wlast;
  wire m_axi_wlast_INST_0_i_1_n_0;
  wire m_axi_wlast_INST_0_i_2_n_0;
  wire [7:0]next_length_counter;

  LUT2 #(
    .INIT(4'hE)) 
    \current_word_1[6]_i_2 
       (.I0(first_mi_word),
        .I1(\goreg_dm.dout_i_reg[37] [8]),
        .O(\current_word_1_reg[6]_0 ));
  FDRE \current_word_1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \current_word_1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \current_word_1_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \current_word_1_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \current_word_1_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \current_word_1_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \current_word_1_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDSE first_word_reg
       (.C(CLK),
        .CE(E),
        .D(m_axi_wlast),
        .Q(first_mi_word),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \length_counter_1[0]_i_1 
       (.I0(length_counter_1_reg[0]),
        .I1(first_mi_word),
        .I2(\goreg_dm.dout_i_reg[37] [0]),
        .O(next_length_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \length_counter_1[1]_i_1 
       (.I0(length_counter_1_reg[0]),
        .I1(\goreg_dm.dout_i_reg[37] [0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_mi_word),
        .I4(\goreg_dm.dout_i_reg[37] [1]),
        .O(\length_counter_1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \length_counter_1[2]_i_1 
       (.I0(\goreg_dm.dout_i_reg[37] [1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [2]),
        .O(next_length_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \length_counter_1[2]_i_2 
       (.I0(\goreg_dm.dout_i_reg[37] [0]),
        .I1(first_mi_word),
        .I2(length_counter_1_reg[0]),
        .O(\length_counter_1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[3]_i_1 
       (.I0(\goreg_dm.dout_i_reg[37] [2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [3]),
        .O(next_length_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \length_counter_1[3]_i_2 
       (.I0(length_counter_1_reg[0]),
        .I1(\goreg_dm.dout_i_reg[37] [0]),
        .I2(length_counter_1_reg[1]),
        .I3(first_mi_word),
        .I4(\goreg_dm.dout_i_reg[37] [1]),
        .O(\length_counter_1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[4]_i_1 
       (.I0(\goreg_dm.dout_i_reg[37] [3]),
        .I1(length_counter_1_reg[3]),
        .I2(\length_counter_1[4]_i_2_n_0 ),
        .I3(length_counter_1_reg[4]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [4]),
        .O(next_length_counter[4]));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \length_counter_1[4]_i_2 
       (.I0(\goreg_dm.dout_i_reg[37] [1]),
        .I1(length_counter_1_reg[1]),
        .I2(\length_counter_1[2]_i_2_n_0 ),
        .I3(length_counter_1_reg[2]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [2]),
        .O(\length_counter_1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[5]_i_1 
       (.I0(\goreg_dm.dout_i_reg[37] [4]),
        .I1(length_counter_1_reg[4]),
        .I2(m_axi_wlast_INST_0_i_2_n_0),
        .I3(length_counter_1_reg[5]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [5]),
        .O(next_length_counter[5]));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[6]_i_1 
       (.I0(\goreg_dm.dout_i_reg[37] [5]),
        .I1(length_counter_1_reg[5]),
        .I2(\length_counter_1[6]_i_2_n_0 ),
        .I3(length_counter_1_reg[6]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [6]),
        .O(next_length_counter[6]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \length_counter_1[6]_i_2 
       (.I0(\goreg_dm.dout_i_reg[37] [3]),
        .I1(length_counter_1_reg[3]),
        .I2(\length_counter_1[4]_i_2_n_0 ),
        .I3(length_counter_1_reg[4]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [4]),
        .O(\length_counter_1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCF305050CF30)) 
    \length_counter_1[7]_i_1 
       (.I0(\goreg_dm.dout_i_reg[37] [6]),
        .I1(length_counter_1_reg[6]),
        .I2(m_axi_wlast_INST_0_i_1_n_0),
        .I3(length_counter_1_reg[7]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [7]),
        .O(next_length_counter[7]));
  FDRE \length_counter_1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[0]),
        .Q(length_counter_1_reg[0]),
        .R(SR));
  FDRE \length_counter_1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\length_counter_1[1]_i_1_n_0 ),
        .Q(length_counter_1_reg[1]),
        .R(SR));
  FDRE \length_counter_1_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[2]),
        .Q(length_counter_1_reg[2]),
        .R(SR));
  FDRE \length_counter_1_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[3]),
        .Q(length_counter_1_reg[3]),
        .R(SR));
  FDRE \length_counter_1_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[4]),
        .Q(length_counter_1_reg[4]),
        .R(SR));
  FDRE \length_counter_1_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[5]),
        .Q(length_counter_1_reg[5]),
        .R(SR));
  FDRE \length_counter_1_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[6]),
        .Q(length_counter_1_reg[6]),
        .R(SR));
  FDRE \length_counter_1_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(next_length_counter[7]),
        .Q(length_counter_1_reg[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    m_axi_wlast_INST_0
       (.I0(\goreg_dm.dout_i_reg[37] [6]),
        .I1(length_counter_1_reg[6]),
        .I2(m_axi_wlast_INST_0_i_1_n_0),
        .I3(length_counter_1_reg[7]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [7]),
        .O(m_axi_wlast));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    m_axi_wlast_INST_0_i_1
       (.I0(\goreg_dm.dout_i_reg[37] [4]),
        .I1(length_counter_1_reg[4]),
        .I2(m_axi_wlast_INST_0_i_2_n_0),
        .I3(length_counter_1_reg[5]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [5]),
        .O(m_axi_wlast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    m_axi_wlast_INST_0_i_2
       (.I0(\goreg_dm.dout_i_reg[37] [2]),
        .I1(length_counter_1_reg[2]),
        .I2(\length_counter_1[3]_i_2_n_0 ),
        .I3(length_counter_1_reg[3]),
        .I4(first_mi_word),
        .I5(\goreg_dm.dout_i_reg[37] [3]),
        .O(m_axi_wlast_INST_0_i_2_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_auto_ds_0,axi_dwidth_converter_v2_1_15_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_dwidth_converter_v2_1_15_top,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awregion,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 SI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SI_CLK, FREQ_HZ 96969000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET S_AXI_ARESETN" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, TYPE INTERCONNECT" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input [0:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREGION" *) input [3:0]s_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [1023:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [127:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 1024, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 32, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK" *) output [0:0]m_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREGION" *) output [3:0]m_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWQOS" *) output [3:0]m_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [127:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [15:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXI, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_bready;

  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [0:0]m_axi_awlock;
  wire [2:0]m_axi_awprot;
  wire [3:0]m_axi_awqos;
  wire m_axi_awready;
  wire [3:0]m_axi_awregion;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [127:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [15:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [1023:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [127:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_rready_UNCONNECTED;
  wire NLW_inst_s_axi_arready_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_rvalid_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [1023:0]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_IS_ACLK_ASYNC = "0" *) 
  (* C_AXI_PROTOCOL = "0" *) 
  (* C_AXI_SUPPORTS_READ = "0" *) 
  (* C_AXI_SUPPORTS_WRITE = "1" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FIFO_MODE = "0" *) 
  (* C_MAX_SPLIT_BEATS = "256" *) 
  (* C_M_AXI_ACLK_RATIO = "2" *) 
  (* C_M_AXI_BYTES_LOG = "4" *) 
  (* C_M_AXI_DATA_WIDTH = "128" *) 
  (* C_PACKING_LEVEL = "1" *) 
  (* C_RATIO = "8" *) 
  (* C_RATIO_LOG = "3" *) 
  (* C_SUPPORTS_ID = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "3" *) 
  (* C_S_AXI_ACLK_RATIO = "1" *) 
  (* C_S_AXI_BYTES_LOG = "7" *) 
  (* C_S_AXI_DATA_WIDTH = "1024" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_CONVERSION = "2" *) 
  (* P_MAX_SPLIT_BEATS = "256" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dwidth_converter_v2_1_15_top inst
       (.m_axi_aclk(1'b0),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_aresetn(1'b0),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_arvalid(NLW_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b1),
        .m_axi_rready(NLW_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b1}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(1'b0),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awregion(s_axi_awregion),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(NLW_inst_s_axi_rdata_UNCONNECTED[1023:0]),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
   (dout_i,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    I15,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [8:0]dout_i;
  input clk;
  input EN;
  input [4:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I15;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire EN;
  wire [4:0]I15;
  wire clk;
  wire [4:0]din;
  wire [8:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [8:0]p_0_out;
  wire [1:1]NLW_RAM_reg_0_31_0_5_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(I15),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,din[4]}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(p_0_out[7:6]),
        .DOE({NLW_RAM_reg_0_31_0_5_DOE_UNCONNECTED[1],p_0_out[8]}),
        .DOF(NLW_RAM_reg_0_31_0_5_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_0_5_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[4]),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[5]),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[6]),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[7]),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[8]),
        .Q(dout_i[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0
   (dout_i,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [36:0]dout_i;
  input clk;
  input EN;
  input [37:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire EN;
  wire [4:0]Q;
  wire RAM_reg_0_31_12_17_n_9;
  wire clk;
  wire [37:0]din;
  wire [36:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [37:0]p_0_out;
  wire [1:0]NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_5
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(Q),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID(din[7:6]),
        .DIE(din[9:8]),
        .DIF(din[11:10]),
        .DIG(din[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(p_0_out[7:6]),
        .DOE(p_0_out[9:8]),
        .DOF(p_0_out[11:10]),
        .DOG(p_0_out[13:12]),
        .DOH(NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_12_17
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(Q),
        .DIA(din[29:28]),
        .DIB(din[31:30]),
        .DIC(din[33:32]),
        .DID(din[35:34]),
        .DIE(din[37:36]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(p_0_out[29:28]),
        .DOB(p_0_out[31:30]),
        .DOC(p_0_out[33:32]),
        .DOD(p_0_out[35:34]),
        .DOE({p_0_out[37],RAM_reg_0_31_12_17_n_9}),
        .DOF(NLW_RAM_reg_0_31_12_17_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_12_17_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_6_11
       (.ADDRA(\gc0.count_d1_reg[4] ),
        .ADDRB(\gc0.count_d1_reg[4] ),
        .ADDRC(\gc0.count_d1_reg[4] ),
        .ADDRD(\gc0.count_d1_reg[4] ),
        .ADDRE(\gc0.count_d1_reg[4] ),
        .ADDRF(\gc0.count_d1_reg[4] ),
        .ADDRG(\gc0.count_d1_reg[4] ),
        .ADDRH(Q),
        .DIA(din[15:14]),
        .DIB(din[17:16]),
        .DIC(din[19:18]),
        .DID(din[21:20]),
        .DIE(din[23:22]),
        .DIF(din[25:24]),
        .DIG(din[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(p_0_out[15:14]),
        .DOB(p_0_out[17:16]),
        .DOC(p_0_out[19:18]),
        .DOD(p_0_out[21:20]),
        .DOE(p_0_out[23:22]),
        .DOF(p_0_out[25:24]),
        .DOG(p_0_out[27:26]),
        .DOH(NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[0]),
        .Q(dout_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[10]),
        .Q(dout_i[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[11]),
        .Q(dout_i[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[12]),
        .Q(dout_i[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[13]),
        .Q(dout_i[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[14]),
        .Q(dout_i[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[15]),
        .Q(dout_i[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[16] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[16]),
        .Q(dout_i[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[17] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[17]),
        .Q(dout_i[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[18] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[18]),
        .Q(dout_i[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[19] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[19]),
        .Q(dout_i[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[1]),
        .Q(dout_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[20] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[20]),
        .Q(dout_i[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[21] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[21]),
        .Q(dout_i[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[22] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[22]),
        .Q(dout_i[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[23] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[23]),
        .Q(dout_i[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[24] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[24]),
        .Q(dout_i[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[25] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[25]),
        .Q(dout_i[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[26] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[26]),
        .Q(dout_i[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[27] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[27]),
        .Q(dout_i[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[28] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[28]),
        .Q(dout_i[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[29] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[29]),
        .Q(dout_i[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[2]),
        .Q(dout_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[30] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[30]),
        .Q(dout_i[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[31] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[31]),
        .Q(dout_i[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[32] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[32]),
        .Q(dout_i[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[33] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[33]),
        .Q(dout_i[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[34] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[34]),
        .Q(dout_i[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[35] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[35]),
        .Q(dout_i[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[37] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[37]),
        .Q(dout_i[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[3]),
        .Q(dout_i[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[4]),
        .Q(dout_i[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[5]),
        .Q(dout_i[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[6]),
        .Q(dout_i[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[7]),
        .Q(dout_i[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[8]),
        .Q(dout_i[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(p_0_out[9]),
        .Q(dout_i[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [8:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [2:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_0 \gntv_or_sync_fifo.gl0.rd 
       (.AR(rstblk_n_0),
        .E(ram_rd_en_i),
        .FULL_FB(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gcc0.gc0.count_d1_reg[4] (p_12_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .rd_en(rd_en),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_1 \gntv_or_sync_fifo.gl0.wr 
       (.AS(rstblk_n_0),
        .E(p_19_out),
        .FULL_FB(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[2] (rd_pntr_plus1),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_1),
        .EN(p_19_out),
        .I15(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1 rstblk
       (.AS(rstblk_n_0),
        .E(rstblk_n_1),
        .clk(clk),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [36:0]dout;
  input rst;
  input clk;
  input [37:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [37:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gl0.rd_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_13 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire [0:0]\gr1.gr1_int.rfwft/p_0_in ;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_19_out;
  wire ram_rd_en_i;
  wire rd_en;
  wire [2:0]rd_pntr_plus1;
  wire rst;
  wire rstblk_n_0;
  wire rstblk_n_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rstblk_n_0),
        .E(ram_rd_en_i),
        .FULL_FB(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .empty(empty),
        .\gcc0.gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .\gcc0.gc0.count_d1_reg[4] (p_12_out),
        .\gpr1.dout_i_reg[1] (p_0_out_0),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .rd_en(rd_en),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AS(rstblk_n_0),
        .E(p_19_out),
        .FULL_FB(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .Q(p_12_out),
        .clk(clk),
        .full(full),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_6 ),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gc0.count_reg[2] (rd_pntr_plus1),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_13 ),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.E(rstblk_n_1),
        .EN(p_19_out),
        .Q(p_12_out),
        .clk(clk),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_0_out_0),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo rstblk
       (.AS(rstblk_n_0),
        .E(rstblk_n_1),
        .clk(clk),
        .out({\gntv_or_sync_fifo.gl0.rd_n_0 ,\gr1.gr1_int.rfwft/p_0_in }),
        .rd_en(rd_en),
        .rst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [8:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [36:0]dout;
  input rst;
  input clk;
  input [37:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [37:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "9" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "9" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [8:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [8:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.clk(clk),
        .din({din[8],din[3:0]}),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "38" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "38" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "0" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "3" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "6" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1__parameterized0
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [37:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [37:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [5:0]data_count;
  output [5:0]rd_data_count;
  output [5:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [1:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [1:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire clk;
  wire [37:0]din;
  wire [37:0]\^dout ;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign dout[37] = \^dout [37];
  assign dout[36] = \<const0> ;
  assign dout[35:0] = \^dout [35:0];
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[1] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[1] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth__parameterized0 inst_fifo_gen
       (.clk(clk),
        .din(din),
        .dout({\^dout [37],\^dout [35:0]}),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [8:0]dout;
  input rst;
  input clk;
  input [4:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1_synth__parameterized0
   (empty,
    full,
    dout,
    rst,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [36:0]dout;
  input rst;
  input clk;
  input [37:0]din;
  input rd_en;
  input wr_en;

  wire clk;
  wire [37:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.clk(clk),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .rst(rst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
   (dout,
    E,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    I15,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [8:0]dout;
  input [0:0]E;
  input clk;
  input EN;
  input [4:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]I15;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire EN;
  wire [4:0]I15;
  wire clk;
  wire [4:0]din;
  wire [8:0]dout;
  wire [8:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem \gdm.dm_gen.dm 
       (.EN(EN),
        .I15(I15),
        .clk(clk),
        .din(din),
        .dout_i(dout_i),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_i[8]),
        .Q(dout[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0
   (dout,
    E,
    clk,
    EN,
    din,
    \gc0.count_d1_reg[4] ,
    Q,
    \gpregsm1.curr_fwft_state_reg[1] );
  output [36:0]dout;
  input [0:0]E;
  input clk;
  input EN;
  input [37:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]Q;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire EN;
  wire [4:0]Q;
  wire clk;
  wire [37:0]din;
  wire [36:0]dout;
  wire [37:0]dout_i;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem__parameterized0 \gdm.dm_gen.dm 
       (.EN(EN),
        .Q(Q),
        .clk(clk),
        .din(din),
        .dout_i({dout_i[37],dout_i[35:0]}),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(dout_i[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_i[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_i[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_i[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_i[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_i[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_i[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_i[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_i[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_i[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_i[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(dout_i[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_i[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_i[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_i[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_i[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_i[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_i[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_i[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_i[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_i[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_i[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_i[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_i[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_i[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_i[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_i[33]),
        .Q(dout[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_i[34]),
        .Q(dout[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[35] 
       (.C(clk),
        .CE(E),
        .D(dout_i[35]),
        .Q(dout[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[37] 
       (.C(clk),
        .CE(E),
        .D(dout_i[37]),
        .Q(dout[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_i[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_i[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_i[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_i[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_i[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_i[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_i[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
   (Q,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    wr_en,
    FULL_FB,
    out,
    \gcc0.gc0.count_d1_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    E,
    clk,
    AR);
  output [2:0]Q;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input wr_en;
  input FULL_FB;
  input out;
  input [4:0]\gcc0.gc0.count_d1_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire FULL_FB;
  wire [2:0]Q;
  wire clk;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:3]rd_pntr_plus1;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  LUT5 #(
    .INIT(32'hFFA2F3A2)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(wr_en),
        .I2(FULL_FB),
        .I3(out),
        .I4(ram_empty_fb_i_reg_0),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[3]),
        .I1(\gcc0.gc0.count_d1_reg[4] [3]),
        .I2(rd_pntr_plus1[4]),
        .I3(\gcc0.gc0.count_d1_reg[4] [4]),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .I5(\gcc0.gc0.count_d1_reg[2] ),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gcc0.gc0.count_d1_reg[4] [2]),
        .I3(\gpr1.dout_i_reg[1] [1]),
        .I4(\gcc0.gc0.count_d1_reg[4] [1]),
        .O(ram_empty_fb_i_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[1] [4]),
        .I1(\gcc0.gc0.count_d1_reg[4] [4]),
        .I2(\gpr1.dout_i_reg[1] [3]),
        .I3(\gcc0.gc0.count_d1_reg[4] [3]),
        .I4(\gcc0.gc0.count_d1_reg[4] [0]),
        .I5(\gpr1.dout_i_reg[1] [0]),
        .O(ram_empty_fb_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_6
   (Q,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    \gpr1.dout_i_reg[1] ,
    wr_en,
    FULL_FB,
    out,
    \gcc0.gc0.count_d1_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gcc0.gc0.count_d1_reg[2] ,
    E,
    clk,
    AR);
  output [2:0]Q;
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [4:0]\gpr1.dout_i_reg[1] ;
  input wr_en;
  input FULL_FB;
  input out;
  input [4:0]\gcc0.gc0.count_d1_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gcc0.gc0.count_d1_reg[2] ;
  input [0:0]E;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire FULL_FB;
  wire [2:0]Q;
  wire clk;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire out;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [4:3]rd_pntr_plus1;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gpr1.dout_i_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gpr1.dout_i_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gpr1.dout_i_reg[1] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(\gpr1.dout_i_reg[1] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[4]),
        .Q(\gpr1.dout_i_reg[1] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  LUT5 #(
    .INIT(32'hFFA2F3A2)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(wr_en),
        .I2(FULL_FB),
        .I3(out),
        .I4(ram_empty_fb_i_reg_0),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[3]),
        .I1(\gcc0.gc0.count_d1_reg[4] [3]),
        .I2(rd_pntr_plus1[4]),
        .I3(\gcc0.gc0.count_d1_reg[4] [4]),
        .I4(\gpregsm1.curr_fwft_state_reg[0] ),
        .I5(\gcc0.gc0.count_d1_reg[2] ),
        .O(ram_empty_fb_i_i_2_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(\gpr1.dout_i_reg[1] [2]),
        .I2(\gcc0.gc0.count_d1_reg[4] [2]),
        .I3(\gpr1.dout_i_reg[1] [1]),
        .I4(\gcc0.gc0.count_d1_reg[4] [1]),
        .O(ram_empty_fb_i_reg_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(\gpr1.dout_i_reg[1] [4]),
        .I1(\gcc0.gc0.count_d1_reg[4] [4]),
        .I2(\gpr1.dout_i_reg[1] [3]),
        .I3(\gcc0.gc0.count_d1_reg[4] [3]),
        .I4(\gcc0.gc0.count_d1_reg[4] [0]),
        .I5(\gpr1.dout_i_reg[1] [0]),
        .O(ram_empty_fb_i_i_6_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
   (out,
    empty,
    E,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    clk,
    AR,
    rd_en,
    ram_empty_fb_i_reg_0);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output ram_full_fb_i_reg;
  input clk;
  input [0:0]AR;
  input rd_en;
  input ram_empty_fb_i_reg_0;

  wire [0:0]AR;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFAEF8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_empty_fb_i_i_4
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'hFF08)) 
    ram_full_fb_i_i_3
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg_0),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_4
   (out,
    empty,
    E,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    clk,
    AR,
    rd_en,
    ram_empty_fb_i_reg_0);
  output [1:0]out;
  output empty;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output ram_full_fb_i_reg;
  input clk;
  input [0:0]AR;
  input rd_en;
  input ram_empty_fb_i_reg_0;

  wire [0:0]AR;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  wire clk;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT5 #(
    .INIT(32'hFAEF8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(ram_empty_fb_i_reg_0),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hB2A2)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg_0),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_empty_fb_i_i_4
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'hFF08)) 
    ram_full_fb_i_i_3
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg_0),
        .O(ram_full_fb_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
   (out,
    empty,
    Q,
    ram_empty_fb_i_reg,
    E,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    AR,
    rd_en,
    wr_en,
    FULL_FB,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[2] );
  output [1:0]out;
  output empty;
  output [2:0]Q;
  output ram_empty_fb_i_reg;
  output [0:0]E;
  output [4:0]\gpr1.dout_i_reg[1] ;
  output ram_full_fb_i_reg;
  input clk;
  input [0:0]AR;
  input rd_en;
  input wr_en;
  input FULL_FB;
  input [4:0]\gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[2] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire FULL_FB;
  wire [2:0]Q;
  wire clk;
  wire empty;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_4 ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rd_en;
  wire rpntr_n_3;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .empty(empty),
        .out(out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_4 ),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss \grss.rsts 
       (.AR(AR),
        .clk(clk),
        .out(p_2_out),
        .ram_full_fb_i_reg(rpntr_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr rpntr
       (.AR(AR),
        .E(E),
        .FULL_FB(FULL_FB),
        .Q(Q),
        .clk(clk),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_4 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_3),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_0
   (out,
    empty,
    Q,
    ram_empty_fb_i_reg,
    E,
    \gpr1.dout_i_reg[1] ,
    ram_full_fb_i_reg,
    clk,
    AR,
    rd_en,
    wr_en,
    FULL_FB,
    \gcc0.gc0.count_d1_reg[4] ,
    \gcc0.gc0.count_d1_reg[2] );
  output [1:0]out;
  output empty;
  output [2:0]Q;
  output ram_empty_fb_i_reg;
  output [0:0]E;
  output [4:0]\gpr1.dout_i_reg[1] ;
  output ram_full_fb_i_reg;
  input clk;
  input [0:0]AR;
  input rd_en;
  input wr_en;
  input FULL_FB;
  input [4:0]\gcc0.gc0.count_d1_reg[4] ;
  input \gcc0.gc0.count_d1_reg[2] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire FULL_FB;
  wire [2:0]Q;
  wire clk;
  wire empty;
  wire \gcc0.gc0.count_d1_reg[2] ;
  wire [4:0]\gcc0.gc0.count_d1_reg[4] ;
  wire [4:0]\gpr1.dout_i_reg[1] ;
  wire \gr1.gr1_int.rfwft_n_4 ;
  wire [1:0]out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire rd_en;
  wire rpntr_n_3;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_4 \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(E),
        .clk(clk),
        .empty(empty),
        .out(out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_4 ),
        .ram_empty_fb_i_reg_0(p_2_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_5 \grss.rsts 
       (.AR(AR),
        .clk(clk),
        .out(p_2_out),
        .ram_full_fb_i_reg(rpntr_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_6 rpntr
       (.AR(AR),
        .E(E),
        .FULL_FB(FULL_FB),
        .Q(Q),
        .clk(clk),
        .\gcc0.gc0.count_d1_reg[2] (\gcc0.gc0.count_d1_reg[2] ),
        .\gcc0.gc0.count_d1_reg[4] (\gcc0.gc0.count_d1_reg[4] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_4 ),
        .out(p_2_out),
        .ram_empty_fb_i_reg(rpntr_n_3),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
   (out,
    ram_full_fb_i_reg,
    clk,
    AR);
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_5
   (out,
    ram_full_fb_i_reg,
    clk,
    AR);
  output out;
  input ram_full_fb_i_reg;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_full_fb_i_reg;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
   (AS,
    E,
    rst,
    clk,
    out,
    rd_en);
  output [0:0]AS;
  output [0:0]E;
  input rst;
  input clk;
  input [1:0]out;
  input rd_en;

  wire [0:0]AS;
  wire [0:0]E;
  wire clk;
  wire [1:0]out;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AS));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    \goreg_dm.dout_i[37]_i_1 
       (.I0(rst_wr_reg2),
        .I1(sckt_wr_rst_cc[0]),
        .I2(out[1]),
        .I3(sckt_wr_rst_cc[1]),
        .I4(out[0]),
        .I5(rd_en),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__xdcDup__1
   (AS,
    E,
    rst,
    clk,
    out,
    rd_en);
  output [0:0]AS;
  output [0:0]E;
  input rst;
  input clk;
  input [1:0]out;
  input rd_en;

  wire [0:0]AS;
  wire [0:0]E;
  wire clk;
  wire [1:0]out;
  wire rd_en;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]sckt_wr_rst_cc;

  LUT3 #(
    .INIT(8'hFE)) 
    \gc0.count_d1[4]_i_2 
       (.I0(sckt_wr_rst_cc[1]),
        .I1(sckt_wr_rst_cc[0]),
        .I2(rst_wr_reg2),
        .O(AS));
  LUT6 #(
    .INIT(64'h0010001000000010)) 
    \goreg_dm.dout_i[8]_i_1 
       (.I0(rst_wr_reg2),
        .I1(sckt_wr_rst_cc[0]),
        .I2(out[1]),
        .I3(sckt_wr_rst_cc[1]),
        .I4(out[0]),
        .I5(rd_en),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg2),
        .Q(sckt_wr_rst_cc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sckt_wr_rst_cc[0]),
        .Q(sckt_wr_rst_cc[1]),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__2 \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst 
       (.dest_arst(rst_wr_reg2),
        .dest_clk(clk),
        .src_arst(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
   (ram_full_comb,
    ram_empty_fb_i_reg,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] ,
    FULL_FB,
    \gc0.count_d1_reg[2] ,
    \gc0.count_reg[2] ,
    wr_en,
    \gc0.count_d1_reg[4] ,
    E,
    clk,
    AS);
  output ram_full_comb;
  output ram_empty_fb_i_reg;
  output [4:0]Q;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input FULL_FB;
  input \gc0.count_d1_reg[2] ;
  input [2:0]\gc0.count_reg[2] ;
  input wr_en;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]E;
  wire FULL_FB;
  wire [4:0]Q;
  wire clk;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [2:0]\gc0.count_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[3]),
        .I1(p_13_out[1]),
        .I2(p_13_out[0]),
        .I3(p_13_out[2]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AS),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(\gc0.count_reg[2] [2]),
        .I2(Q[1]),
        .I3(\gc0.count_reg[2] [1]),
        .I4(\gc0.count_reg[2] [0]),
        .I5(Q[0]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'hF8C8)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_fb_i_i_2_n_0),
        .I1(\gpregsm1.curr_fwft_state_reg[0] ),
        .I2(FULL_FB),
        .I3(\gc0.count_d1_reg[2] ),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h80000080)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_4_n_0),
        .I1(ram_full_fb_i_i_5_n_0),
        .I2(wr_en),
        .I3(\gc0.count_d1_reg[4] [4]),
        .I4(p_13_out[4]),
        .O(ram_full_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_fb_i_i_4
       (.I0(p_13_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_13_out[3]),
        .I3(\gc0.count_d1_reg[4] [3]),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_fb_i_i_5
       (.I0(p_13_out[0]),
        .I1(\gc0.count_d1_reg[4] [0]),
        .I2(p_13_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .O(ram_full_fb_i_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_3
   (ram_full_comb,
    ram_empty_fb_i_reg,
    Q,
    \gpregsm1.curr_fwft_state_reg[0] ,
    FULL_FB,
    \gc0.count_d1_reg[2] ,
    \gc0.count_reg[2] ,
    wr_en,
    \gc0.count_d1_reg[4] ,
    E,
    clk,
    AS);
  output ram_full_comb;
  output ram_empty_fb_i_reg;
  output [4:0]Q;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input FULL_FB;
  input \gc0.count_d1_reg[2] ;
  input [2:0]\gc0.count_reg[2] ;
  input wr_en;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [0:0]E;
  input clk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]E;
  wire FULL_FB;
  wire [4:0]Q;
  wire clk;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [2:0]\gc0.count_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire ram_full_fb_i_i_2_n_0;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_13_out[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_13_out[0]),
        .I1(p_13_out[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_13_out[1]),
        .I1(p_13_out[0]),
        .I2(p_13_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_13_out[2]),
        .I1(p_13_out[0]),
        .I2(p_13_out[1]),
        .I3(p_13_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_13_out[3]),
        .I1(p_13_out[1]),
        .I2(p_13_out[0]),
        .I3(p_13_out[2]),
        .I4(p_13_out[4]),
        .O(plusOp__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(p_13_out[4]),
        .Q(Q[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(AS),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(AS),
        .D(plusOp__0[4]),
        .Q(p_13_out[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(\gc0.count_reg[2] [2]),
        .I2(Q[1]),
        .I3(\gc0.count_reg[2] [1]),
        .I4(\gc0.count_reg[2] [0]),
        .I5(Q[0]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'hF8C8)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_fb_i_i_2_n_0),
        .I1(\gpregsm1.curr_fwft_state_reg[0] ),
        .I2(FULL_FB),
        .I3(\gc0.count_d1_reg[2] ),
        .O(ram_full_comb));
  LUT5 #(
    .INIT(32'h80000080)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_4_n_0),
        .I1(ram_full_fb_i_i_5_n_0),
        .I2(wr_en),
        .I3(\gc0.count_d1_reg[4] [4]),
        .I4(p_13_out[4]),
        .O(ram_full_fb_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_fb_i_i_4
       (.I0(p_13_out[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(p_13_out[3]),
        .I3(\gc0.count_d1_reg[4] [3]),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_fb_i_i_5
       (.I0(p_13_out[0]),
        .I1(\gc0.count_d1_reg[4] [0]),
        .I2(p_13_out[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .O(ram_full_fb_i_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
   (FULL_FB,
    full,
    E,
    ram_empty_fb_i_reg,
    Q,
    clk,
    AS,
    wr_en,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_reg[2] ,
    \gc0.count_d1_reg[4] );
  output FULL_FB;
  output full;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [4:0]Q;
  input clk;
  input [0:0]AS;
  input wr_en;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input [2:0]\gc0.count_reg[2] ;
  input [4:0]\gc0.count_d1_reg[4] ;

  wire [0:0]AS;
  wire [0:0]E;
  wire FULL_FB;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [2:0]\gc0.count_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss \gwss.wsts 
       (.AS(AS),
        .E(E),
        .FULL_FB(FULL_FB),
        .clk(clk),
        .full(full),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr wpntr
       (.AS(AS),
        .E(E),
        .FULL_FB(FULL_FB),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_1
   (FULL_FB,
    full,
    E,
    ram_empty_fb_i_reg,
    Q,
    clk,
    AS,
    wr_en,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[2] ,
    \gc0.count_reg[2] ,
    \gc0.count_d1_reg[4] );
  output FULL_FB;
  output full;
  output [0:0]E;
  output ram_empty_fb_i_reg;
  output [4:0]Q;
  input clk;
  input [0:0]AS;
  input wr_en;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input \gc0.count_d1_reg[2] ;
  input [2:0]\gc0.count_reg[2] ;
  input [4:0]\gc0.count_d1_reg[4] ;

  wire [0:0]AS;
  wire [0:0]E;
  wire FULL_FB;
  wire [4:0]Q;
  wire clk;
  wire full;
  wire \gc0.count_d1_reg[2] ;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [2:0]\gc0.count_reg[2] ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire ram_empty_fb_i_reg;
  wire ram_full_comb;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_2 \gwss.wsts 
       (.AS(AS),
        .E(E),
        .FULL_FB(FULL_FB),
        .clk(clk),
        .full(full),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_3 wpntr
       (.AS(AS),
        .E(E),
        .FULL_FB(FULL_FB),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\gpregsm1.curr_fwft_state_reg[0] (\gpregsm1.curr_fwft_state_reg[0] ),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_comb(ram_full_comb),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
   (FULL_FB,
    full,
    E,
    ram_full_comb,
    clk,
    AS,
    wr_en);
  output FULL_FB;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AS;
  input wr_en;

  wire [0:0]AS;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign FULL_FB = ram_full_fb_i;
  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AS),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AS),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_2
   (FULL_FB,
    full,
    E,
    ram_full_comb,
    clk,
    AS,
    wr_en);
  output FULL_FB;
  output full;
  output [0:0]E;
  input ram_full_comb;
  input clk;
  input [0:0]AS;
  input wr_en;

  wire [0:0]AS;
  wire [0:0]E;
  wire clk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire wr_en;

  assign FULL_FB = ram_full_fb_i;
  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AS),
        .D(ram_full_comb),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AS),
        .D(ram_full_comb),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
