{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 400.0000"
  ],
  "cts__clock__skew__hold": 13.9633,
  "cts__clock__skew__hold__post_repair": 13.6436,
  "cts__clock__skew__hold__pre_repair": 13.6436,
  "cts__clock__skew__setup": 13.9633,
  "cts__clock__skew__setup__post_repair": 13.6436,
  "cts__clock__skew__setup__pre_repair": 13.6436,
  "cts__cpu__total": 394.77,
  "cts__design__core__area": 5609.7,
  "cts__design__core__area__post_repair": 5609.7,
  "cts__design__core__area__pre_repair": 5609.7,
  "cts__design__die__area": 6253.65,
  "cts__design__die__area__post_repair": 6253.65,
  "cts__design__die__area__pre_repair": 6253.65,
  "cts__design__instance__area": 2856.83,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 2532.39,
  "cts__design__instance__area__pre_repair": 2532.39,
  "cts__design__instance__area__stdcell": 2856.83,
  "cts__design__instance__area__stdcell__post_repair": 2532.39,
  "cts__design__instance__area__stdcell__pre_repair": 2532.39,
  "cts__design__instance__count": 25535,
  "cts__design__instance__count__hold_buffer": 413,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 22181,
  "cts__design__instance__count__pre_repair": 22181,
  "cts__design__instance__count__setup_buffer": 2528,
  "cts__design__instance__count__stdcell": 25535,
  "cts__design__instance__count__stdcell__post_repair": 22181,
  "cts__design__instance__count__stdcell__pre_repair": 22181,
  "cts__design__instance__displacement__max": 6.396,
  "cts__design__instance__displacement__mean": 0.157,
  "cts__design__instance__displacement__total": 4021.51,
  "cts__design__instance__utilization": 0.509267,
  "cts__design__instance__utilization__post_repair": 0.45143,
  "cts__design__instance__utilization__pre_repair": 0.45143,
  "cts__design__instance__utilization__stdcell": 0.509267,
  "cts__design__instance__utilization__stdcell__post_repair": 0.45143,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.45143,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__mem__peak": 780480.0,
  "cts__power__internal__total": 0.0277388,
  "cts__power__internal__total__post_repair": 0.0280134,
  "cts__power__internal__total__pre_repair": 0.0280134,
  "cts__power__leakage__total": 3.0006e-06,
  "cts__power__leakage__total__post_repair": 2.66953e-06,
  "cts__power__leakage__total__pre_repair": 2.66953e-06,
  "cts__power__switching__total": 0.043665,
  "cts__power__switching__total__post_repair": 0.0491656,
  "cts__power__switching__total__pre_repair": 0.0491656,
  "cts__power__total": 0.0714068,
  "cts__power__total__post_repair": 0.0771817,
  "cts__power__total__pre_repair": 0.0771817,
  "cts__route__wirelength__estimated": 94577,
  "cts__runtime__total": "6:39.74",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 237,
  "cts__timing__drv__hold_violation_count__pre_repair": 237,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.596243,
  "cts__timing__drv__max_cap_limit__post_repair": 0.596737,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.596737,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.361003,
  "cts__timing__drv__max_slew_limit__post_repair": 0.367497,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.367497,
  "cts__timing__drv__setup_violation_count": 123,
  "cts__timing__drv__setup_violation_count__post_repair": 376,
  "cts__timing__drv__setup_violation_count__pre_repair": 376,
  "cts__timing__setup__tns": -2416.25,
  "cts__timing__setup__tns__post_repair": -27140.7,
  "cts__timing__setup__tns__pre_repair": -27140.7,
  "cts__timing__setup__ws": -34.7166,
  "cts__timing__setup__ws__post_repair": -163.951,
  "cts__timing__setup__ws__pre_repair": -163.951,
  "design__io__hpwl": 10575239,
  "detailedplace__cpu__total": 16.81,
  "detailedplace__design__core__area": 5609.7,
  "detailedplace__design__die__area": 6253.65,
  "detailedplace__design__instance__area": 2530.24,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 2530.24,
  "detailedplace__design__instance__count": 22160,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 22160,
  "detailedplace__design__instance__displacement__max": 4.29,
  "detailedplace__design__instance__displacement__mean": 0.242,
  "detailedplace__design__instance__displacement__total": 5381.45,
  "detailedplace__design__instance__utilization": 0.451048,
  "detailedplace__design__instance__utilization__stdcell": 0.451048,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 261756.0,
  "detailedplace__power__internal__total": 0.0279701,
  "detailedplace__power__leakage__total": 2.66793e-06,
  "detailedplace__power__switching__total": 0.0484977,
  "detailedplace__power__total": 0.0764705,
  "detailedplace__route__wirelength__estimated": 78262.9,
  "detailedplace__runtime__total": "0:16.99",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.596737,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.367496,
  "detailedplace__timing__drv__setup_violation_count": 386,
  "detailedplace__timing__setup__tns": -32785.4,
  "detailedplace__timing__setup__ws": -162.744,
  "detailedroute__cpu__total": 4300.69,
  "detailedroute__mem__peak": 4991864.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8710,
  "detailedroute__route__drc_errors__iter:2": 231,
  "detailedroute__route__drc_errors__iter:3": 85,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 24996,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 230090,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 230090,
  "detailedroute__route__wirelength": 112648,
  "detailedroute__route__wirelength__iter:1": 113570,
  "detailedroute__route__wirelength__iter:2": 112755,
  "detailedroute__route__wirelength__iter:3": 112649,
  "detailedroute__route__wirelength__iter:4": 112649,
  "detailedroute__route__wirelength__iter:5": 112648,
  "detailedroute__runtime__total": "4:57.41",
  "fillcell__cpu__total": 2.54,
  "fillcell__mem__peak": 230892.0,
  "fillcell__runtime__total": "0:02.68",
  "finish__clock__skew__hold": 20.9159,
  "finish__clock__skew__setup": 20.3444,
  "finish__cpu__total": 57.2,
  "finish__design__core__area": 5609.7,
  "finish__design__die__area": 6253.65,
  "finish__design__instance__area": 2898.62,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 2898.62,
  "finish__design__instance__count": 25564,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 25564,
  "finish__design__instance__utilization": 0.516716,
  "finish__design__instance__utilization__stdcell": 0.516716,
  "finish__design__io": 388,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.491387,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.491232,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.587478,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.581074,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.182522,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.581074,
  "finish__mem__peak": 627068.0,
  "finish__power__internal__total": 0.0348315,
  "finish__power__leakage__total": 3.05583e-06,
  "finish__power__switching__total": 0.0560115,
  "finish__power__total": 0.0908461,
  "finish__runtime__total": "0:57.36",
  "finish__timing__drv__hold_violation_count": 83,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.612945,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.0615567,
  "finish__timing__drv__setup_violation_count": 110,
  "finish__timing__setup__tns": -3226.3,
  "finish__timing__setup__ws": -66.6322,
  "finish__timing__wns_percent_delay": -11.762014,
  "finish_merge__cpu__total": 6.31,
  "finish_merge__mem__peak": 452092.0,
  "finish_merge__runtime__total": "0:06.71",
  "floorplan__cpu__total": 6.97,
  "floorplan__design__core__area": 5609.7,
  "floorplan__design__die__area": 6253.65,
  "floorplan__design__instance__area": 2145.88,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 2145.88,
  "floorplan__design__instance__count": 20922,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 20922,
  "floorplan__design__instance__utilization": 0.382531,
  "floorplan__design__instance__utilization__stdcell": 0.382531,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 239528.0,
  "floorplan__power__internal__total": 0.0259516,
  "floorplan__power__leakage__total": 2.19465e-06,
  "floorplan__power__switching__total": 0.0321984,
  "floorplan__power__total": 0.0581522,
  "floorplan__runtime__total": "0:07.24",
  "floorplan__timing__setup__tns": -195040,
  "floorplan__timing__setup__ws": -1721.17,
  "floorplan_io__cpu__total": 2.13,
  "floorplan_io__mem__peak": 192044.0,
  "floorplan_io__runtime__total": "0:02.23",
  "floorplan_macro__cpu__total": 2.15,
  "floorplan_macro__mem__peak": 191880.0,
  "floorplan_macro__runtime__total": "0:02.27",
  "floorplan_pdn__cpu__total": 2.56,
  "floorplan_pdn__mem__peak": 195116.0,
  "floorplan_pdn__runtime__total": "0:02.69",
  "floorplan_tap__cpu__total": 2.2,
  "floorplan_tap__mem__peak": 179060.0,
  "floorplan_tap__runtime__total": "0:02.30",
  "floorplan_tdms__cpu__total": 2.14,
  "floorplan_tdms__mem__peak": 191236.0,
  "floorplan_tdms__runtime__total": "0:02.26",
  "globalplace__cpu__total": 85.75,
  "globalplace__design__core__area": 5609.7,
  "globalplace__design__die__area": 6253.65,
  "globalplace__design__instance__area": 2170.17,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 2170.17,
  "globalplace__design__instance__count": 21755,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 21755,
  "globalplace__design__instance__utilization": 0.386861,
  "globalplace__design__instance__utilization__stdcell": 0.386861,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 375860.0,
  "globalplace__power__internal__total": 0.0264397,
  "globalplace__power__leakage__total": 2.19465e-06,
  "globalplace__power__switching__total": 0.0406459,
  "globalplace__power__total": 0.0670878,
  "globalplace__runtime__total": "1:20.35",
  "globalplace__timing__setup__tns": -426231,
  "globalplace__timing__setup__ws": -2961.14,
  "globalplace_io__cpu__total": 2.18,
  "globalplace_io__mem__peak": 194800.0,
  "globalplace_io__runtime__total": "0:02.29",
  "globalplace_skip_io__cpu__total": 10.17,
  "globalplace_skip_io__mem__peak": 221572.0,
  "globalplace_skip_io__runtime__total": "0:10.29",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 13.9954,
  "globalroute__clock__skew__setup": 13.9954,
  "globalroute__cpu__total": 55.88,
  "globalroute__design__core__area": 5609.7,
  "globalroute__design__die__area": 6253.65,
  "globalroute__design__instance__area": 2898.62,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 2898.62,
  "globalroute__design__instance__count": 25564,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 25,
  "globalroute__design__instance__count__stdcell": 25564,
  "globalroute__design__instance__displacement__max": 3.24,
  "globalroute__design__instance__displacement__mean": 0.002,
  "globalroute__design__instance__displacement__total": 61.29,
  "globalroute__design__instance__utilization": 0.516716,
  "globalroute__design__instance__utilization__stdcell": 0.516716,
  "globalroute__design__io": 388,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 555580.0,
  "globalroute__power__internal__total": 0.0346749,
  "globalroute__power__leakage__total": 3.05634e-06,
  "globalroute__power__switching__total": 0.0562342,
  "globalroute__power__total": 0.0909122,
  "globalroute__route__wirelength__estimated": 95471.4,
  "globalroute__runtime__total": "0:59.65",
  "globalroute__timing__clock__slack": -54.052,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.599709,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.332549,
  "globalroute__timing__drv__setup_violation_count": 219,
  "globalroute__timing__setup__tns": -7000.12,
  "globalroute__timing__setup__ws": -54.0517,
  "placeopt__cpu__total": 25.38,
  "placeopt__design__core__area": 5609.7,
  "placeopt__design__core__area__pre_opt": 5609.7,
  "placeopt__design__die__area": 6253.65,
  "placeopt__design__die__area__pre_opt": 6253.65,
  "placeopt__design__instance__area": 2530.24,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 2170.17,
  "placeopt__design__instance__area__stdcell": 2530.24,
  "placeopt__design__instance__area__stdcell__pre_opt": 2170.17,
  "placeopt__design__instance__count": 22160,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 21755,
  "placeopt__design__instance__count__stdcell": 22160,
  "placeopt__design__instance__count__stdcell__pre_opt": 21755,
  "placeopt__design__instance__utilization": 0.451048,
  "placeopt__design__instance__utilization__pre_opt": 0.386861,
  "placeopt__design__instance__utilization__stdcell": 0.451048,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.386861,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 275804.0,
  "placeopt__power__internal__total": 0.0277012,
  "placeopt__power__internal__total__pre_opt": 0.0264397,
  "placeopt__power__leakage__total": 2.68123e-06,
  "placeopt__power__leakage__total__pre_opt": 2.19465e-06,
  "placeopt__power__switching__total": 0.0482055,
  "placeopt__power__switching__total__pre_opt": 0.0406459,
  "placeopt__power__total": 0.0759093,
  "placeopt__power__total__pre_opt": 0.0670878,
  "placeopt__runtime__total": "0:25.57",
  "placeopt__timing__drv__floating__nets": "0",
  "placeopt__timing__drv__floating__pins": "0",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.601676,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.413565,
  "placeopt__timing__drv__setup_violation_count": 387,
  "placeopt__timing__setup__tns": -33060,
  "placeopt__timing__setup__tns__pre_opt": -426231,
  "placeopt__timing__setup__ws": -166.474,
  "placeopt__timing__setup__ws__pre_opt": -2961.14,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2023-11-10 00:44",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-10996-g2bdae1c13",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5bf3638c1e8c1021af96b0296d0d9c0d6e0a0d3c",
  "run__flow__scripts_commit": "5bf3638c1e8c1021af96b0296d0d9c0d6e0a0d3c",
  "run__flow__uuid": "cf9aa958-7d09-411c-bc94-baee629ce050",
  "run__flow__variant": "base",
  "synth__cpu__total": 142.75,
  "synth__design__instance__area__stdcell": 2254.82616,
  "synth__design__instance__count__stdcell": 22286.0,
  "synth__mem__peak": 704944.0,
  "synth__runtime__total": "2:25.40",
  "total_time": "0:18:43.430000"
}