Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Aug 22 03:44:16 2016
| Host         : DESKTOP-8DBLMGH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AWGN_timing_summary_routed.rpt -rpx AWGN_timing_summary_routed.rpx
| Design       : AWGN
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 177 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.940        0.000                      0                 1643        0.075        0.000                      0                 1643        1.950        0.000                       0                   909  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.940        0.000                      0                 1643        0.075        0.000                      0                 1643        1.950        0.000                       0                   909  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 1.059ns (28.723%)  route 2.628ns (71.277%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     4.988 r  SQ_RT/temp_2_i_138/O[3]
                         net (fo=5, routed)           0.602     5.590    SQ_RT/temp2[11]
    SLICE_X18Y293        LUT6 (Prop_lut6_I1_O)        0.120     5.710 r  SQ_RT/temp_2_i_154/O
                         net (fo=1, routed)           0.229     5.939    SQ_RT/temp_2_i_154_n_0
    SLICE_X20Y293        LUT3 (Prop_lut3_I1_O)        0.043     5.982 r  SQ_RT/temp_2_i_108/O
                         net (fo=2, routed)           0.295     6.277    SQ_RT/temp_2_i_108_n_0
    SLICE_X20Y294        LUT5 (Prop_lut5_I0_O)        0.043     6.320 r  SQ_RT/temp_2_i_48/O
                         net (fo=2, routed)           0.256     6.576    SQ_RT/temp_2_i_48_n_0
    SLICE_X21Y295        LUT6 (Prop_lut6_I1_O)        0.043     6.619 r  SQ_RT/temp_2_i_20/O
                         net (fo=1, routed)           0.625     7.244    SQ_RT_n_4
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.059ns (29.342%)  route 2.550ns (70.658%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     4.988 r  SQ_RT/temp_2_i_138/O[3]
                         net (fo=5, routed)           0.393     5.381    SQ_RT/temp2[11]
    SLICE_X19Y291        LUT3 (Prop_lut3_I2_O)        0.120     5.501 r  SQ_RT/temp_2_i_159/O
                         net (fo=1, routed)           0.212     5.713    SQ_RT/temp_2_i_159_n_0
    SLICE_X19Y292        LUT6 (Prop_lut6_I4_O)        0.043     5.756 r  SQ_RT/temp_2_i_119/O
                         net (fo=2, routed)           0.385     6.141    SQ_RT/temp_2_i_119_n_0
    SLICE_X21Y294        LUT5 (Prop_lut5_I4_O)        0.043     6.184 r  SQ_RT/temp_2_i_60/O
                         net (fo=2, routed)           0.390     6.574    SQ_RT/temp_2_i_60_n_0
    SLICE_X25Y294        LUT6 (Prop_lut6_I1_O)        0.043     6.617 r  SQ_RT/temp_2_i_26/O
                         net (fo=1, routed)           0.549     7.166    SQ_RT_n_10
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.113ns (31.044%)  route 2.472ns (68.956%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.891 r  SQ_RT/temp_2_i_138/CO[3]
                         net (fo=1, routed)           0.000     4.891    SQ_RT/temp_2_i_138_n_0
    SLICE_X14Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.941 r  SQ_RT/temp_2_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.941    SQ_RT/temp_2_i_133_n_0
    SLICE_X14Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.043 r  SQ_RT/temp_2_i_106/O[0]
                         net (fo=5, routed)           0.520     5.563    SQ_RT/temp2[16]
    SLICE_X20Y291        LUT4 (Prop_lut4_I2_O)        0.119     5.682 r  SQ_RT/temp_2_i_112/O
                         net (fo=4, routed)           0.178     5.860    SQ_RT/temp_2_i_112_n_0
    SLICE_X21Y293        LUT6 (Prop_lut6_I2_O)        0.043     5.903 r  SQ_RT/temp_2_i_117/O
                         net (fo=1, routed)           0.306     6.209    SQ_RT/temp_2_i_117_n_0
    SLICE_X22Y293        LUT6 (Prop_lut6_I0_O)        0.043     6.252 r  SQ_RT/temp_2_i_55/O
                         net (fo=1, routed)           0.246     6.499    SQ_RT/from_right_shift_sq[11]
    SLICE_X22Y294        LUT6 (Prop_lut6_I0_O)        0.043     6.542 r  SQ_RT/temp_2_i_24/O
                         net (fo=1, routed)           0.600     7.142    SQ_RT_n_8
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.059ns (29.556%)  route 2.524ns (70.444%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     4.988 r  SQ_RT/temp_2_i_138/O[3]
                         net (fo=5, routed)           0.602     5.590    SQ_RT/temp2[11]
    SLICE_X18Y293        LUT6 (Prop_lut6_I1_O)        0.120     5.710 r  SQ_RT/temp_2_i_154/O
                         net (fo=1, routed)           0.229     5.939    SQ_RT/temp_2_i_154_n_0
    SLICE_X20Y293        LUT3 (Prop_lut3_I1_O)        0.043     5.982 r  SQ_RT/temp_2_i_108/O
                         net (fo=2, routed)           0.216     6.198    SQ_RT/temp_2_i_108_n_0
    SLICE_X21Y294        LUT5 (Prop_lut5_I4_O)        0.043     6.241 r  SQ_RT/temp_2_i_52/O
                         net (fo=2, routed)           0.302     6.544    SQ_RT/temp_2_i_52_n_0
    SLICE_X22Y294        LUT6 (Prop_lut6_I3_O)        0.043     6.587 r  SQ_RT/temp_2_i_23/O
                         net (fo=1, routed)           0.553     7.140    SQ_RT_n_7
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.963ns (26.903%)  route 2.617ns (73.097%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     4.893 r  SQ_RT/temp_2_i_96/O[0]
                         net (fo=5, routed)           0.675     5.568    SQ_RT/temp2[4]
    SLICE_X18Y293        LUT6 (Prop_lut6_I0_O)        0.119     5.687 r  SQ_RT/temp_2_i_153/O
                         net (fo=1, routed)           0.098     5.785    SQ_RT/temp_2_i_153_n_0
    SLICE_X18Y293        LUT3 (Prop_lut3_I1_O)        0.043     5.828 r  SQ_RT/temp_2_i_107/O
                         net (fo=2, routed)           0.317     6.146    SQ_RT/temp_2_i_107_n_0
    SLICE_X20Y295        LUT5 (Prop_lut5_I0_O)        0.043     6.189 r  SQ_RT/temp_2_i_46/O
                         net (fo=2, routed)           0.304     6.493    SQ_RT/temp_2_i_46_n_0
    SLICE_X22Y295        LUT6 (Prop_lut6_I1_O)        0.043     6.536 r  SQ_RT/temp_2_i_19/O
                         net (fo=1, routed)           0.600     7.136    SQ_RT_n_3
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 LOG/t5_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LOG/t9/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 1.447ns (51.280%)  route 1.375ns (48.720%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 8.155 - 5.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.330     3.496    LOG/clock_IBUF_BUFG
    DSP48_X2Y117         DSP48E1                                      r  LOG/t5_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y117         DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.324     3.820 r  LOG/t5_d_reg/P[18]
                         net (fo=1, routed)           0.664     4.484    LOG/C[3]
    DSP48_X2Y115         DSP48E1 (Prop_dsp48e1_C[3]_P[13])
                                                      1.123     5.607 r  LOG/t8/P[13]
                         net (fo=1, routed)           0.710     6.317    LOG/t8_n_92
    DSP48_X2Y112         DSP48E1                                      r  LOG/t9/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.197     8.155    LOG/clock_IBUF_BUFG
    DSP48_X2Y112         DSP48E1                                      r  LOG/t9/CLK
                         clock pessimism              0.310     8.465    
                         clock uncertainty           -0.035     8.429    
    DSP48_X2Y112         DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.053     7.376    LOG/t9
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.026ns (28.790%)  route 2.538ns (71.210%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     4.949 r  SQ_RT/temp_2_i_138/O[2]
                         net (fo=6, routed)           0.628     5.577    SQ_RT/temp2[10]
    SLICE_X19Y294        LUT6 (Prop_lut6_I3_O)        0.126     5.703 r  SQ_RT/temp_2_i_146/O
                         net (fo=1, routed)           0.181     5.885    SQ_RT/temp_2_i_146_n_0
    SLICE_X20Y294        LUT3 (Prop_lut3_I1_O)        0.043     5.928 r  SQ_RT/temp_2_i_102/O
                         net (fo=2, routed)           0.300     6.227    SQ_RT/temp_2_i_102_n_0
    SLICE_X20Y295        LUT5 (Prop_lut5_I0_O)        0.043     6.270 r  SQ_RT/temp_2_i_42/O
                         net (fo=2, routed)           0.237     6.507    SQ_RT/temp_2_i_42_n_0
    SLICE_X21Y295        LUT5 (Prop_lut5_I4_O)        0.043     6.550 r  SQ_RT/temp_2_i_17/O
                         net (fo=1, routed)           0.570     7.120    SQ_RT_n_1
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.076ns (30.230%)  route 2.483ns (69.770%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.891 r  SQ_RT/temp_2_i_138/CO[3]
                         net (fo=1, routed)           0.000     4.891    SQ_RT/temp_2_i_138_n_0
    SLICE_X14Y288        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     4.999 r  SQ_RT/temp_2_i_133/O[2]
                         net (fo=6, routed)           0.508     5.507    SQ_RT/temp2[14]
    SLICE_X18Y294        LUT3 (Prop_lut3_I2_O)        0.126     5.633 r  SQ_RT/temp_2_i_155/O
                         net (fo=1, routed)           0.229     5.862    SQ_RT/temp_2_i_155_n_0
    SLICE_X18Y294        LUT6 (Prop_lut6_I4_O)        0.043     5.905 r  SQ_RT/temp_2_i_110/O
                         net (fo=2, routed)           0.241     6.146    SQ_RT/temp_2_i_110_n_0
    SLICE_X20Y294        LUT5 (Prop_lut5_I0_O)        0.043     6.189 r  SQ_RT/temp_2_i_50/O
                         net (fo=2, routed)           0.336     6.525    SQ_RT/temp_2_i_50_n_0
    SLICE_X21Y294        LUT6 (Prop_lut6_I1_O)        0.043     6.568 r  SQ_RT/temp_2_i_21/O
                         net (fo=1, routed)           0.549     7.116    SQ_RT_n_5
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.113ns (31.291%)  route 2.444ns (68.709%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.891 r  SQ_RT/temp_2_i_138/CO[3]
                         net (fo=1, routed)           0.000     4.891    SQ_RT/temp_2_i_138_n_0
    SLICE_X14Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.941 r  SQ_RT/temp_2_i_133/CO[3]
                         net (fo=1, routed)           0.000     4.941    SQ_RT/temp_2_i_133_n_0
    SLICE_X14Y289        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.043 r  SQ_RT/temp_2_i_106/O[0]
                         net (fo=5, routed)           0.476     5.519    SQ_RT/temp2[16]
    SLICE_X19Y292        LUT6 (Prop_lut6_I1_O)        0.119     5.638 r  SQ_RT/temp_2_i_161/O
                         net (fo=1, routed)           0.309     5.947    SQ_RT/temp_2_i_161_n_0
    SLICE_X20Y292        LUT5 (Prop_lut5_I0_O)        0.043     5.990 r  SQ_RT/temp_2_i_130/O
                         net (fo=3, routed)           0.305     6.295    SQ_RT/temp_2_i_130_n_0
    SLICE_X25Y293        LUT4 (Prop_lut4_I3_O)        0.043     6.338 r  SQ_RT/temp_2_i_70/O
                         net (fo=1, routed)           0.211     6.550    SQ_RT/temp_2_i_70_n_0
    SLICE_X25Y293        LUT6 (Prop_lut6_I2_O)        0.043     6.593 r  SQ_RT/temp_2_i_31/O
                         net (fo=1, routed)           0.521     7.114    SQ_RT_n_15
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 SQ_RT/temp1_d_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            temp_2/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.026ns (28.848%)  route 2.531ns (71.152%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.391     3.557    SQ_RT/clock_IBUF_BUFG
    DSP48_X0Y114         DSP48E1                                      r  SQ_RT/temp1_d_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y114         DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.324     3.881 r  SQ_RT/temp1_d_reg/P[17]
                         net (fo=2, routed)           0.621     4.502    SQ_RT/temp1_d_reg_n_88
    SLICE_X14Y285        LUT2 (Prop_lut2_I0_O)        0.043     4.545 r  SQ_RT/temp_2_i_174/O
                         net (fo=1, routed)           0.000     4.545    SQ_RT/temp_2_i_174_n_0
    SLICE_X14Y285        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.791 r  SQ_RT/temp_2_i_139/CO[3]
                         net (fo=1, routed)           0.000     4.791    SQ_RT/temp_2_i_139_n_0
    SLICE_X14Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.841 r  SQ_RT/temp_2_i_96/CO[3]
                         net (fo=1, routed)           0.000     4.841    SQ_RT/temp_2_i_96_n_0
    SLICE_X14Y287        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     4.949 r  SQ_RT/temp_2_i_138/O[2]
                         net (fo=6, routed)           0.628     5.577    SQ_RT/temp2[10]
    SLICE_X19Y294        LUT6 (Prop_lut6_I3_O)        0.126     5.703 r  SQ_RT/temp_2_i_146/O
                         net (fo=1, routed)           0.181     5.885    SQ_RT/temp_2_i_146_n_0
    SLICE_X20Y294        LUT3 (Prop_lut3_I1_O)        0.043     5.928 r  SQ_RT/temp_2_i_102/O
                         net (fo=2, routed)           0.300     6.227    SQ_RT/temp_2_i_102_n_0
    SLICE_X20Y295        LUT5 (Prop_lut5_I0_O)        0.043     6.270 r  SQ_RT/temp_2_i_42/O
                         net (fo=2, routed)           0.309     6.580    SQ_RT/temp_2_i_42_n_0
    SLICE_X22Y295        LUT6 (Prop_lut6_I3_O)        0.043     6.623 r  SQ_RT/temp_2_i_18/O
                         net (fo=1, routed)           0.491     7.113    SQ_RT_n_2
    DSP48_X1Y118         DSP48E1                                      r  temp_2/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
    AF30                                              0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.510     5.510 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.376     6.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.958 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         1.208     8.166    clock_IBUF_BUFG
    DSP48_X1Y118         DSP48E1                                      r  temp_2/CLK
                         clock pessimism              0.285     8.451    
                         clock uncertainty           -0.035     8.415    
    DSP48_X1Y118         DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.232     8.183    temp_2
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  1.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cos_val_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cos_val_d10_reg[13]_srl9___cos_val_d10_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.136%)  route 0.088ns (46.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.637     1.519    clock_IBUF_BUFG
    SLICE_X43Y298        FDRE                                         r  cos_val_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.100     1.619 r  cos_val_d1_reg[13]/Q
                         net (fo=1, routed)           0.088     1.707    cos_val_d1[13]
    SLICE_X40Y298        SRL16E                                       r  cos_val_d10_reg[13]_srl9___cos_val_d10_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.844     1.965    clock_IBUF_BUFG
    SLICE_X40Y298        SRL16E                                       r  cos_val_d10_reg[13]_srl9___cos_val_d10_reg_r/CLK
                         clock pessimism             -0.432     1.533    
    SLICE_X40Y298        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.632    cos_val_d10_reg[13]_srl9___cos_val_d10_reg_r
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cos_val_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cos_val_d10_reg[11]_srl9___cos_val_d10_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.100ns (53.420%)  route 0.087ns (46.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.637     1.519    clock_IBUF_BUFG
    SLICE_X43Y299        FDRE                                         r  cos_val_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y299        FDRE (Prop_fdre_C_Q)         0.100     1.619 r  cos_val_d1_reg[11]/Q
                         net (fo=1, routed)           0.087     1.706    cos_val_d1[11]
    SLICE_X40Y298        SRL16E                                       r  cos_val_d10_reg[11]_srl9___cos_val_d10_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.844     1.965    clock_IBUF_BUFG
    SLICE_X40Y298        SRL16E                                       r  cos_val_d10_reg[11]_srl9___cos_val_d10_reg_r/CLK
                         clock pessimism             -0.432     1.533    
    SLICE_X40Y298        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.628    cos_val_d10_reg[11]_srl9___cos_val_d10_reg_r
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cos_val_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cos_val_d10_reg[3]_srl9___cos_val_d10_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.100ns (53.420%)  route 0.087ns (46.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.636     1.518    clock_IBUF_BUFG
    SLICE_X39Y296        FDRE                                         r  cos_val_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y296        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  cos_val_d1_reg[3]/Q
                         net (fo=1, routed)           0.087     1.705    cos_val_d1[3]
    SLICE_X36Y295        SRL16E                                       r  cos_val_d10_reg[3]_srl9___cos_val_d10_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.844     1.965    clock_IBUF_BUFG
    SLICE_X36Y295        SRL16E                                       r  cos_val_d10_reg[3]_srl9___cos_val_d10_reg_r/CLK
                         clock pessimism             -0.433     1.532    
    SLICE_X36Y295        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.627    cos_val_d10_reg[3]_srl9___cos_val_d10_reg_r
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cos_val_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cos_val_d10_reg[0]_srl9___cos_val_d10_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.136%)  route 0.088ns (46.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.636     1.518    clock_IBUF_BUFG
    SLICE_X39Y295        FDRE                                         r  cos_val_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y295        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  cos_val_d1_reg[0]/Q
                         net (fo=1, routed)           0.088     1.706    cos_val_d1[0]
    SLICE_X36Y295        SRL16E                                       r  cos_val_d10_reg[0]_srl9___cos_val_d10_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.844     1.965    clock_IBUF_BUFG
    SLICE_X36Y295        SRL16E                                       r  cos_val_d10_reg[0]_srl9___cos_val_d10_reg_r/CLK
                         clock pessimism             -0.433     1.532    
    SLICE_X36Y295        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.624    cos_val_d10_reg[0]_srl9___cos_val_d10_reg_r
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cos_val_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cos_val_d10_reg[2]_srl9___cos_val_d10_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.136%)  route 0.088ns (46.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.636     1.518    clock_IBUF_BUFG
    SLICE_X39Y295        FDRE                                         r  cos_val_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y295        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  cos_val_d1_reg[2]/Q
                         net (fo=1, routed)           0.088     1.706    cos_val_d1[2]
    SLICE_X36Y295        SRL16E                                       r  cos_val_d10_reg[2]_srl9___cos_val_d10_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.844     1.965    clock_IBUF_BUFG
    SLICE_X36Y295        SRL16E                                       r  cos_val_d10_reg[2]_srl9___cos_val_d10_reg_r/CLK
                         clock pessimism             -0.433     1.532    
    SLICE_X36Y295        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.618    cos_val_d10_reg[2]_srl9___cos_val_d10_reg_r
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 COS/quadrand_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COS/value_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.106%)  route 0.124ns (45.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.715     1.597    COS/clock_IBUF_BUFG
    SLICE_X46Y300        FDRE                                         r  COS/quadrand_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDRE (Prop_fdre_C_Q)         0.118     1.715 r  COS/quadrand_d1_reg[1]/Q
                         net (fo=17, routed)          0.124     1.839    COS/quadrand_d1[1]
    SLICE_X47Y298        LUT6 (Prop_lut6_I3_O)        0.028     1.867 r  COS/value_d[9]_i_1/O
                         net (fo=1, routed)           0.000     1.867    COS/value_p1[9]
    SLICE_X47Y298        FDRE                                         r  COS/value_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.843     1.964    COS/clock_IBUF_BUFG
    SLICE_X47Y298        FDRE                                         r  COS/value_d_reg[9]/C
                         clock pessimism             -0.247     1.717    
    SLICE_X47Y298        FDRE (Hold_fdre_C_D)         0.061     1.778    COS/value_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 b1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COS/mul_result_pos/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.344%)  route 0.126ns (55.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.715     1.597    clock_IBUF_BUFG
    SLICE_X45Y303        FDRE                                         r  b1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y303        FDRE (Prop_fdre_C_Q)         0.100     1.697 r  b1_reg[8]/Q
                         net (fo=38, routed)          0.126     1.823    COS/b1_reg[8]
    DSP48_X2Y120         DSP48E1                                      r  COS/mul_result_pos/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.995     2.116    COS/clock_IBUF_BUFG
    DSP48_X2Y120         DSP48E1                                      r  COS/mul_result_pos/CLK
                         clock pessimism             -0.453     1.663    
    DSP48_X2Y120         DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.070     1.733    COS/mul_result_pos
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 b1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COS/mul_result_pos/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (46.950%)  route 0.133ns (53.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.714     1.596    clock_IBUF_BUFG
    SLICE_X46Y303        FDRE                                         r  b1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y303        FDRE (Prop_fdre_C_Q)         0.118     1.714 r  b1_reg[13]/Q
                         net (fo=21, routed)          0.133     1.847    COS/b1_reg[13]
    DSP48_X2Y120         DSP48E1                                      r  COS/mul_result_pos/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.995     2.116    COS/clock_IBUF_BUFG
    DSP48_X2Y120         DSP48E1                                      r  COS/mul_result_pos/CLK
                         clock pessimism             -0.432     1.684    
    DSP48_X2Y120         DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                      0.070     1.754    COS/mul_result_pos
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 COS/value_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cos_val_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.801%)  route 0.140ns (54.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.717     1.599    COS/clock_IBUF_BUFG
    SLICE_X42Y300        FDRE                                         r  COS/value_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y300        FDRE (Prop_fdre_C_Q)         0.118     1.717 r  COS/value_d_reg[15]/Q
                         net (fo=1, routed)           0.140     1.857    value_d[15]
    SLICE_X41Y299        FDRE                                         r  cos_val_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.844     1.965    clock_IBUF_BUFG
    SLICE_X41Y299        FDRE                                         r  cos_val_d1_reg[15]/C
                         clock pessimism             -0.247     1.718    
    SLICE_X41Y299        FDRE (Hold_fdre_C_D)         0.038     1.756    cos_val_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 urng0_s1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            urng0_s1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.130ns (61.140%)  route 0.083ns (38.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.856    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.882 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.606     1.488    clock_IBUF_BUFG
    SLICE_X51Y298        FDRE                                         r  urng0_s1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y298        FDRE (Prop_fdre_C_Q)         0.100     1.588 r  urng0_s1_reg[10]/Q
                         net (fo=2, routed)           0.083     1.671    t0_10[14]
    SLICE_X50Y298        LUT3 (Prop_lut3_I0_O)        0.030     1.701 r  urng0_s1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.701    urng0_s1[14]_i_1_n_0
    SLICE_X50Y298        FDRE                                         r  urng0_s1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AF30                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AF30                 IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.091    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.121 r  clock_IBUF_BUFG_inst/O
                         net (fo=909, routed)         0.814     1.935    clock_IBUF_BUFG
    SLICE_X50Y298        FDRE                                         r  urng0_s1_reg[14]/C
                         clock pessimism             -0.436     1.499    
    SLICE_X50Y298        FDRE (Hold_fdre_C_D)         0.096     1.595    urng0_s1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X1Y117   LOG/expo_corr_d_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X2Y114   LOG/mul3_t_d_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X2Y112   LOG/t9/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X2Y120   COS/mul_result_pos/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X2Y118   COS/mul_result_neg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X1Y114   LOG/mul2_d1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X2Y117   LOG/t5_d_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.426         5.000       2.574      DSP48_X0Y114   SQ_RT/temp1_d_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         5.000       3.337      RAMB18_X3Y119  COS/c_0_neg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         5.000       3.337      RAMB18_X3Y119  COS/c_0_neg_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[10]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[11]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[12]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[13]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[14]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[15]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X30Y286  LOG/c_0_t_d2_reg[16]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y286  LOG/c_0_t_d2_reg[25]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y286  LOG/c_0_t_d2_reg[26]_srl3___cos_val_d4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y286  LOG/c_0_t_d2_reg[27]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X40Y287  LOG/expo_d3_reg[0]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X40Y287  LOG/expo_d3_reg[1]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X40Y287  LOG/expo_d3_reg[2]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X40Y287  LOG/expo_d3_reg[3]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X40Y287  LOG/expo_d3_reg[4]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X40Y287  LOG/expo_d3_reg[5]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y287  LOG/c_0_t_d2_reg[17]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y287  LOG/c_0_t_d2_reg[18]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y287  LOG/c_0_t_d2_reg[19]_srl3___cos_val_d4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.550         2.500       1.950      SLICE_X32Y287  LOG/c_0_t_d2_reg[20]_srl3___cos_val_d4_reg_r/CLK



