<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="559" />
   <irq preferredWidth="207" />
   <name preferredWidth="288" />
   <export preferredWidth="263" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <generation
   synthesis="VHDL"
   simulation="VHDL"
   testbench_simulation="VHDL"
   block_symbol_file="1" />
 <hdlexample language="VHDL" />
</preferences>
